// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Wed Apr 21 16:40:36 2021
// Host        : Chaim running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/design_1_cnn_fc_i50_o10_0_0_sim_netlist.v
// Design      : design_1_cnn_fc_i50_o10_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cnn_fc_i50_o10_0_0,cnn_fc_i50_o10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "cnn_fc_i50_o10,Vivado 2016.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_cnn_fc_i50_o10_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TDATA,
    inStream_TDEST,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TDATA,
    outStream_TDEST,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [11:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [11:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TVALID" *) input inStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TREADY" *) output inStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDATA" *) input [31:0]inStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDEST" *) input [5:0]inStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TKEEP" *) input [3:0]inStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TSTRB" *) input [3:0]inStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TUSER" *) input [1:0]inStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TLAST" *) input [0:0]inStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TID" *) input [4:0]inStream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TVALID" *) output outStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TREADY" *) input outStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDATA" *) output [31:0]outStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDEST" *) output [5:0]outStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TKEEP" *) output [3:0]outStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TSTRB" *) output [3:0]outStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TUSER" *) output [1:0]outStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TLAST" *) output [0:0]outStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TID" *) output [4:0]outStream_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]inStream_TDATA;
  wire [5:0]inStream_TDEST;
  wire [4:0]inStream_TID;
  wire [3:0]inStream_TKEEP;
  wire [0:0]inStream_TLAST;
  wire inStream_TREADY;
  wire [3:0]inStream_TSTRB;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;
  wire interrupt;
  wire [31:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [3:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire [3:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire [1:0]s_axi_CTRL_BRESP;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire [1:0]s_axi_CTRL_RRESP;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;

  (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp1_stage0 = "9'b000001000" *) 
  (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) 
  (* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) 
  (* ap_ST_fsm_state1 = "9'b000000001" *) 
  (* ap_ST_fsm_state16 = "9'b001000000" *) 
  (* ap_ST_fsm_state2 = "9'b000000010" *) 
  (* ap_ST_fsm_state20 = "9'b100000000" *) 
  (* ap_ST_fsm_state3 = "9'b000000100" *) 
  (* ap_ST_fsm_state6 = "9'b000010000" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv2_1 = "2'b01" *) 
  (* ap_const_lv2_2 = "2'b10" *) 
  (* ap_const_lv2_3 = "2'b11" *) 
  (* ap_const_lv31_0 = "31'b0000000000000000000000000000000" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_1F = "31" *) 
  (* ap_const_lv32_2 = "2" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_4 = "4" *) 
  (* ap_const_lv32_5 = "5" *) 
  (* ap_const_lv32_6 = "6" *) 
  (* ap_const_lv32_7 = "7" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv4_1 = "4'b0001" *) 
  (* ap_const_lv4_2 = "4'b0010" *) 
  (* ap_const_lv4_3 = "4'b0011" *) 
  (* ap_const_lv4_4 = "4'b0100" *) 
  (* ap_const_lv4_5 = "4'b0101" *) 
  (* ap_const_lv4_6 = "4'b0110" *) 
  (* ap_const_lv4_7 = "4'b0111" *) 
  (* ap_const_lv4_8 = "4'b1000" *) 
  (* ap_const_lv4_9 = "4'b1001" *) 
  (* ap_const_lv4_A = "4'b1010" *) 
  (* ap_const_lv4_F = "4'b1111" *) 
  (* ap_const_lv5_0 = "5'b00000" *) 
  (* ap_const_lv6_0 = "6'b000000" *) 
  (* ap_const_lv6_1 = "6'b000001" *) 
  (* ap_const_lv6_32 = "6'b110010" *) 
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TID(inStream_TID),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TLAST(inStream_TLAST),
        .inStream_TREADY(inStream_TREADY),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID),
        .interrupt(interrupt),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TID(outStream_TID),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB),
        .outStream_TUSER(outStream_TUSER),
        .outStream_TVALID(outStream_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(s_axi_CTRL_BRESP),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(s_axi_CTRL_RRESP),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "cnn_fc_i50_o10" *) 
(* ap_ST_fsm_pp1_stage0 = "9'b000001000" *) (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) (* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) 
(* ap_ST_fsm_state1 = "9'b000000001" *) (* ap_ST_fsm_state16 = "9'b001000000" *) (* ap_ST_fsm_state2 = "9'b000000010" *) 
(* ap_ST_fsm_state20 = "9'b100000000" *) (* ap_ST_fsm_state3 = "9'b000000100" *) (* ap_ST_fsm_state6 = "9'b000010000" *) 
(* ap_const_int64_8 = "8" *) (* ap_const_lv2_0 = "2'b00" *) (* ap_const_lv2_1 = "2'b01" *) 
(* ap_const_lv2_2 = "2'b10" *) (* ap_const_lv2_3 = "2'b11" *) (* ap_const_lv31_0 = "31'b0000000000000000000000000000000" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) (* ap_const_lv32_1F = "31" *) 
(* ap_const_lv32_2 = "2" *) (* ap_const_lv32_3 = "3" *) (* ap_const_lv32_4 = "4" *) 
(* ap_const_lv32_5 = "5" *) (* ap_const_lv32_6 = "6" *) (* ap_const_lv32_7 = "7" *) 
(* ap_const_lv32_8 = "8" *) (* ap_const_lv4_0 = "4'b0000" *) (* ap_const_lv4_1 = "4'b0001" *) 
(* ap_const_lv4_2 = "4'b0010" *) (* ap_const_lv4_3 = "4'b0011" *) (* ap_const_lv4_4 = "4'b0100" *) 
(* ap_const_lv4_5 = "4'b0101" *) (* ap_const_lv4_6 = "4'b0110" *) (* ap_const_lv4_7 = "4'b0111" *) 
(* ap_const_lv4_8 = "4'b1000" *) (* ap_const_lv4_9 = "4'b1001" *) (* ap_const_lv4_A = "4'b1010" *) 
(* ap_const_lv4_F = "4'b1111" *) (* ap_const_lv5_0 = "5'b00000" *) (* ap_const_lv6_0 = "6'b000000" *) 
(* ap_const_lv6_1 = "6'b000001" *) (* ap_const_lv6_32 = "6'b110010" *) (* hls_module = "yes" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10
   (ap_clk,
    ap_rst_n,
    inStream_TDATA,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    inStream_TDEST,
    outStream_TDATA,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID,
    outStream_TDEST,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]inStream_TDATA;
  input inStream_TVALID;
  output inStream_TREADY;
  input [3:0]inStream_TKEEP;
  input [3:0]inStream_TSTRB;
  input [1:0]inStream_TUSER;
  input [0:0]inStream_TLAST;
  input [4:0]inStream_TID;
  input [5:0]inStream_TDEST;
  output [31:0]outStream_TDATA;
  output outStream_TVALID;
  input outStream_TREADY;
  output [3:0]outStream_TKEEP;
  output [3:0]outStream_TSTRB;
  output [1:0]outStream_TUSER;
  output [0:0]outStream_TLAST;
  output [4:0]outStream_TID;
  output [5:0]outStream_TDEST;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [11:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]a_assign_reg_127;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[6]_i_2_n_3 ;
  wire \ap_CS_fsm[8]_i_3_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_condition_1889;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_3;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_3;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp2_iter5;
  wire ap_enable_reg_pp2_iter6;
  wire ap_enable_reg_pp2_iter7;
  wire ap_enable_reg_pp2_iter8_i_1_n_3;
  wire ap_enable_reg_pp2_iter8_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_1_n_3;
  wire ap_enable_reg_pp3_iter2_i_1_n_3;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_10;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_11;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_12;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_13;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_14;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_15;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_16;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_9;
  wire ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800;
  wire \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3 ;
  wire \ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3 ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]b_assign_fu_66_p3;
  wire [30:0]b_assign_fu_66_p3_0;
  wire [30:0]b_assign_fu_66_p3_1;
  wire [30:0]b_assign_fu_66_p3_2;
  wire [30:0]b_assign_fu_66_p3_3;
  wire [30:0]b_assign_fu_66_p3_4;
  wire [30:0]b_assign_fu_66_p3_5;
  wire [30:0]b_assign_fu_66_p3_6;
  wire [30:0]b_assign_fu_66_p3_7;
  wire [30:0]b_assign_fu_66_p3_8;
  wire \b_assign_reg_132[31]_i_5_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[10]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[11]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[13]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[14]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[15]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[17]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[18]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[19]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[1]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[21]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[22]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[23]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[25]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[26]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[27]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[29]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[2]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[30]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[3]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[5]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[6]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[7]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__0_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__1_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__3_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__4_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__5_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__6_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__7_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__8_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_3_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[9]_i_2_n_3 ;
  wire [3:0]bias_address0;
  wire bias_ce0;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_10;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_100;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_101;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1015;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_102;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_103;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_104;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1048;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_105;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_106;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_107;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_108;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1082;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1083;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1084;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1085;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1086;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1087;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1088;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1089;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_109;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1090;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1091;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_1092;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_11;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_110;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_111;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_112;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_113;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_114;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_115;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_116;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_117;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_118;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_119;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_12;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_120;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_121;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_122;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_123;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_124;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_125;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_126;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_127;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_128;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_129;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_13;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_130;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_131;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_132;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_133;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_134;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_135;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_136;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_137;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_138;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_139;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_14;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_140;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_141;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_142;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_143;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_144;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_145;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_146;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_147;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_148;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_149;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_15;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_150;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_151;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_152;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_153;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_154;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_155;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_156;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_157;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_158;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_159;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_16;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_160;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_161;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_162;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_163;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_164;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_165;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_166;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_167;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_168;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_169;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_17;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_170;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_171;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_172;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_173;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_174;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_175;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_176;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_177;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_178;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_179;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_18;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_180;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_181;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_182;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_183;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_184;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_185;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_186;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_187;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_188;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_189;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_19;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_190;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_191;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_192;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_193;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_194;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_195;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_196;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_197;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_198;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_199;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_20;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_200;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_201;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_202;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_203;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_204;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_205;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_206;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_207;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_208;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_209;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_21;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_210;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_211;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_212;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_213;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_214;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_215;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_216;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_217;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_218;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_219;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_22;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_220;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_221;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_222;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_223;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_224;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_225;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_226;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_227;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_228;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_229;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_23;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_230;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_231;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_232;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_233;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_234;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_235;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_236;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_237;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_238;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_239;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_24;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_240;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_241;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_242;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_243;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_244;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_245;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_246;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_247;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_248;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_249;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_25;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_250;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_251;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_252;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_253;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_254;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_255;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_256;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_257;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_258;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_259;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_26;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_260;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_261;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_262;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_263;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_264;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_265;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_266;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_267;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_268;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_269;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_27;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_270;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_271;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_272;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_273;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_274;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_275;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_276;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_277;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_278;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_279;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_28;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_280;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_281;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_282;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_283;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_284;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_285;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_286;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_287;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_288;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_289;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_29;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_290;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_291;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_292;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_293;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_294;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_295;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_296;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_297;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_298;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_299;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_3;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_30;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_300;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_301;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_302;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_303;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_304;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_305;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_306;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_307;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_308;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_309;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_31;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_310;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_311;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_312;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_313;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_314;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_315;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_316;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_317;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_318;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_319;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_32;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_320;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_321;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_322;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_323;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_324;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_325;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_326;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_327;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_328;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_329;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_33;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_330;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_331;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_332;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_333;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_334;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_335;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_336;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_337;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_338;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_339;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_34;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_340;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_341;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_342;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_343;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_344;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_345;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_346;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_347;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_348;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_349;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_35;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_350;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_351;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_352;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_353;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_354;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_355;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_356;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_357;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_358;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_359;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_36;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_360;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_361;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_362;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_363;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_364;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_365;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_366;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_367;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_368;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_369;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_37;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_370;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_371;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_372;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_373;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_374;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_375;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_376;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_377;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_378;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_379;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_38;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_380;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_381;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_382;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_383;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_384;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_385;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_386;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_387;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_388;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_389;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_39;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_390;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_391;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_392;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_393;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_394;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_395;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_396;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_397;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_398;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_399;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_4;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_40;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_400;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_401;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_402;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_403;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_404;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_405;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_406;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_407;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_408;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_409;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_41;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_410;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_411;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_412;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_413;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_414;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_415;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_416;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_417;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_418;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_419;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_42;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_420;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_421;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_422;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_423;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_424;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_425;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_426;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_427;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_428;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_429;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_43;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_430;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_431;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_432;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_433;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_434;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_435;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_436;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_437;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_438;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_439;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_44;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_440;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_441;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_442;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_443;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_444;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_445;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_446;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_447;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_448;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_449;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_45;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_450;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_451;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_452;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_453;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_454;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_455;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_456;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_457;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_458;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_459;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_46;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_460;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_461;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_462;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_463;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_464;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_465;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_466;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_467;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_468;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_469;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_47;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_470;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_471;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_472;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_473;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_474;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_475;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_476;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_477;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_478;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_479;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_48;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_480;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_481;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_482;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_483;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_484;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_485;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_486;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_487;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_488;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_489;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_49;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_490;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_491;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_492;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_493;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_494;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_495;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_496;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_497;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_498;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_499;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_5;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_50;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_500;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_501;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_502;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_503;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_504;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_505;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_506;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_507;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_508;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_509;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_51;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_510;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_511;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_512;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_513;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_514;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_515;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_516;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_517;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_518;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_519;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_52;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_520;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_521;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_522;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_523;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_524;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_525;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_526;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_527;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_528;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_529;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_53;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_530;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_531;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_532;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_533;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_534;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_535;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_536;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_537;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_538;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_539;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_54;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_540;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_541;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_542;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_543;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_544;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_545;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_546;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_547;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_548;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_549;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_55;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_550;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_551;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_552;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_553;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_554;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_555;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_556;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_557;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_558;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_559;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_56;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_560;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_561;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_562;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_563;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_564;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_565;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_566;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_567;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_568;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_569;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_57;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_570;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_571;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_572;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_573;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_574;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_575;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_576;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_577;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_578;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_579;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_58;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_580;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_581;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_582;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_583;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_584;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_585;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_586;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_587;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_588;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_589;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_59;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_590;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_591;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_592;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_593;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_594;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_595;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_596;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_597;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_598;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_599;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_6;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_60;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_600;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_601;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_602;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_603;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_604;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_605;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_606;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_607;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_608;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_609;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_61;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_610;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_611;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_612;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_613;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_614;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_615;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_616;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_617;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_618;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_619;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_62;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_620;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_621;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_622;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_623;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_624;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_625;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_626;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_627;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_628;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_629;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_63;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_630;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_631;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_632;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_633;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_634;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_635;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_636;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_637;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_638;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_639;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_64;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_640;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_641;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_642;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_643;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_644;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_645;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_646;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_647;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_648;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_649;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_65;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_650;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_651;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_652;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_653;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_654;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_655;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_656;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_657;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_658;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_659;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_66;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_660;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_661;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_662;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_663;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_664;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_665;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_666;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_667;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_668;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_669;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_67;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_670;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_671;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_672;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_673;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_674;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_675;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_676;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_677;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_678;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_679;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_68;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_680;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_681;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_682;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_683;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_684;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_685;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_686;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_687;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_688;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_689;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_69;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_690;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_691;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_692;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_693;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_694;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_695;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_696;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_697;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_698;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_699;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_7;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_70;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_700;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_701;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_702;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_703;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_704;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_705;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_706;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_71;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_713;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_72;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_726;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_727;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_73;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_74;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_75;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_759;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_76;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_77;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_78;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_79;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_791;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_8;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_80;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_81;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_82;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_823;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_83;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_84;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_85;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_855;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_86;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_87;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_88;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_887;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_89;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_9;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_90;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_91;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_919;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_92;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_93;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_94;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_95;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_951;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_96;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_97;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_98;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_983;
  wire cnn_fc_i50_o10_CTRL_s_axi_U_n_99;
  wire cnn_fc_i50_o10_mucud_U3_n_10;
  wire cnn_fc_i50_o10_mucud_U3_n_100;
  wire cnn_fc_i50_o10_mucud_U3_n_101;
  wire cnn_fc_i50_o10_mucud_U3_n_102;
  wire cnn_fc_i50_o10_mucud_U3_n_103;
  wire cnn_fc_i50_o10_mucud_U3_n_104;
  wire cnn_fc_i50_o10_mucud_U3_n_105;
  wire cnn_fc_i50_o10_mucud_U3_n_106;
  wire cnn_fc_i50_o10_mucud_U3_n_107;
  wire cnn_fc_i50_o10_mucud_U3_n_108;
  wire cnn_fc_i50_o10_mucud_U3_n_109;
  wire cnn_fc_i50_o10_mucud_U3_n_11;
  wire cnn_fc_i50_o10_mucud_U3_n_110;
  wire cnn_fc_i50_o10_mucud_U3_n_111;
  wire cnn_fc_i50_o10_mucud_U3_n_112;
  wire cnn_fc_i50_o10_mucud_U3_n_113;
  wire cnn_fc_i50_o10_mucud_U3_n_114;
  wire cnn_fc_i50_o10_mucud_U3_n_115;
  wire cnn_fc_i50_o10_mucud_U3_n_116;
  wire cnn_fc_i50_o10_mucud_U3_n_117;
  wire cnn_fc_i50_o10_mucud_U3_n_118;
  wire cnn_fc_i50_o10_mucud_U3_n_119;
  wire cnn_fc_i50_o10_mucud_U3_n_12;
  wire cnn_fc_i50_o10_mucud_U3_n_120;
  wire cnn_fc_i50_o10_mucud_U3_n_121;
  wire cnn_fc_i50_o10_mucud_U3_n_122;
  wire cnn_fc_i50_o10_mucud_U3_n_123;
  wire cnn_fc_i50_o10_mucud_U3_n_124;
  wire cnn_fc_i50_o10_mucud_U3_n_125;
  wire cnn_fc_i50_o10_mucud_U3_n_126;
  wire cnn_fc_i50_o10_mucud_U3_n_127;
  wire cnn_fc_i50_o10_mucud_U3_n_128;
  wire cnn_fc_i50_o10_mucud_U3_n_129;
  wire cnn_fc_i50_o10_mucud_U3_n_13;
  wire cnn_fc_i50_o10_mucud_U3_n_130;
  wire cnn_fc_i50_o10_mucud_U3_n_131;
  wire cnn_fc_i50_o10_mucud_U3_n_132;
  wire cnn_fc_i50_o10_mucud_U3_n_133;
  wire cnn_fc_i50_o10_mucud_U3_n_134;
  wire cnn_fc_i50_o10_mucud_U3_n_135;
  wire cnn_fc_i50_o10_mucud_U3_n_136;
  wire cnn_fc_i50_o10_mucud_U3_n_137;
  wire cnn_fc_i50_o10_mucud_U3_n_138;
  wire cnn_fc_i50_o10_mucud_U3_n_139;
  wire cnn_fc_i50_o10_mucud_U3_n_14;
  wire cnn_fc_i50_o10_mucud_U3_n_140;
  wire cnn_fc_i50_o10_mucud_U3_n_141;
  wire cnn_fc_i50_o10_mucud_U3_n_142;
  wire cnn_fc_i50_o10_mucud_U3_n_143;
  wire cnn_fc_i50_o10_mucud_U3_n_144;
  wire cnn_fc_i50_o10_mucud_U3_n_145;
  wire cnn_fc_i50_o10_mucud_U3_n_146;
  wire cnn_fc_i50_o10_mucud_U3_n_147;
  wire cnn_fc_i50_o10_mucud_U3_n_148;
  wire cnn_fc_i50_o10_mucud_U3_n_149;
  wire cnn_fc_i50_o10_mucud_U3_n_15;
  wire cnn_fc_i50_o10_mucud_U3_n_150;
  wire cnn_fc_i50_o10_mucud_U3_n_151;
  wire cnn_fc_i50_o10_mucud_U3_n_152;
  wire cnn_fc_i50_o10_mucud_U3_n_153;
  wire cnn_fc_i50_o10_mucud_U3_n_154;
  wire cnn_fc_i50_o10_mucud_U3_n_155;
  wire cnn_fc_i50_o10_mucud_U3_n_156;
  wire cnn_fc_i50_o10_mucud_U3_n_157;
  wire cnn_fc_i50_o10_mucud_U3_n_158;
  wire cnn_fc_i50_o10_mucud_U3_n_159;
  wire cnn_fc_i50_o10_mucud_U3_n_16;
  wire cnn_fc_i50_o10_mucud_U3_n_160;
  wire cnn_fc_i50_o10_mucud_U3_n_161;
  wire cnn_fc_i50_o10_mucud_U3_n_162;
  wire cnn_fc_i50_o10_mucud_U3_n_163;
  wire cnn_fc_i50_o10_mucud_U3_n_164;
  wire cnn_fc_i50_o10_mucud_U3_n_165;
  wire cnn_fc_i50_o10_mucud_U3_n_166;
  wire cnn_fc_i50_o10_mucud_U3_n_167;
  wire cnn_fc_i50_o10_mucud_U3_n_168;
  wire cnn_fc_i50_o10_mucud_U3_n_169;
  wire cnn_fc_i50_o10_mucud_U3_n_17;
  wire cnn_fc_i50_o10_mucud_U3_n_170;
  wire cnn_fc_i50_o10_mucud_U3_n_171;
  wire cnn_fc_i50_o10_mucud_U3_n_172;
  wire cnn_fc_i50_o10_mucud_U3_n_173;
  wire cnn_fc_i50_o10_mucud_U3_n_174;
  wire cnn_fc_i50_o10_mucud_U3_n_175;
  wire cnn_fc_i50_o10_mucud_U3_n_176;
  wire cnn_fc_i50_o10_mucud_U3_n_177;
  wire cnn_fc_i50_o10_mucud_U3_n_178;
  wire cnn_fc_i50_o10_mucud_U3_n_179;
  wire cnn_fc_i50_o10_mucud_U3_n_18;
  wire cnn_fc_i50_o10_mucud_U3_n_180;
  wire cnn_fc_i50_o10_mucud_U3_n_181;
  wire cnn_fc_i50_o10_mucud_U3_n_182;
  wire cnn_fc_i50_o10_mucud_U3_n_183;
  wire cnn_fc_i50_o10_mucud_U3_n_184;
  wire cnn_fc_i50_o10_mucud_U3_n_185;
  wire cnn_fc_i50_o10_mucud_U3_n_186;
  wire cnn_fc_i50_o10_mucud_U3_n_187;
  wire cnn_fc_i50_o10_mucud_U3_n_188;
  wire cnn_fc_i50_o10_mucud_U3_n_189;
  wire cnn_fc_i50_o10_mucud_U3_n_19;
  wire cnn_fc_i50_o10_mucud_U3_n_190;
  wire cnn_fc_i50_o10_mucud_U3_n_191;
  wire cnn_fc_i50_o10_mucud_U3_n_192;
  wire cnn_fc_i50_o10_mucud_U3_n_193;
  wire cnn_fc_i50_o10_mucud_U3_n_194;
  wire cnn_fc_i50_o10_mucud_U3_n_195;
  wire cnn_fc_i50_o10_mucud_U3_n_196;
  wire cnn_fc_i50_o10_mucud_U3_n_197;
  wire cnn_fc_i50_o10_mucud_U3_n_198;
  wire cnn_fc_i50_o10_mucud_U3_n_199;
  wire cnn_fc_i50_o10_mucud_U3_n_20;
  wire cnn_fc_i50_o10_mucud_U3_n_200;
  wire cnn_fc_i50_o10_mucud_U3_n_201;
  wire cnn_fc_i50_o10_mucud_U3_n_202;
  wire cnn_fc_i50_o10_mucud_U3_n_203;
  wire cnn_fc_i50_o10_mucud_U3_n_204;
  wire cnn_fc_i50_o10_mucud_U3_n_205;
  wire cnn_fc_i50_o10_mucud_U3_n_206;
  wire cnn_fc_i50_o10_mucud_U3_n_207;
  wire cnn_fc_i50_o10_mucud_U3_n_208;
  wire cnn_fc_i50_o10_mucud_U3_n_209;
  wire cnn_fc_i50_o10_mucud_U3_n_21;
  wire cnn_fc_i50_o10_mucud_U3_n_210;
  wire cnn_fc_i50_o10_mucud_U3_n_211;
  wire cnn_fc_i50_o10_mucud_U3_n_212;
  wire cnn_fc_i50_o10_mucud_U3_n_213;
  wire cnn_fc_i50_o10_mucud_U3_n_214;
  wire cnn_fc_i50_o10_mucud_U3_n_215;
  wire cnn_fc_i50_o10_mucud_U3_n_216;
  wire cnn_fc_i50_o10_mucud_U3_n_217;
  wire cnn_fc_i50_o10_mucud_U3_n_218;
  wire cnn_fc_i50_o10_mucud_U3_n_219;
  wire cnn_fc_i50_o10_mucud_U3_n_22;
  wire cnn_fc_i50_o10_mucud_U3_n_220;
  wire cnn_fc_i50_o10_mucud_U3_n_221;
  wire cnn_fc_i50_o10_mucud_U3_n_222;
  wire cnn_fc_i50_o10_mucud_U3_n_223;
  wire cnn_fc_i50_o10_mucud_U3_n_224;
  wire cnn_fc_i50_o10_mucud_U3_n_225;
  wire cnn_fc_i50_o10_mucud_U3_n_226;
  wire cnn_fc_i50_o10_mucud_U3_n_227;
  wire cnn_fc_i50_o10_mucud_U3_n_228;
  wire cnn_fc_i50_o10_mucud_U3_n_229;
  wire cnn_fc_i50_o10_mucud_U3_n_23;
  wire cnn_fc_i50_o10_mucud_U3_n_230;
  wire cnn_fc_i50_o10_mucud_U3_n_231;
  wire cnn_fc_i50_o10_mucud_U3_n_232;
  wire cnn_fc_i50_o10_mucud_U3_n_233;
  wire cnn_fc_i50_o10_mucud_U3_n_234;
  wire cnn_fc_i50_o10_mucud_U3_n_235;
  wire cnn_fc_i50_o10_mucud_U3_n_236;
  wire cnn_fc_i50_o10_mucud_U3_n_237;
  wire cnn_fc_i50_o10_mucud_U3_n_238;
  wire cnn_fc_i50_o10_mucud_U3_n_239;
  wire cnn_fc_i50_o10_mucud_U3_n_24;
  wire cnn_fc_i50_o10_mucud_U3_n_240;
  wire cnn_fc_i50_o10_mucud_U3_n_241;
  wire cnn_fc_i50_o10_mucud_U3_n_242;
  wire cnn_fc_i50_o10_mucud_U3_n_243;
  wire cnn_fc_i50_o10_mucud_U3_n_244;
  wire cnn_fc_i50_o10_mucud_U3_n_245;
  wire cnn_fc_i50_o10_mucud_U3_n_246;
  wire cnn_fc_i50_o10_mucud_U3_n_247;
  wire cnn_fc_i50_o10_mucud_U3_n_248;
  wire cnn_fc_i50_o10_mucud_U3_n_249;
  wire cnn_fc_i50_o10_mucud_U3_n_25;
  wire cnn_fc_i50_o10_mucud_U3_n_250;
  wire cnn_fc_i50_o10_mucud_U3_n_251;
  wire cnn_fc_i50_o10_mucud_U3_n_252;
  wire cnn_fc_i50_o10_mucud_U3_n_253;
  wire cnn_fc_i50_o10_mucud_U3_n_254;
  wire cnn_fc_i50_o10_mucud_U3_n_255;
  wire cnn_fc_i50_o10_mucud_U3_n_256;
  wire cnn_fc_i50_o10_mucud_U3_n_257;
  wire cnn_fc_i50_o10_mucud_U3_n_258;
  wire cnn_fc_i50_o10_mucud_U3_n_259;
  wire cnn_fc_i50_o10_mucud_U3_n_26;
  wire cnn_fc_i50_o10_mucud_U3_n_260;
  wire cnn_fc_i50_o10_mucud_U3_n_261;
  wire cnn_fc_i50_o10_mucud_U3_n_262;
  wire cnn_fc_i50_o10_mucud_U3_n_263;
  wire cnn_fc_i50_o10_mucud_U3_n_264;
  wire cnn_fc_i50_o10_mucud_U3_n_265;
  wire cnn_fc_i50_o10_mucud_U3_n_266;
  wire cnn_fc_i50_o10_mucud_U3_n_267;
  wire cnn_fc_i50_o10_mucud_U3_n_268;
  wire cnn_fc_i50_o10_mucud_U3_n_269;
  wire cnn_fc_i50_o10_mucud_U3_n_27;
  wire cnn_fc_i50_o10_mucud_U3_n_270;
  wire cnn_fc_i50_o10_mucud_U3_n_271;
  wire cnn_fc_i50_o10_mucud_U3_n_272;
  wire cnn_fc_i50_o10_mucud_U3_n_273;
  wire cnn_fc_i50_o10_mucud_U3_n_274;
  wire cnn_fc_i50_o10_mucud_U3_n_275;
  wire cnn_fc_i50_o10_mucud_U3_n_276;
  wire cnn_fc_i50_o10_mucud_U3_n_277;
  wire cnn_fc_i50_o10_mucud_U3_n_278;
  wire cnn_fc_i50_o10_mucud_U3_n_279;
  wire cnn_fc_i50_o10_mucud_U3_n_28;
  wire cnn_fc_i50_o10_mucud_U3_n_280;
  wire cnn_fc_i50_o10_mucud_U3_n_281;
  wire cnn_fc_i50_o10_mucud_U3_n_282;
  wire cnn_fc_i50_o10_mucud_U3_n_283;
  wire cnn_fc_i50_o10_mucud_U3_n_284;
  wire cnn_fc_i50_o10_mucud_U3_n_285;
  wire cnn_fc_i50_o10_mucud_U3_n_286;
  wire cnn_fc_i50_o10_mucud_U3_n_287;
  wire cnn_fc_i50_o10_mucud_U3_n_288;
  wire cnn_fc_i50_o10_mucud_U3_n_289;
  wire cnn_fc_i50_o10_mucud_U3_n_29;
  wire cnn_fc_i50_o10_mucud_U3_n_290;
  wire cnn_fc_i50_o10_mucud_U3_n_291;
  wire cnn_fc_i50_o10_mucud_U3_n_292;
  wire cnn_fc_i50_o10_mucud_U3_n_293;
  wire cnn_fc_i50_o10_mucud_U3_n_294;
  wire cnn_fc_i50_o10_mucud_U3_n_295;
  wire cnn_fc_i50_o10_mucud_U3_n_296;
  wire cnn_fc_i50_o10_mucud_U3_n_297;
  wire cnn_fc_i50_o10_mucud_U3_n_298;
  wire cnn_fc_i50_o10_mucud_U3_n_299;
  wire cnn_fc_i50_o10_mucud_U3_n_3;
  wire cnn_fc_i50_o10_mucud_U3_n_30;
  wire cnn_fc_i50_o10_mucud_U3_n_300;
  wire cnn_fc_i50_o10_mucud_U3_n_301;
  wire cnn_fc_i50_o10_mucud_U3_n_302;
  wire cnn_fc_i50_o10_mucud_U3_n_303;
  wire cnn_fc_i50_o10_mucud_U3_n_304;
  wire cnn_fc_i50_o10_mucud_U3_n_305;
  wire cnn_fc_i50_o10_mucud_U3_n_306;
  wire cnn_fc_i50_o10_mucud_U3_n_307;
  wire cnn_fc_i50_o10_mucud_U3_n_308;
  wire cnn_fc_i50_o10_mucud_U3_n_309;
  wire cnn_fc_i50_o10_mucud_U3_n_31;
  wire cnn_fc_i50_o10_mucud_U3_n_310;
  wire cnn_fc_i50_o10_mucud_U3_n_311;
  wire cnn_fc_i50_o10_mucud_U3_n_312;
  wire cnn_fc_i50_o10_mucud_U3_n_313;
  wire cnn_fc_i50_o10_mucud_U3_n_314;
  wire cnn_fc_i50_o10_mucud_U3_n_315;
  wire cnn_fc_i50_o10_mucud_U3_n_316;
  wire cnn_fc_i50_o10_mucud_U3_n_317;
  wire cnn_fc_i50_o10_mucud_U3_n_318;
  wire cnn_fc_i50_o10_mucud_U3_n_319;
  wire cnn_fc_i50_o10_mucud_U3_n_32;
  wire cnn_fc_i50_o10_mucud_U3_n_320;
  wire cnn_fc_i50_o10_mucud_U3_n_321;
  wire cnn_fc_i50_o10_mucud_U3_n_322;
  wire cnn_fc_i50_o10_mucud_U3_n_33;
  wire cnn_fc_i50_o10_mucud_U3_n_34;
  wire cnn_fc_i50_o10_mucud_U3_n_35;
  wire cnn_fc_i50_o10_mucud_U3_n_36;
  wire cnn_fc_i50_o10_mucud_U3_n_37;
  wire cnn_fc_i50_o10_mucud_U3_n_38;
  wire cnn_fc_i50_o10_mucud_U3_n_39;
  wire cnn_fc_i50_o10_mucud_U3_n_4;
  wire cnn_fc_i50_o10_mucud_U3_n_40;
  wire cnn_fc_i50_o10_mucud_U3_n_41;
  wire cnn_fc_i50_o10_mucud_U3_n_42;
  wire cnn_fc_i50_o10_mucud_U3_n_43;
  wire cnn_fc_i50_o10_mucud_U3_n_44;
  wire cnn_fc_i50_o10_mucud_U3_n_45;
  wire cnn_fc_i50_o10_mucud_U3_n_46;
  wire cnn_fc_i50_o10_mucud_U3_n_47;
  wire cnn_fc_i50_o10_mucud_U3_n_48;
  wire cnn_fc_i50_o10_mucud_U3_n_49;
  wire cnn_fc_i50_o10_mucud_U3_n_5;
  wire cnn_fc_i50_o10_mucud_U3_n_50;
  wire cnn_fc_i50_o10_mucud_U3_n_51;
  wire cnn_fc_i50_o10_mucud_U3_n_52;
  wire cnn_fc_i50_o10_mucud_U3_n_53;
  wire cnn_fc_i50_o10_mucud_U3_n_54;
  wire cnn_fc_i50_o10_mucud_U3_n_55;
  wire cnn_fc_i50_o10_mucud_U3_n_56;
  wire cnn_fc_i50_o10_mucud_U3_n_57;
  wire cnn_fc_i50_o10_mucud_U3_n_58;
  wire cnn_fc_i50_o10_mucud_U3_n_59;
  wire cnn_fc_i50_o10_mucud_U3_n_6;
  wire cnn_fc_i50_o10_mucud_U3_n_60;
  wire cnn_fc_i50_o10_mucud_U3_n_61;
  wire cnn_fc_i50_o10_mucud_U3_n_62;
  wire cnn_fc_i50_o10_mucud_U3_n_63;
  wire cnn_fc_i50_o10_mucud_U3_n_64;
  wire cnn_fc_i50_o10_mucud_U3_n_65;
  wire cnn_fc_i50_o10_mucud_U3_n_66;
  wire cnn_fc_i50_o10_mucud_U3_n_67;
  wire cnn_fc_i50_o10_mucud_U3_n_68;
  wire cnn_fc_i50_o10_mucud_U3_n_69;
  wire cnn_fc_i50_o10_mucud_U3_n_7;
  wire cnn_fc_i50_o10_mucud_U3_n_70;
  wire cnn_fc_i50_o10_mucud_U3_n_71;
  wire cnn_fc_i50_o10_mucud_U3_n_72;
  wire cnn_fc_i50_o10_mucud_U3_n_73;
  wire cnn_fc_i50_o10_mucud_U3_n_74;
  wire cnn_fc_i50_o10_mucud_U3_n_75;
  wire cnn_fc_i50_o10_mucud_U3_n_76;
  wire cnn_fc_i50_o10_mucud_U3_n_77;
  wire cnn_fc_i50_o10_mucud_U3_n_78;
  wire cnn_fc_i50_o10_mucud_U3_n_79;
  wire cnn_fc_i50_o10_mucud_U3_n_8;
  wire cnn_fc_i50_o10_mucud_U3_n_80;
  wire cnn_fc_i50_o10_mucud_U3_n_81;
  wire cnn_fc_i50_o10_mucud_U3_n_82;
  wire cnn_fc_i50_o10_mucud_U3_n_83;
  wire cnn_fc_i50_o10_mucud_U3_n_84;
  wire cnn_fc_i50_o10_mucud_U3_n_85;
  wire cnn_fc_i50_o10_mucud_U3_n_86;
  wire cnn_fc_i50_o10_mucud_U3_n_87;
  wire cnn_fc_i50_o10_mucud_U3_n_88;
  wire cnn_fc_i50_o10_mucud_U3_n_89;
  wire cnn_fc_i50_o10_mucud_U3_n_9;
  wire cnn_fc_i50_o10_mucud_U3_n_90;
  wire cnn_fc_i50_o10_mucud_U3_n_91;
  wire cnn_fc_i50_o10_mucud_U3_n_92;
  wire cnn_fc_i50_o10_mucud_U3_n_93;
  wire cnn_fc_i50_o10_mucud_U3_n_94;
  wire cnn_fc_i50_o10_mucud_U3_n_95;
  wire cnn_fc_i50_o10_mucud_U3_n_96;
  wire cnn_fc_i50_o10_mucud_U3_n_97;
  wire cnn_fc_i50_o10_mucud_U3_n_98;
  wire cnn_fc_i50_o10_mucud_U3_n_99;
  wire cnn_fc_i50_o10_mucud_U4_n_3;
  wire cnn_fc_i50_o10_mucud_U4_n_4;
  wire cnn_fc_i50_o10_mucud_U4_n_5;
  wire cnn_fc_i50_o10_mucud_U4_n_6;
  wire [3:0]col_fu_1602_p2;
  wire col_reg_19180;
  wire \col_reg_1918[3]_i_4_n_3 ;
  wire [3:0]col_reg_1918_reg__0;
  wire ctrl_read_reg_1673;
  wire [30:0]data_1_fu_1615_p12;
  wire \exitcond2_reg_1736[0]_i_1_n_3 ;
  wire \exitcond2_reg_1736_reg_n_3_[0] ;
  wire \exitcond3_reg_1800[0]_i_1_n_3 ;
  wire \exitcond3_reg_1800_reg_n_3_[0] ;
  wire \exitcond_reg_1914[0]_i_1_n_3 ;
  wire \exitcond_reg_1914[0]_i_2_n_3 ;
  wire \exitcond_reg_1914[0]_i_3_n_3 ;
  wire \exitcond_reg_1914_reg_n_3_[0] ;
  wire grp_fixed_point_mul_fu_746_n_10;
  wire grp_fixed_point_mul_fu_746_n_100;
  wire grp_fixed_point_mul_fu_746_n_101;
  wire grp_fixed_point_mul_fu_746_n_102;
  wire grp_fixed_point_mul_fu_746_n_103;
  wire grp_fixed_point_mul_fu_746_n_104;
  wire grp_fixed_point_mul_fu_746_n_105;
  wire grp_fixed_point_mul_fu_746_n_106;
  wire grp_fixed_point_mul_fu_746_n_107;
  wire grp_fixed_point_mul_fu_746_n_108;
  wire grp_fixed_point_mul_fu_746_n_109;
  wire grp_fixed_point_mul_fu_746_n_11;
  wire grp_fixed_point_mul_fu_746_n_110;
  wire grp_fixed_point_mul_fu_746_n_111;
  wire grp_fixed_point_mul_fu_746_n_112;
  wire grp_fixed_point_mul_fu_746_n_113;
  wire grp_fixed_point_mul_fu_746_n_114;
  wire grp_fixed_point_mul_fu_746_n_115;
  wire grp_fixed_point_mul_fu_746_n_116;
  wire grp_fixed_point_mul_fu_746_n_117;
  wire grp_fixed_point_mul_fu_746_n_118;
  wire grp_fixed_point_mul_fu_746_n_119;
  wire grp_fixed_point_mul_fu_746_n_12;
  wire grp_fixed_point_mul_fu_746_n_120;
  wire grp_fixed_point_mul_fu_746_n_121;
  wire grp_fixed_point_mul_fu_746_n_122;
  wire grp_fixed_point_mul_fu_746_n_123;
  wire grp_fixed_point_mul_fu_746_n_124;
  wire grp_fixed_point_mul_fu_746_n_125;
  wire grp_fixed_point_mul_fu_746_n_126;
  wire grp_fixed_point_mul_fu_746_n_127;
  wire grp_fixed_point_mul_fu_746_n_128;
  wire grp_fixed_point_mul_fu_746_n_129;
  wire grp_fixed_point_mul_fu_746_n_13;
  wire grp_fixed_point_mul_fu_746_n_130;
  wire grp_fixed_point_mul_fu_746_n_14;
  wire grp_fixed_point_mul_fu_746_n_15;
  wire grp_fixed_point_mul_fu_746_n_16;
  wire grp_fixed_point_mul_fu_746_n_17;
  wire grp_fixed_point_mul_fu_746_n_18;
  wire grp_fixed_point_mul_fu_746_n_19;
  wire grp_fixed_point_mul_fu_746_n_20;
  wire grp_fixed_point_mul_fu_746_n_21;
  wire grp_fixed_point_mul_fu_746_n_22;
  wire grp_fixed_point_mul_fu_746_n_23;
  wire grp_fixed_point_mul_fu_746_n_24;
  wire grp_fixed_point_mul_fu_746_n_25;
  wire grp_fixed_point_mul_fu_746_n_26;
  wire grp_fixed_point_mul_fu_746_n_27;
  wire grp_fixed_point_mul_fu_746_n_28;
  wire grp_fixed_point_mul_fu_746_n_29;
  wire grp_fixed_point_mul_fu_746_n_30;
  wire grp_fixed_point_mul_fu_746_n_31;
  wire grp_fixed_point_mul_fu_746_n_32;
  wire grp_fixed_point_mul_fu_746_n_33;
  wire grp_fixed_point_mul_fu_746_n_34;
  wire grp_fixed_point_mul_fu_746_n_35;
  wire grp_fixed_point_mul_fu_746_n_36;
  wire grp_fixed_point_mul_fu_746_n_37;
  wire grp_fixed_point_mul_fu_746_n_38;
  wire grp_fixed_point_mul_fu_746_n_39;
  wire grp_fixed_point_mul_fu_746_n_40;
  wire grp_fixed_point_mul_fu_746_n_41;
  wire grp_fixed_point_mul_fu_746_n_42;
  wire grp_fixed_point_mul_fu_746_n_43;
  wire grp_fixed_point_mul_fu_746_n_44;
  wire grp_fixed_point_mul_fu_746_n_45;
  wire grp_fixed_point_mul_fu_746_n_46;
  wire grp_fixed_point_mul_fu_746_n_47;
  wire grp_fixed_point_mul_fu_746_n_48;
  wire grp_fixed_point_mul_fu_746_n_49;
  wire grp_fixed_point_mul_fu_746_n_50;
  wire grp_fixed_point_mul_fu_746_n_51;
  wire grp_fixed_point_mul_fu_746_n_52;
  wire grp_fixed_point_mul_fu_746_n_53;
  wire grp_fixed_point_mul_fu_746_n_54;
  wire grp_fixed_point_mul_fu_746_n_55;
  wire grp_fixed_point_mul_fu_746_n_56;
  wire grp_fixed_point_mul_fu_746_n_57;
  wire grp_fixed_point_mul_fu_746_n_58;
  wire grp_fixed_point_mul_fu_746_n_59;
  wire grp_fixed_point_mul_fu_746_n_6;
  wire grp_fixed_point_mul_fu_746_n_60;
  wire grp_fixed_point_mul_fu_746_n_61;
  wire grp_fixed_point_mul_fu_746_n_62;
  wire grp_fixed_point_mul_fu_746_n_63;
  wire grp_fixed_point_mul_fu_746_n_64;
  wire grp_fixed_point_mul_fu_746_n_65;
  wire grp_fixed_point_mul_fu_746_n_66;
  wire grp_fixed_point_mul_fu_746_n_67;
  wire grp_fixed_point_mul_fu_746_n_68;
  wire grp_fixed_point_mul_fu_746_n_69;
  wire grp_fixed_point_mul_fu_746_n_7;
  wire grp_fixed_point_mul_fu_746_n_70;
  wire grp_fixed_point_mul_fu_746_n_71;
  wire grp_fixed_point_mul_fu_746_n_72;
  wire grp_fixed_point_mul_fu_746_n_73;
  wire grp_fixed_point_mul_fu_746_n_74;
  wire grp_fixed_point_mul_fu_746_n_75;
  wire grp_fixed_point_mul_fu_746_n_76;
  wire grp_fixed_point_mul_fu_746_n_77;
  wire grp_fixed_point_mul_fu_746_n_78;
  wire grp_fixed_point_mul_fu_746_n_79;
  wire grp_fixed_point_mul_fu_746_n_8;
  wire grp_fixed_point_mul_fu_746_n_80;
  wire grp_fixed_point_mul_fu_746_n_81;
  wire grp_fixed_point_mul_fu_746_n_82;
  wire grp_fixed_point_mul_fu_746_n_83;
  wire grp_fixed_point_mul_fu_746_n_84;
  wire grp_fixed_point_mul_fu_746_n_85;
  wire grp_fixed_point_mul_fu_746_n_86;
  wire grp_fixed_point_mul_fu_746_n_87;
  wire grp_fixed_point_mul_fu_746_n_88;
  wire grp_fixed_point_mul_fu_746_n_89;
  wire grp_fixed_point_mul_fu_746_n_9;
  wire grp_fixed_point_mul_fu_746_n_90;
  wire grp_fixed_point_mul_fu_746_n_91;
  wire grp_fixed_point_mul_fu_746_n_92;
  wire grp_fixed_point_mul_fu_746_n_93;
  wire grp_fixed_point_mul_fu_746_n_94;
  wire grp_fixed_point_mul_fu_746_n_95;
  wire grp_fixed_point_mul_fu_746_n_96;
  wire grp_fixed_point_mul_fu_746_n_97;
  wire grp_fixed_point_mul_fu_746_n_98;
  wire grp_fixed_point_mul_fu_746_n_99;
  wire grp_fixed_point_mul_fu_753_n_10;
  wire grp_fixed_point_mul_fu_753_n_11;
  wire grp_fixed_point_mul_fu_753_n_12;
  wire grp_fixed_point_mul_fu_753_n_13;
  wire grp_fixed_point_mul_fu_753_n_14;
  wire grp_fixed_point_mul_fu_753_n_15;
  wire grp_fixed_point_mul_fu_753_n_16;
  wire grp_fixed_point_mul_fu_753_n_17;
  wire grp_fixed_point_mul_fu_753_n_18;
  wire grp_fixed_point_mul_fu_753_n_19;
  wire grp_fixed_point_mul_fu_753_n_20;
  wire grp_fixed_point_mul_fu_753_n_21;
  wire grp_fixed_point_mul_fu_753_n_22;
  wire grp_fixed_point_mul_fu_753_n_23;
  wire grp_fixed_point_mul_fu_753_n_24;
  wire grp_fixed_point_mul_fu_753_n_25;
  wire grp_fixed_point_mul_fu_753_n_26;
  wire grp_fixed_point_mul_fu_753_n_27;
  wire grp_fixed_point_mul_fu_753_n_28;
  wire grp_fixed_point_mul_fu_753_n_29;
  wire grp_fixed_point_mul_fu_753_n_30;
  wire grp_fixed_point_mul_fu_753_n_31;
  wire grp_fixed_point_mul_fu_753_n_32;
  wire grp_fixed_point_mul_fu_753_n_33;
  wire grp_fixed_point_mul_fu_753_n_34;
  wire grp_fixed_point_mul_fu_753_n_35;
  wire grp_fixed_point_mul_fu_753_n_36;
  wire grp_fixed_point_mul_fu_753_n_37;
  wire grp_fixed_point_mul_fu_753_n_4;
  wire grp_fixed_point_mul_fu_753_n_5;
  wire grp_fixed_point_mul_fu_753_n_6;
  wire grp_fixed_point_mul_fu_753_n_7;
  wire grp_fixed_point_mul_fu_753_n_8;
  wire grp_fixed_point_mul_fu_753_n_9;
  wire grp_fixed_point_mul_fu_760_n_10;
  wire grp_fixed_point_mul_fu_760_n_11;
  wire grp_fixed_point_mul_fu_760_n_12;
  wire grp_fixed_point_mul_fu_760_n_13;
  wire grp_fixed_point_mul_fu_760_n_14;
  wire grp_fixed_point_mul_fu_760_n_15;
  wire grp_fixed_point_mul_fu_760_n_16;
  wire grp_fixed_point_mul_fu_760_n_17;
  wire grp_fixed_point_mul_fu_760_n_18;
  wire grp_fixed_point_mul_fu_760_n_19;
  wire grp_fixed_point_mul_fu_760_n_20;
  wire grp_fixed_point_mul_fu_760_n_21;
  wire grp_fixed_point_mul_fu_760_n_22;
  wire grp_fixed_point_mul_fu_760_n_23;
  wire grp_fixed_point_mul_fu_760_n_24;
  wire grp_fixed_point_mul_fu_760_n_25;
  wire grp_fixed_point_mul_fu_760_n_26;
  wire grp_fixed_point_mul_fu_760_n_27;
  wire grp_fixed_point_mul_fu_760_n_28;
  wire grp_fixed_point_mul_fu_760_n_29;
  wire grp_fixed_point_mul_fu_760_n_30;
  wire grp_fixed_point_mul_fu_760_n_31;
  wire grp_fixed_point_mul_fu_760_n_32;
  wire grp_fixed_point_mul_fu_760_n_33;
  wire grp_fixed_point_mul_fu_760_n_34;
  wire grp_fixed_point_mul_fu_760_n_35;
  wire grp_fixed_point_mul_fu_760_n_36;
  wire grp_fixed_point_mul_fu_760_n_4;
  wire grp_fixed_point_mul_fu_760_n_5;
  wire grp_fixed_point_mul_fu_760_n_6;
  wire grp_fixed_point_mul_fu_760_n_7;
  wire grp_fixed_point_mul_fu_760_n_8;
  wire grp_fixed_point_mul_fu_760_n_9;
  wire grp_fixed_point_mul_fu_767_n_10;
  wire grp_fixed_point_mul_fu_767_n_11;
  wire grp_fixed_point_mul_fu_767_n_12;
  wire grp_fixed_point_mul_fu_767_n_13;
  wire grp_fixed_point_mul_fu_767_n_14;
  wire grp_fixed_point_mul_fu_767_n_15;
  wire grp_fixed_point_mul_fu_767_n_16;
  wire grp_fixed_point_mul_fu_767_n_17;
  wire grp_fixed_point_mul_fu_767_n_18;
  wire grp_fixed_point_mul_fu_767_n_19;
  wire grp_fixed_point_mul_fu_767_n_20;
  wire grp_fixed_point_mul_fu_767_n_21;
  wire grp_fixed_point_mul_fu_767_n_22;
  wire grp_fixed_point_mul_fu_767_n_23;
  wire grp_fixed_point_mul_fu_767_n_24;
  wire grp_fixed_point_mul_fu_767_n_25;
  wire grp_fixed_point_mul_fu_767_n_26;
  wire grp_fixed_point_mul_fu_767_n_27;
  wire grp_fixed_point_mul_fu_767_n_28;
  wire grp_fixed_point_mul_fu_767_n_29;
  wire grp_fixed_point_mul_fu_767_n_30;
  wire grp_fixed_point_mul_fu_767_n_31;
  wire grp_fixed_point_mul_fu_767_n_32;
  wire grp_fixed_point_mul_fu_767_n_33;
  wire grp_fixed_point_mul_fu_767_n_34;
  wire grp_fixed_point_mul_fu_767_n_35;
  wire grp_fixed_point_mul_fu_767_n_36;
  wire grp_fixed_point_mul_fu_767_n_4;
  wire grp_fixed_point_mul_fu_767_n_5;
  wire grp_fixed_point_mul_fu_767_n_6;
  wire grp_fixed_point_mul_fu_767_n_7;
  wire grp_fixed_point_mul_fu_767_n_8;
  wire grp_fixed_point_mul_fu_767_n_9;
  wire grp_fixed_point_mul_fu_774_n_10;
  wire grp_fixed_point_mul_fu_774_n_11;
  wire grp_fixed_point_mul_fu_774_n_12;
  wire grp_fixed_point_mul_fu_774_n_13;
  wire grp_fixed_point_mul_fu_774_n_14;
  wire grp_fixed_point_mul_fu_774_n_15;
  wire grp_fixed_point_mul_fu_774_n_16;
  wire grp_fixed_point_mul_fu_774_n_17;
  wire grp_fixed_point_mul_fu_774_n_18;
  wire grp_fixed_point_mul_fu_774_n_19;
  wire grp_fixed_point_mul_fu_774_n_20;
  wire grp_fixed_point_mul_fu_774_n_21;
  wire grp_fixed_point_mul_fu_774_n_22;
  wire grp_fixed_point_mul_fu_774_n_23;
  wire grp_fixed_point_mul_fu_774_n_24;
  wire grp_fixed_point_mul_fu_774_n_25;
  wire grp_fixed_point_mul_fu_774_n_26;
  wire grp_fixed_point_mul_fu_774_n_27;
  wire grp_fixed_point_mul_fu_774_n_28;
  wire grp_fixed_point_mul_fu_774_n_29;
  wire grp_fixed_point_mul_fu_774_n_30;
  wire grp_fixed_point_mul_fu_774_n_31;
  wire grp_fixed_point_mul_fu_774_n_32;
  wire grp_fixed_point_mul_fu_774_n_33;
  wire grp_fixed_point_mul_fu_774_n_34;
  wire grp_fixed_point_mul_fu_774_n_35;
  wire grp_fixed_point_mul_fu_774_n_36;
  wire grp_fixed_point_mul_fu_774_n_4;
  wire grp_fixed_point_mul_fu_774_n_5;
  wire grp_fixed_point_mul_fu_774_n_6;
  wire grp_fixed_point_mul_fu_774_n_7;
  wire grp_fixed_point_mul_fu_774_n_8;
  wire grp_fixed_point_mul_fu_774_n_9;
  wire grp_fixed_point_mul_fu_781_n_10;
  wire grp_fixed_point_mul_fu_781_n_11;
  wire grp_fixed_point_mul_fu_781_n_12;
  wire grp_fixed_point_mul_fu_781_n_13;
  wire grp_fixed_point_mul_fu_781_n_14;
  wire grp_fixed_point_mul_fu_781_n_15;
  wire grp_fixed_point_mul_fu_781_n_16;
  wire grp_fixed_point_mul_fu_781_n_17;
  wire grp_fixed_point_mul_fu_781_n_18;
  wire grp_fixed_point_mul_fu_781_n_19;
  wire grp_fixed_point_mul_fu_781_n_20;
  wire grp_fixed_point_mul_fu_781_n_21;
  wire grp_fixed_point_mul_fu_781_n_22;
  wire grp_fixed_point_mul_fu_781_n_23;
  wire grp_fixed_point_mul_fu_781_n_24;
  wire grp_fixed_point_mul_fu_781_n_25;
  wire grp_fixed_point_mul_fu_781_n_26;
  wire grp_fixed_point_mul_fu_781_n_27;
  wire grp_fixed_point_mul_fu_781_n_28;
  wire grp_fixed_point_mul_fu_781_n_29;
  wire grp_fixed_point_mul_fu_781_n_30;
  wire grp_fixed_point_mul_fu_781_n_31;
  wire grp_fixed_point_mul_fu_781_n_32;
  wire grp_fixed_point_mul_fu_781_n_33;
  wire grp_fixed_point_mul_fu_781_n_34;
  wire grp_fixed_point_mul_fu_781_n_35;
  wire grp_fixed_point_mul_fu_781_n_36;
  wire grp_fixed_point_mul_fu_781_n_4;
  wire grp_fixed_point_mul_fu_781_n_5;
  wire grp_fixed_point_mul_fu_781_n_6;
  wire grp_fixed_point_mul_fu_781_n_7;
  wire grp_fixed_point_mul_fu_781_n_8;
  wire grp_fixed_point_mul_fu_781_n_9;
  wire grp_fixed_point_mul_fu_788_n_10;
  wire grp_fixed_point_mul_fu_788_n_11;
  wire grp_fixed_point_mul_fu_788_n_12;
  wire grp_fixed_point_mul_fu_788_n_13;
  wire grp_fixed_point_mul_fu_788_n_14;
  wire grp_fixed_point_mul_fu_788_n_15;
  wire grp_fixed_point_mul_fu_788_n_16;
  wire grp_fixed_point_mul_fu_788_n_17;
  wire grp_fixed_point_mul_fu_788_n_18;
  wire grp_fixed_point_mul_fu_788_n_19;
  wire grp_fixed_point_mul_fu_788_n_20;
  wire grp_fixed_point_mul_fu_788_n_21;
  wire grp_fixed_point_mul_fu_788_n_22;
  wire grp_fixed_point_mul_fu_788_n_23;
  wire grp_fixed_point_mul_fu_788_n_24;
  wire grp_fixed_point_mul_fu_788_n_25;
  wire grp_fixed_point_mul_fu_788_n_26;
  wire grp_fixed_point_mul_fu_788_n_27;
  wire grp_fixed_point_mul_fu_788_n_28;
  wire grp_fixed_point_mul_fu_788_n_29;
  wire grp_fixed_point_mul_fu_788_n_30;
  wire grp_fixed_point_mul_fu_788_n_31;
  wire grp_fixed_point_mul_fu_788_n_32;
  wire grp_fixed_point_mul_fu_788_n_33;
  wire grp_fixed_point_mul_fu_788_n_34;
  wire grp_fixed_point_mul_fu_788_n_35;
  wire grp_fixed_point_mul_fu_788_n_36;
  wire grp_fixed_point_mul_fu_788_n_4;
  wire grp_fixed_point_mul_fu_788_n_5;
  wire grp_fixed_point_mul_fu_788_n_6;
  wire grp_fixed_point_mul_fu_788_n_7;
  wire grp_fixed_point_mul_fu_788_n_8;
  wire grp_fixed_point_mul_fu_788_n_9;
  wire grp_fixed_point_mul_fu_795_n_10;
  wire grp_fixed_point_mul_fu_795_n_11;
  wire grp_fixed_point_mul_fu_795_n_12;
  wire grp_fixed_point_mul_fu_795_n_13;
  wire grp_fixed_point_mul_fu_795_n_14;
  wire grp_fixed_point_mul_fu_795_n_15;
  wire grp_fixed_point_mul_fu_795_n_16;
  wire grp_fixed_point_mul_fu_795_n_17;
  wire grp_fixed_point_mul_fu_795_n_18;
  wire grp_fixed_point_mul_fu_795_n_19;
  wire grp_fixed_point_mul_fu_795_n_20;
  wire grp_fixed_point_mul_fu_795_n_21;
  wire grp_fixed_point_mul_fu_795_n_22;
  wire grp_fixed_point_mul_fu_795_n_23;
  wire grp_fixed_point_mul_fu_795_n_24;
  wire grp_fixed_point_mul_fu_795_n_25;
  wire grp_fixed_point_mul_fu_795_n_26;
  wire grp_fixed_point_mul_fu_795_n_27;
  wire grp_fixed_point_mul_fu_795_n_28;
  wire grp_fixed_point_mul_fu_795_n_29;
  wire grp_fixed_point_mul_fu_795_n_30;
  wire grp_fixed_point_mul_fu_795_n_31;
  wire grp_fixed_point_mul_fu_795_n_32;
  wire grp_fixed_point_mul_fu_795_n_33;
  wire grp_fixed_point_mul_fu_795_n_34;
  wire grp_fixed_point_mul_fu_795_n_35;
  wire grp_fixed_point_mul_fu_795_n_36;
  wire grp_fixed_point_mul_fu_795_n_4;
  wire grp_fixed_point_mul_fu_795_n_5;
  wire grp_fixed_point_mul_fu_795_n_6;
  wire grp_fixed_point_mul_fu_795_n_7;
  wire grp_fixed_point_mul_fu_795_n_8;
  wire grp_fixed_point_mul_fu_795_n_9;
  wire grp_fixed_point_mul_fu_802_n_10;
  wire grp_fixed_point_mul_fu_802_n_11;
  wire grp_fixed_point_mul_fu_802_n_12;
  wire grp_fixed_point_mul_fu_802_n_13;
  wire grp_fixed_point_mul_fu_802_n_14;
  wire grp_fixed_point_mul_fu_802_n_15;
  wire grp_fixed_point_mul_fu_802_n_16;
  wire grp_fixed_point_mul_fu_802_n_17;
  wire grp_fixed_point_mul_fu_802_n_18;
  wire grp_fixed_point_mul_fu_802_n_19;
  wire grp_fixed_point_mul_fu_802_n_20;
  wire grp_fixed_point_mul_fu_802_n_21;
  wire grp_fixed_point_mul_fu_802_n_22;
  wire grp_fixed_point_mul_fu_802_n_23;
  wire grp_fixed_point_mul_fu_802_n_24;
  wire grp_fixed_point_mul_fu_802_n_25;
  wire grp_fixed_point_mul_fu_802_n_26;
  wire grp_fixed_point_mul_fu_802_n_27;
  wire grp_fixed_point_mul_fu_802_n_28;
  wire grp_fixed_point_mul_fu_802_n_29;
  wire grp_fixed_point_mul_fu_802_n_30;
  wire grp_fixed_point_mul_fu_802_n_31;
  wire grp_fixed_point_mul_fu_802_n_32;
  wire grp_fixed_point_mul_fu_802_n_33;
  wire grp_fixed_point_mul_fu_802_n_34;
  wire grp_fixed_point_mul_fu_802_n_35;
  wire grp_fixed_point_mul_fu_802_n_36;
  wire grp_fixed_point_mul_fu_802_n_4;
  wire grp_fixed_point_mul_fu_802_n_5;
  wire grp_fixed_point_mul_fu_802_n_6;
  wire grp_fixed_point_mul_fu_802_n_7;
  wire grp_fixed_point_mul_fu_802_n_8;
  wire grp_fixed_point_mul_fu_802_n_9;
  wire grp_fixed_point_mul_fu_809_n_10;
  wire grp_fixed_point_mul_fu_809_n_11;
  wire grp_fixed_point_mul_fu_809_n_12;
  wire grp_fixed_point_mul_fu_809_n_13;
  wire grp_fixed_point_mul_fu_809_n_14;
  wire grp_fixed_point_mul_fu_809_n_15;
  wire grp_fixed_point_mul_fu_809_n_16;
  wire grp_fixed_point_mul_fu_809_n_17;
  wire grp_fixed_point_mul_fu_809_n_18;
  wire grp_fixed_point_mul_fu_809_n_19;
  wire grp_fixed_point_mul_fu_809_n_20;
  wire grp_fixed_point_mul_fu_809_n_21;
  wire grp_fixed_point_mul_fu_809_n_22;
  wire grp_fixed_point_mul_fu_809_n_23;
  wire grp_fixed_point_mul_fu_809_n_24;
  wire grp_fixed_point_mul_fu_809_n_25;
  wire grp_fixed_point_mul_fu_809_n_26;
  wire grp_fixed_point_mul_fu_809_n_27;
  wire grp_fixed_point_mul_fu_809_n_28;
  wire grp_fixed_point_mul_fu_809_n_29;
  wire grp_fixed_point_mul_fu_809_n_30;
  wire grp_fixed_point_mul_fu_809_n_31;
  wire grp_fixed_point_mul_fu_809_n_32;
  wire grp_fixed_point_mul_fu_809_n_33;
  wire grp_fixed_point_mul_fu_809_n_34;
  wire grp_fixed_point_mul_fu_809_n_35;
  wire grp_fixed_point_mul_fu_809_n_36;
  wire grp_fixed_point_mul_fu_809_n_4;
  wire grp_fixed_point_mul_fu_809_n_5;
  wire grp_fixed_point_mul_fu_809_n_6;
  wire grp_fixed_point_mul_fu_809_n_7;
  wire grp_fixed_point_mul_fu_809_n_8;
  wire grp_fixed_point_mul_fu_809_n_9;
  wire [3:0]i1_reg_601;
  wire i1_reg_6011;
  wire [3:1]i_1_fu_822_p2;
  wire [3:0]i_2_fu_1122_p2;
  wire \i_2_reg_1740[3]_i_3_n_3 ;
  wire [3:0]i_2_reg_1740_reg__0;
  wire i_reg_480;
  wire i_reg_48005_out;
  wire \i_reg_480[0]_i_1_n_3 ;
  wire [3:0]i_reg_480_reg__0;
  wire [31:0]inStream_TDATA;
  wire inStream_TREADY;
  wire inStream_TVALID;
  wire inStream_V_data_V_0_ack_in;
  wire inStream_V_data_V_0_load_A;
  wire inStream_V_data_V_0_load_B;
  wire [31:0]inStream_V_data_V_0_payload_A;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ;
  wire [31:0]inStream_V_data_V_0_payload_B;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ;
  wire inStream_V_data_V_0_sel;
  wire inStream_V_data_V_0_sel_rd_i_1_n_3;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0_n_3;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1_n_3;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2_n_3;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3_n_3;
  wire inStream_V_data_V_0_sel_rd_reg_rep_n_3;
  wire inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3;
  wire inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3;
  wire inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3;
  wire inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3;
  wire inStream_V_data_V_0_sel_rd_rep_i_1_n_3;
  wire inStream_V_data_V_0_sel_wr;
  wire inStream_V_data_V_0_sel_wr_i_1_n_3;
  wire [1:1]inStream_V_data_V_0_state;
  wire \inStream_V_data_V_0_state[0]_i_1_n_3 ;
  wire \inStream_V_data_V_0_state_reg_n_3_[0] ;
  wire [1:1]inStream_V_dest_V_0_state;
  wire \inStream_V_dest_V_0_state[0]_i_1_n_3 ;
  wire \inStream_V_dest_V_0_state_reg_n_3_[0] ;
  wire interrupt;
  wire [31:0]outStream_TDATA;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire outStream_TVALID;
  wire outStream_V_data_V_1_ack_in;
  wire outStream_V_data_V_1_load_A;
  wire outStream_V_data_V_1_load_B;
  wire [31:0]outStream_V_data_V_1_payload_A;
  wire [31:0]outStream_V_data_V_1_payload_B;
  wire outStream_V_data_V_1_sel;
  wire outStream_V_data_V_1_sel_rd_i_1_n_3;
  wire outStream_V_data_V_1_sel_wr;
  wire outStream_V_data_V_1_sel_wr_i_1_n_3;
  wire [1:1]outStream_V_data_V_1_state;
  wire \outStream_V_data_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_data_V_1_state_reg_n_3_[0] ;
  wire outStream_V_dest_V_1_ack_in;
  wire [1:1]outStream_V_dest_V_1_state;
  wire \outStream_V_dest_V_1_state[0]_i_1_n_3 ;
  wire outStream_V_id_V_1_ack_in;
  wire [1:1]outStream_V_id_V_1_state;
  wire \outStream_V_id_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_id_V_1_state_reg_n_3_[0] ;
  wire outStream_V_keep_V_1_ack_in;
  wire [1:1]outStream_V_keep_V_1_state;
  wire \outStream_V_keep_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_keep_V_1_state_reg_n_3_[0] ;
  wire outStream_V_last_V_1_ack_in;
  wire outStream_V_last_V_1_payload_A;
  wire \outStream_V_last_V_1_payload_A[0]_i_1_n_3 ;
  wire outStream_V_last_V_1_payload_B;
  wire \outStream_V_last_V_1_payload_B[0]_i_1_n_3 ;
  wire outStream_V_last_V_1_sel;
  wire outStream_V_last_V_1_sel_rd_i_1_n_3;
  wire outStream_V_last_V_1_sel_wr;
  wire outStream_V_last_V_1_sel_wr_i_1_n_3;
  wire [1:1]outStream_V_last_V_1_state;
  wire \outStream_V_last_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_last_V_1_state_reg_n_3_[0] ;
  wire outStream_V_strb_V_1_ack_in;
  wire [1:1]outStream_V_strb_V_1_state;
  wire \outStream_V_strb_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_strb_V_1_state_reg_n_3_[0] ;
  wire outStream_V_user_V_1_ack_in;
  wire [1:1]outStream_V_user_V_1_state;
  wire \outStream_V_user_V_1_state[0]_i_1_n_3 ;
  wire \outStream_V_user_V_1_state_reg_n_3_[0] ;
  wire [1:0]p_0_in;
  wire p_114_in;
  wire p_133_in;
  wire p_51_in;
  wire p_66_in;
  wire \rdata_reg[0]_i_10_n_3 ;
  wire \rdata_reg[0]_i_16_n_3 ;
  wire \rdata_reg[0]_i_18_n_3 ;
  wire \rdata_reg[0]_i_21_n_3 ;
  wire \rdata_reg[0]_i_22_n_3 ;
  wire \rdata_reg[0]_i_24_n_3 ;
  wire \rdata_reg[0]_i_26_n_3 ;
  wire \rdata_reg[0]_i_27_n_3 ;
  wire \rdata_reg[0]_i_28_n_3 ;
  wire \rdata_reg[0]_i_29_n_3 ;
  wire \rdata_reg[0]_i_30_n_3 ;
  wire \rdata_reg[0]_i_32_n_3 ;
  wire \rdata_reg[0]_i_9_n_3 ;
  wire \rdata_reg[10]_i_11_n_3 ;
  wire \rdata_reg[10]_i_13_n_3 ;
  wire \rdata_reg[10]_i_14_n_3 ;
  wire \rdata_reg[10]_i_15_n_3 ;
  wire \rdata_reg[10]_i_18_n_3 ;
  wire \rdata_reg[10]_i_19_n_3 ;
  wire \rdata_reg[10]_i_20_n_3 ;
  wire \rdata_reg[10]_i_21_n_3 ;
  wire \rdata_reg[10]_i_22_n_3 ;
  wire \rdata_reg[10]_i_23_n_3 ;
  wire \rdata_reg[10]_i_8_n_3 ;
  wire \rdata_reg[11]_i_11_n_3 ;
  wire \rdata_reg[11]_i_13_n_3 ;
  wire \rdata_reg[11]_i_14_n_3 ;
  wire \rdata_reg[11]_i_15_n_3 ;
  wire \rdata_reg[11]_i_18_n_3 ;
  wire \rdata_reg[11]_i_19_n_3 ;
  wire \rdata_reg[11]_i_20_n_3 ;
  wire \rdata_reg[11]_i_21_n_3 ;
  wire \rdata_reg[11]_i_22_n_3 ;
  wire \rdata_reg[11]_i_23_n_3 ;
  wire \rdata_reg[11]_i_8_n_3 ;
  wire \rdata_reg[12]_i_11_n_3 ;
  wire \rdata_reg[12]_i_13_n_3 ;
  wire \rdata_reg[12]_i_14_n_3 ;
  wire \rdata_reg[12]_i_15_n_3 ;
  wire \rdata_reg[12]_i_18_n_3 ;
  wire \rdata_reg[12]_i_19_n_3 ;
  wire \rdata_reg[12]_i_20_n_3 ;
  wire \rdata_reg[12]_i_21_n_3 ;
  wire \rdata_reg[12]_i_22_n_3 ;
  wire \rdata_reg[12]_i_23_n_3 ;
  wire \rdata_reg[12]_i_8_n_3 ;
  wire \rdata_reg[13]_i_11_n_3 ;
  wire \rdata_reg[13]_i_13_n_3 ;
  wire \rdata_reg[13]_i_14_n_3 ;
  wire \rdata_reg[13]_i_15_n_3 ;
  wire \rdata_reg[13]_i_18_n_3 ;
  wire \rdata_reg[13]_i_19_n_3 ;
  wire \rdata_reg[13]_i_20_n_3 ;
  wire \rdata_reg[13]_i_21_n_3 ;
  wire \rdata_reg[13]_i_22_n_3 ;
  wire \rdata_reg[13]_i_23_n_3 ;
  wire \rdata_reg[13]_i_8_n_3 ;
  wire \rdata_reg[14]_i_11_n_3 ;
  wire \rdata_reg[14]_i_13_n_3 ;
  wire \rdata_reg[14]_i_14_n_3 ;
  wire \rdata_reg[14]_i_15_n_3 ;
  wire \rdata_reg[14]_i_18_n_3 ;
  wire \rdata_reg[14]_i_19_n_3 ;
  wire \rdata_reg[14]_i_20_n_3 ;
  wire \rdata_reg[14]_i_21_n_3 ;
  wire \rdata_reg[14]_i_22_n_3 ;
  wire \rdata_reg[14]_i_23_n_3 ;
  wire \rdata_reg[14]_i_8_n_3 ;
  wire \rdata_reg[15]_i_11_n_3 ;
  wire \rdata_reg[15]_i_13_n_3 ;
  wire \rdata_reg[15]_i_14_n_3 ;
  wire \rdata_reg[15]_i_15_n_3 ;
  wire \rdata_reg[15]_i_18_n_3 ;
  wire \rdata_reg[15]_i_19_n_3 ;
  wire \rdata_reg[15]_i_20_n_3 ;
  wire \rdata_reg[15]_i_21_n_3 ;
  wire \rdata_reg[15]_i_22_n_3 ;
  wire \rdata_reg[15]_i_23_n_3 ;
  wire \rdata_reg[15]_i_8_n_3 ;
  wire \rdata_reg[16]_i_11_n_3 ;
  wire \rdata_reg[16]_i_13_n_3 ;
  wire \rdata_reg[16]_i_14_n_3 ;
  wire \rdata_reg[16]_i_15_n_3 ;
  wire \rdata_reg[16]_i_18_n_3 ;
  wire \rdata_reg[16]_i_19_n_3 ;
  wire \rdata_reg[16]_i_20_n_3 ;
  wire \rdata_reg[16]_i_21_n_3 ;
  wire \rdata_reg[16]_i_22_n_3 ;
  wire \rdata_reg[16]_i_23_n_3 ;
  wire \rdata_reg[16]_i_8_n_3 ;
  wire \rdata_reg[17]_i_11_n_3 ;
  wire \rdata_reg[17]_i_13_n_3 ;
  wire \rdata_reg[17]_i_14_n_3 ;
  wire \rdata_reg[17]_i_15_n_3 ;
  wire \rdata_reg[17]_i_18_n_3 ;
  wire \rdata_reg[17]_i_19_n_3 ;
  wire \rdata_reg[17]_i_20_n_3 ;
  wire \rdata_reg[17]_i_21_n_3 ;
  wire \rdata_reg[17]_i_22_n_3 ;
  wire \rdata_reg[17]_i_23_n_3 ;
  wire \rdata_reg[17]_i_8_n_3 ;
  wire \rdata_reg[18]_i_11_n_3 ;
  wire \rdata_reg[18]_i_13_n_3 ;
  wire \rdata_reg[18]_i_14_n_3 ;
  wire \rdata_reg[18]_i_15_n_3 ;
  wire \rdata_reg[18]_i_18_n_3 ;
  wire \rdata_reg[18]_i_19_n_3 ;
  wire \rdata_reg[18]_i_20_n_3 ;
  wire \rdata_reg[18]_i_21_n_3 ;
  wire \rdata_reg[18]_i_22_n_3 ;
  wire \rdata_reg[18]_i_23_n_3 ;
  wire \rdata_reg[18]_i_8_n_3 ;
  wire \rdata_reg[19]_i_11_n_3 ;
  wire \rdata_reg[19]_i_13_n_3 ;
  wire \rdata_reg[19]_i_14_n_3 ;
  wire \rdata_reg[19]_i_15_n_3 ;
  wire \rdata_reg[19]_i_18_n_3 ;
  wire \rdata_reg[19]_i_19_n_3 ;
  wire \rdata_reg[19]_i_20_n_3 ;
  wire \rdata_reg[19]_i_21_n_3 ;
  wire \rdata_reg[19]_i_22_n_3 ;
  wire \rdata_reg[19]_i_23_n_3 ;
  wire \rdata_reg[19]_i_8_n_3 ;
  wire \rdata_reg[1]_i_15_n_3 ;
  wire \rdata_reg[1]_i_16_n_3 ;
  wire \rdata_reg[1]_i_17_n_3 ;
  wire \rdata_reg[1]_i_20_n_3 ;
  wire \rdata_reg[1]_i_21_n_3 ;
  wire \rdata_reg[1]_i_23_n_3 ;
  wire \rdata_reg[1]_i_24_n_3 ;
  wire \rdata_reg[1]_i_25_n_3 ;
  wire \rdata_reg[1]_i_26_n_3 ;
  wire \rdata_reg[1]_i_27_n_3 ;
  wire \rdata_reg[1]_i_8_n_3 ;
  wire \rdata_reg[20]_i_11_n_3 ;
  wire \rdata_reg[20]_i_13_n_3 ;
  wire \rdata_reg[20]_i_14_n_3 ;
  wire \rdata_reg[20]_i_15_n_3 ;
  wire \rdata_reg[20]_i_18_n_3 ;
  wire \rdata_reg[20]_i_19_n_3 ;
  wire \rdata_reg[20]_i_20_n_3 ;
  wire \rdata_reg[20]_i_21_n_3 ;
  wire \rdata_reg[20]_i_22_n_3 ;
  wire \rdata_reg[20]_i_23_n_3 ;
  wire \rdata_reg[20]_i_8_n_3 ;
  wire \rdata_reg[21]_i_11_n_3 ;
  wire \rdata_reg[21]_i_13_n_3 ;
  wire \rdata_reg[21]_i_14_n_3 ;
  wire \rdata_reg[21]_i_15_n_3 ;
  wire \rdata_reg[21]_i_18_n_3 ;
  wire \rdata_reg[21]_i_19_n_3 ;
  wire \rdata_reg[21]_i_20_n_3 ;
  wire \rdata_reg[21]_i_21_n_3 ;
  wire \rdata_reg[21]_i_22_n_3 ;
  wire \rdata_reg[21]_i_23_n_3 ;
  wire \rdata_reg[21]_i_8_n_3 ;
  wire \rdata_reg[22]_i_11_n_3 ;
  wire \rdata_reg[22]_i_13_n_3 ;
  wire \rdata_reg[22]_i_14_n_3 ;
  wire \rdata_reg[22]_i_15_n_3 ;
  wire \rdata_reg[22]_i_18_n_3 ;
  wire \rdata_reg[22]_i_19_n_3 ;
  wire \rdata_reg[22]_i_20_n_3 ;
  wire \rdata_reg[22]_i_21_n_3 ;
  wire \rdata_reg[22]_i_22_n_3 ;
  wire \rdata_reg[22]_i_23_n_3 ;
  wire \rdata_reg[22]_i_8_n_3 ;
  wire \rdata_reg[23]_i_11_n_3 ;
  wire \rdata_reg[23]_i_13_n_3 ;
  wire \rdata_reg[23]_i_14_n_3 ;
  wire \rdata_reg[23]_i_15_n_3 ;
  wire \rdata_reg[23]_i_18_n_3 ;
  wire \rdata_reg[23]_i_19_n_3 ;
  wire \rdata_reg[23]_i_20_n_3 ;
  wire \rdata_reg[23]_i_21_n_3 ;
  wire \rdata_reg[23]_i_22_n_3 ;
  wire \rdata_reg[23]_i_23_n_3 ;
  wire \rdata_reg[23]_i_8_n_3 ;
  wire \rdata_reg[24]_i_11_n_3 ;
  wire \rdata_reg[24]_i_13_n_3 ;
  wire \rdata_reg[24]_i_14_n_3 ;
  wire \rdata_reg[24]_i_15_n_3 ;
  wire \rdata_reg[24]_i_18_n_3 ;
  wire \rdata_reg[24]_i_19_n_3 ;
  wire \rdata_reg[24]_i_20_n_3 ;
  wire \rdata_reg[24]_i_21_n_3 ;
  wire \rdata_reg[24]_i_22_n_3 ;
  wire \rdata_reg[24]_i_23_n_3 ;
  wire \rdata_reg[24]_i_8_n_3 ;
  wire \rdata_reg[25]_i_11_n_3 ;
  wire \rdata_reg[25]_i_13_n_3 ;
  wire \rdata_reg[25]_i_14_n_3 ;
  wire \rdata_reg[25]_i_15_n_3 ;
  wire \rdata_reg[25]_i_18_n_3 ;
  wire \rdata_reg[25]_i_19_n_3 ;
  wire \rdata_reg[25]_i_20_n_3 ;
  wire \rdata_reg[25]_i_21_n_3 ;
  wire \rdata_reg[25]_i_22_n_3 ;
  wire \rdata_reg[25]_i_23_n_3 ;
  wire \rdata_reg[25]_i_8_n_3 ;
  wire \rdata_reg[26]_i_11_n_3 ;
  wire \rdata_reg[26]_i_13_n_3 ;
  wire \rdata_reg[26]_i_14_n_3 ;
  wire \rdata_reg[26]_i_15_n_3 ;
  wire \rdata_reg[26]_i_18_n_3 ;
  wire \rdata_reg[26]_i_19_n_3 ;
  wire \rdata_reg[26]_i_20_n_3 ;
  wire \rdata_reg[26]_i_21_n_3 ;
  wire \rdata_reg[26]_i_22_n_3 ;
  wire \rdata_reg[26]_i_23_n_3 ;
  wire \rdata_reg[26]_i_8_n_3 ;
  wire \rdata_reg[27]_i_11_n_3 ;
  wire \rdata_reg[27]_i_13_n_3 ;
  wire \rdata_reg[27]_i_14_n_3 ;
  wire \rdata_reg[27]_i_15_n_3 ;
  wire \rdata_reg[27]_i_18_n_3 ;
  wire \rdata_reg[27]_i_19_n_3 ;
  wire \rdata_reg[27]_i_20_n_3 ;
  wire \rdata_reg[27]_i_21_n_3 ;
  wire \rdata_reg[27]_i_22_n_3 ;
  wire \rdata_reg[27]_i_23_n_3 ;
  wire \rdata_reg[27]_i_8_n_3 ;
  wire \rdata_reg[28]_i_11_n_3 ;
  wire \rdata_reg[28]_i_13_n_3 ;
  wire \rdata_reg[28]_i_14_n_3 ;
  wire \rdata_reg[28]_i_15_n_3 ;
  wire \rdata_reg[28]_i_18_n_3 ;
  wire \rdata_reg[28]_i_19_n_3 ;
  wire \rdata_reg[28]_i_20_n_3 ;
  wire \rdata_reg[28]_i_21_n_3 ;
  wire \rdata_reg[28]_i_22_n_3 ;
  wire \rdata_reg[28]_i_23_n_3 ;
  wire \rdata_reg[28]_i_8_n_3 ;
  wire \rdata_reg[29]_i_11_n_3 ;
  wire \rdata_reg[29]_i_13_n_3 ;
  wire \rdata_reg[29]_i_14_n_3 ;
  wire \rdata_reg[29]_i_15_n_3 ;
  wire \rdata_reg[29]_i_18_n_3 ;
  wire \rdata_reg[29]_i_19_n_3 ;
  wire \rdata_reg[29]_i_20_n_3 ;
  wire \rdata_reg[29]_i_21_n_3 ;
  wire \rdata_reg[29]_i_22_n_3 ;
  wire \rdata_reg[29]_i_23_n_3 ;
  wire \rdata_reg[29]_i_8_n_3 ;
  wire \rdata_reg[2]_i_10_n_3 ;
  wire \rdata_reg[2]_i_13_n_3 ;
  wire \rdata_reg[2]_i_14_n_3 ;
  wire \rdata_reg[2]_i_16_n_3 ;
  wire \rdata_reg[2]_i_18_n_3 ;
  wire \rdata_reg[2]_i_20_n_3 ;
  wire \rdata_reg[2]_i_21_n_3 ;
  wire \rdata_reg[2]_i_22_n_3 ;
  wire \rdata_reg[2]_i_23_n_3 ;
  wire \rdata_reg[2]_i_24_n_3 ;
  wire \rdata_reg[2]_i_8_n_3 ;
  wire \rdata_reg[30]_i_11_n_3 ;
  wire \rdata_reg[30]_i_13_n_3 ;
  wire \rdata_reg[30]_i_14_n_3 ;
  wire \rdata_reg[30]_i_15_n_3 ;
  wire \rdata_reg[30]_i_18_n_3 ;
  wire \rdata_reg[30]_i_19_n_3 ;
  wire \rdata_reg[30]_i_20_n_3 ;
  wire \rdata_reg[30]_i_21_n_3 ;
  wire \rdata_reg[30]_i_22_n_3 ;
  wire \rdata_reg[30]_i_23_n_3 ;
  wire \rdata_reg[30]_i_8_n_3 ;
  wire \rdata_reg[31]_i_12_n_3 ;
  wire \rdata_reg[31]_i_13_n_3 ;
  wire \rdata_reg[31]_i_17_n_3 ;
  wire \rdata_reg[31]_i_18_n_3 ;
  wire \rdata_reg[31]_i_20_n_3 ;
  wire \rdata_reg[31]_i_21_n_3 ;
  wire \rdata_reg[31]_i_24_n_3 ;
  wire \rdata_reg[31]_i_25_n_3 ;
  wire \rdata_reg[31]_i_27_n_3 ;
  wire \rdata_reg[31]_i_28_n_3 ;
  wire \rdata_reg[31]_i_31_n_3 ;
  wire \rdata_reg[31]_i_34_n_3 ;
  wire \rdata_reg[31]_i_35_n_3 ;
  wire \rdata_reg[31]_i_37_n_3 ;
  wire \rdata_reg[31]_i_43_n_3 ;
  wire \rdata_reg[31]_i_44_n_3 ;
  wire \rdata_reg[3]_i_10_n_3 ;
  wire \rdata_reg[3]_i_13_n_3 ;
  wire \rdata_reg[3]_i_14_n_3 ;
  wire \rdata_reg[3]_i_16_n_3 ;
  wire \rdata_reg[3]_i_18_n_3 ;
  wire \rdata_reg[3]_i_20_n_3 ;
  wire \rdata_reg[3]_i_21_n_3 ;
  wire \rdata_reg[3]_i_22_n_3 ;
  wire \rdata_reg[3]_i_23_n_3 ;
  wire \rdata_reg[3]_i_24_n_3 ;
  wire \rdata_reg[3]_i_8_n_3 ;
  wire \rdata_reg[4]_i_11_n_3 ;
  wire \rdata_reg[4]_i_13_n_3 ;
  wire \rdata_reg[4]_i_14_n_3 ;
  wire \rdata_reg[4]_i_15_n_3 ;
  wire \rdata_reg[4]_i_18_n_3 ;
  wire \rdata_reg[4]_i_19_n_3 ;
  wire \rdata_reg[4]_i_20_n_3 ;
  wire \rdata_reg[4]_i_21_n_3 ;
  wire \rdata_reg[4]_i_22_n_3 ;
  wire \rdata_reg[4]_i_23_n_3 ;
  wire \rdata_reg[4]_i_8_n_3 ;
  wire \rdata_reg[5]_i_11_n_3 ;
  wire \rdata_reg[5]_i_13_n_3 ;
  wire \rdata_reg[5]_i_14_n_3 ;
  wire \rdata_reg[5]_i_15_n_3 ;
  wire \rdata_reg[5]_i_18_n_3 ;
  wire \rdata_reg[5]_i_19_n_3 ;
  wire \rdata_reg[5]_i_20_n_3 ;
  wire \rdata_reg[5]_i_21_n_3 ;
  wire \rdata_reg[5]_i_22_n_3 ;
  wire \rdata_reg[5]_i_23_n_3 ;
  wire \rdata_reg[5]_i_8_n_3 ;
  wire \rdata_reg[6]_i_11_n_3 ;
  wire \rdata_reg[6]_i_13_n_3 ;
  wire \rdata_reg[6]_i_14_n_3 ;
  wire \rdata_reg[6]_i_15_n_3 ;
  wire \rdata_reg[6]_i_18_n_3 ;
  wire \rdata_reg[6]_i_19_n_3 ;
  wire \rdata_reg[6]_i_20_n_3 ;
  wire \rdata_reg[6]_i_21_n_3 ;
  wire \rdata_reg[6]_i_22_n_3 ;
  wire \rdata_reg[6]_i_23_n_3 ;
  wire \rdata_reg[6]_i_8_n_3 ;
  wire \rdata_reg[7]_i_10_n_3 ;
  wire \rdata_reg[7]_i_13_n_3 ;
  wire \rdata_reg[7]_i_14_n_3 ;
  wire \rdata_reg[7]_i_17_n_3 ;
  wire \rdata_reg[7]_i_18_n_3 ;
  wire \rdata_reg[7]_i_21_n_3 ;
  wire \rdata_reg[7]_i_22_n_3 ;
  wire \rdata_reg[7]_i_25_n_3 ;
  wire \rdata_reg[7]_i_26_n_3 ;
  wire \rdata_reg[7]_i_29_n_3 ;
  wire \rdata_reg[7]_i_32_n_3 ;
  wire \rdata_reg[7]_i_33_n_3 ;
  wire \rdata_reg[7]_i_35_n_3 ;
  wire \rdata_reg[7]_i_37_n_3 ;
  wire \rdata_reg[7]_i_9_n_3 ;
  wire \rdata_reg[8]_i_11_n_3 ;
  wire \rdata_reg[8]_i_13_n_3 ;
  wire \rdata_reg[8]_i_14_n_3 ;
  wire \rdata_reg[8]_i_15_n_3 ;
  wire \rdata_reg[8]_i_18_n_3 ;
  wire \rdata_reg[8]_i_19_n_3 ;
  wire \rdata_reg[8]_i_20_n_3 ;
  wire \rdata_reg[8]_i_21_n_3 ;
  wire \rdata_reg[8]_i_22_n_3 ;
  wire \rdata_reg[8]_i_23_n_3 ;
  wire \rdata_reg[8]_i_8_n_3 ;
  wire \rdata_reg[9]_i_11_n_3 ;
  wire \rdata_reg[9]_i_13_n_3 ;
  wire \rdata_reg[9]_i_14_n_3 ;
  wire \rdata_reg[9]_i_15_n_3 ;
  wire \rdata_reg[9]_i_18_n_3 ;
  wire \rdata_reg[9]_i_19_n_3 ;
  wire \rdata_reg[9]_i_20_n_3 ;
  wire \rdata_reg[9]_i_21_n_3 ;
  wire \rdata_reg[9]_i_22_n_3 ;
  wire \rdata_reg[9]_i_23_n_3 ;
  wire \rdata_reg[9]_i_8_n_3 ;
  wire [31:0]result_0_4_reg_712_reg;
  wire [31:0]result_1_4_reg_701_reg;
  wire [31:0]result_2_4_reg_690_reg;
  wire [31:0]result_3_4_reg_679_reg;
  wire [31:0]result_4_4_reg_668_reg;
  wire [31:0]result_5_4_reg_657_reg;
  wire [31:0]result_6_4_reg_646_reg;
  wire [31:0]result_7_4_reg_635_reg;
  wire \result_8_2_reg_502[31]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg_n_3_[0] ;
  wire \result_8_2_reg_502_reg_n_3_[10] ;
  wire \result_8_2_reg_502_reg_n_3_[11] ;
  wire \result_8_2_reg_502_reg_n_3_[12] ;
  wire \result_8_2_reg_502_reg_n_3_[13] ;
  wire \result_8_2_reg_502_reg_n_3_[14] ;
  wire \result_8_2_reg_502_reg_n_3_[15] ;
  wire \result_8_2_reg_502_reg_n_3_[16] ;
  wire \result_8_2_reg_502_reg_n_3_[17] ;
  wire \result_8_2_reg_502_reg_n_3_[18] ;
  wire \result_8_2_reg_502_reg_n_3_[19] ;
  wire \result_8_2_reg_502_reg_n_3_[1] ;
  wire \result_8_2_reg_502_reg_n_3_[20] ;
  wire \result_8_2_reg_502_reg_n_3_[21] ;
  wire \result_8_2_reg_502_reg_n_3_[22] ;
  wire \result_8_2_reg_502_reg_n_3_[23] ;
  wire \result_8_2_reg_502_reg_n_3_[24] ;
  wire \result_8_2_reg_502_reg_n_3_[25] ;
  wire \result_8_2_reg_502_reg_n_3_[26] ;
  wire \result_8_2_reg_502_reg_n_3_[27] ;
  wire \result_8_2_reg_502_reg_n_3_[28] ;
  wire \result_8_2_reg_502_reg_n_3_[29] ;
  wire \result_8_2_reg_502_reg_n_3_[2] ;
  wire \result_8_2_reg_502_reg_n_3_[30] ;
  wire \result_8_2_reg_502_reg_n_3_[31] ;
  wire \result_8_2_reg_502_reg_n_3_[3] ;
  wire \result_8_2_reg_502_reg_n_3_[4] ;
  wire \result_8_2_reg_502_reg_n_3_[5] ;
  wire \result_8_2_reg_502_reg_n_3_[6] ;
  wire \result_8_2_reg_502_reg_n_3_[7] ;
  wire \result_8_2_reg_502_reg_n_3_[8] ;
  wire \result_8_2_reg_502_reg_n_3_[9] ;
  wire [31:0]result_8_4_reg_624_reg;
  wire \result_9_11_reg_557[31]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg_n_3_[0] ;
  wire \result_9_11_reg_557_reg_n_3_[10] ;
  wire \result_9_11_reg_557_reg_n_3_[11] ;
  wire \result_9_11_reg_557_reg_n_3_[12] ;
  wire \result_9_11_reg_557_reg_n_3_[13] ;
  wire \result_9_11_reg_557_reg_n_3_[14] ;
  wire \result_9_11_reg_557_reg_n_3_[15] ;
  wire \result_9_11_reg_557_reg_n_3_[16] ;
  wire \result_9_11_reg_557_reg_n_3_[17] ;
  wire \result_9_11_reg_557_reg_n_3_[18] ;
  wire \result_9_11_reg_557_reg_n_3_[19] ;
  wire \result_9_11_reg_557_reg_n_3_[1] ;
  wire \result_9_11_reg_557_reg_n_3_[20] ;
  wire \result_9_11_reg_557_reg_n_3_[21] ;
  wire \result_9_11_reg_557_reg_n_3_[22] ;
  wire \result_9_11_reg_557_reg_n_3_[23] ;
  wire \result_9_11_reg_557_reg_n_3_[24] ;
  wire \result_9_11_reg_557_reg_n_3_[25] ;
  wire \result_9_11_reg_557_reg_n_3_[26] ;
  wire \result_9_11_reg_557_reg_n_3_[27] ;
  wire \result_9_11_reg_557_reg_n_3_[28] ;
  wire \result_9_11_reg_557_reg_n_3_[29] ;
  wire \result_9_11_reg_557_reg_n_3_[2] ;
  wire \result_9_11_reg_557_reg_n_3_[30] ;
  wire \result_9_11_reg_557_reg_n_3_[31] ;
  wire \result_9_11_reg_557_reg_n_3_[3] ;
  wire \result_9_11_reg_557_reg_n_3_[4] ;
  wire \result_9_11_reg_557_reg_n_3_[5] ;
  wire \result_9_11_reg_557_reg_n_3_[6] ;
  wire \result_9_11_reg_557_reg_n_3_[7] ;
  wire \result_9_11_reg_557_reg_n_3_[8] ;
  wire \result_9_11_reg_557_reg_n_3_[9] ;
  wire \result_9_13_reg_568[31]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg_n_3_[0] ;
  wire \result_9_13_reg_568_reg_n_3_[10] ;
  wire \result_9_13_reg_568_reg_n_3_[11] ;
  wire \result_9_13_reg_568_reg_n_3_[12] ;
  wire \result_9_13_reg_568_reg_n_3_[13] ;
  wire \result_9_13_reg_568_reg_n_3_[14] ;
  wire \result_9_13_reg_568_reg_n_3_[15] ;
  wire \result_9_13_reg_568_reg_n_3_[16] ;
  wire \result_9_13_reg_568_reg_n_3_[17] ;
  wire \result_9_13_reg_568_reg_n_3_[18] ;
  wire \result_9_13_reg_568_reg_n_3_[19] ;
  wire \result_9_13_reg_568_reg_n_3_[1] ;
  wire \result_9_13_reg_568_reg_n_3_[20] ;
  wire \result_9_13_reg_568_reg_n_3_[21] ;
  wire \result_9_13_reg_568_reg_n_3_[22] ;
  wire \result_9_13_reg_568_reg_n_3_[23] ;
  wire \result_9_13_reg_568_reg_n_3_[24] ;
  wire \result_9_13_reg_568_reg_n_3_[25] ;
  wire \result_9_13_reg_568_reg_n_3_[26] ;
  wire \result_9_13_reg_568_reg_n_3_[27] ;
  wire \result_9_13_reg_568_reg_n_3_[28] ;
  wire \result_9_13_reg_568_reg_n_3_[29] ;
  wire \result_9_13_reg_568_reg_n_3_[2] ;
  wire \result_9_13_reg_568_reg_n_3_[30] ;
  wire \result_9_13_reg_568_reg_n_3_[31] ;
  wire \result_9_13_reg_568_reg_n_3_[3] ;
  wire \result_9_13_reg_568_reg_n_3_[4] ;
  wire \result_9_13_reg_568_reg_n_3_[5] ;
  wire \result_9_13_reg_568_reg_n_3_[6] ;
  wire \result_9_13_reg_568_reg_n_3_[7] ;
  wire \result_9_13_reg_568_reg_n_3_[8] ;
  wire \result_9_13_reg_568_reg_n_3_[9] ;
  wire \result_9_15_reg_579[31]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg_n_3_[0] ;
  wire \result_9_15_reg_579_reg_n_3_[10] ;
  wire \result_9_15_reg_579_reg_n_3_[11] ;
  wire \result_9_15_reg_579_reg_n_3_[12] ;
  wire \result_9_15_reg_579_reg_n_3_[13] ;
  wire \result_9_15_reg_579_reg_n_3_[14] ;
  wire \result_9_15_reg_579_reg_n_3_[15] ;
  wire \result_9_15_reg_579_reg_n_3_[16] ;
  wire \result_9_15_reg_579_reg_n_3_[17] ;
  wire \result_9_15_reg_579_reg_n_3_[18] ;
  wire \result_9_15_reg_579_reg_n_3_[19] ;
  wire \result_9_15_reg_579_reg_n_3_[1] ;
  wire \result_9_15_reg_579_reg_n_3_[20] ;
  wire \result_9_15_reg_579_reg_n_3_[21] ;
  wire \result_9_15_reg_579_reg_n_3_[22] ;
  wire \result_9_15_reg_579_reg_n_3_[23] ;
  wire \result_9_15_reg_579_reg_n_3_[24] ;
  wire \result_9_15_reg_579_reg_n_3_[25] ;
  wire \result_9_15_reg_579_reg_n_3_[26] ;
  wire \result_9_15_reg_579_reg_n_3_[27] ;
  wire \result_9_15_reg_579_reg_n_3_[28] ;
  wire \result_9_15_reg_579_reg_n_3_[29] ;
  wire \result_9_15_reg_579_reg_n_3_[2] ;
  wire \result_9_15_reg_579_reg_n_3_[30] ;
  wire \result_9_15_reg_579_reg_n_3_[31] ;
  wire \result_9_15_reg_579_reg_n_3_[3] ;
  wire \result_9_15_reg_579_reg_n_3_[4] ;
  wire \result_9_15_reg_579_reg_n_3_[5] ;
  wire \result_9_15_reg_579_reg_n_3_[6] ;
  wire \result_9_15_reg_579_reg_n_3_[7] ;
  wire \result_9_15_reg_579_reg_n_3_[8] ;
  wire \result_9_15_reg_579_reg_n_3_[9] ;
  wire \result_9_17_reg_590[31]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_18_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_19_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_14_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_15_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_16_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_17_n_3 ;
  wire \result_9_17_reg_590_reg_n_3_[0] ;
  wire \result_9_17_reg_590_reg_n_3_[10] ;
  wire \result_9_17_reg_590_reg_n_3_[11] ;
  wire \result_9_17_reg_590_reg_n_3_[12] ;
  wire \result_9_17_reg_590_reg_n_3_[13] ;
  wire \result_9_17_reg_590_reg_n_3_[14] ;
  wire \result_9_17_reg_590_reg_n_3_[15] ;
  wire \result_9_17_reg_590_reg_n_3_[16] ;
  wire \result_9_17_reg_590_reg_n_3_[17] ;
  wire \result_9_17_reg_590_reg_n_3_[18] ;
  wire \result_9_17_reg_590_reg_n_3_[19] ;
  wire \result_9_17_reg_590_reg_n_3_[1] ;
  wire \result_9_17_reg_590_reg_n_3_[20] ;
  wire \result_9_17_reg_590_reg_n_3_[21] ;
  wire \result_9_17_reg_590_reg_n_3_[22] ;
  wire \result_9_17_reg_590_reg_n_3_[23] ;
  wire \result_9_17_reg_590_reg_n_3_[24] ;
  wire \result_9_17_reg_590_reg_n_3_[25] ;
  wire \result_9_17_reg_590_reg_n_3_[26] ;
  wire \result_9_17_reg_590_reg_n_3_[27] ;
  wire \result_9_17_reg_590_reg_n_3_[28] ;
  wire \result_9_17_reg_590_reg_n_3_[29] ;
  wire \result_9_17_reg_590_reg_n_3_[2] ;
  wire \result_9_17_reg_590_reg_n_3_[30] ;
  wire \result_9_17_reg_590_reg_n_3_[31] ;
  wire \result_9_17_reg_590_reg_n_3_[3] ;
  wire \result_9_17_reg_590_reg_n_3_[4] ;
  wire \result_9_17_reg_590_reg_n_3_[5] ;
  wire \result_9_17_reg_590_reg_n_3_[6] ;
  wire \result_9_17_reg_590_reg_n_3_[7] ;
  wire \result_9_17_reg_590_reg_n_3_[8] ;
  wire \result_9_17_reg_590_reg_n_3_[9] ;
  wire \result_9_20_reg_535[31]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg_n_3_[0] ;
  wire \result_9_20_reg_535_reg_n_3_[10] ;
  wire \result_9_20_reg_535_reg_n_3_[11] ;
  wire \result_9_20_reg_535_reg_n_3_[12] ;
  wire \result_9_20_reg_535_reg_n_3_[13] ;
  wire \result_9_20_reg_535_reg_n_3_[14] ;
  wire \result_9_20_reg_535_reg_n_3_[15] ;
  wire \result_9_20_reg_535_reg_n_3_[16] ;
  wire \result_9_20_reg_535_reg_n_3_[17] ;
  wire \result_9_20_reg_535_reg_n_3_[18] ;
  wire \result_9_20_reg_535_reg_n_3_[19] ;
  wire \result_9_20_reg_535_reg_n_3_[1] ;
  wire \result_9_20_reg_535_reg_n_3_[20] ;
  wire \result_9_20_reg_535_reg_n_3_[21] ;
  wire \result_9_20_reg_535_reg_n_3_[22] ;
  wire \result_9_20_reg_535_reg_n_3_[23] ;
  wire \result_9_20_reg_535_reg_n_3_[24] ;
  wire \result_9_20_reg_535_reg_n_3_[25] ;
  wire \result_9_20_reg_535_reg_n_3_[26] ;
  wire \result_9_20_reg_535_reg_n_3_[27] ;
  wire \result_9_20_reg_535_reg_n_3_[28] ;
  wire \result_9_20_reg_535_reg_n_3_[29] ;
  wire \result_9_20_reg_535_reg_n_3_[2] ;
  wire \result_9_20_reg_535_reg_n_3_[30] ;
  wire \result_9_20_reg_535_reg_n_3_[31] ;
  wire \result_9_20_reg_535_reg_n_3_[3] ;
  wire \result_9_20_reg_535_reg_n_3_[4] ;
  wire \result_9_20_reg_535_reg_n_3_[5] ;
  wire \result_9_20_reg_535_reg_n_3_[6] ;
  wire \result_9_20_reg_535_reg_n_3_[7] ;
  wire \result_9_20_reg_535_reg_n_3_[8] ;
  wire \result_9_20_reg_535_reg_n_3_[9] ;
  wire \result_9_2_reg_491[31]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg_n_3_[0] ;
  wire \result_9_2_reg_491_reg_n_3_[10] ;
  wire \result_9_2_reg_491_reg_n_3_[11] ;
  wire \result_9_2_reg_491_reg_n_3_[12] ;
  wire \result_9_2_reg_491_reg_n_3_[13] ;
  wire \result_9_2_reg_491_reg_n_3_[14] ;
  wire \result_9_2_reg_491_reg_n_3_[15] ;
  wire \result_9_2_reg_491_reg_n_3_[16] ;
  wire \result_9_2_reg_491_reg_n_3_[17] ;
  wire \result_9_2_reg_491_reg_n_3_[18] ;
  wire \result_9_2_reg_491_reg_n_3_[19] ;
  wire \result_9_2_reg_491_reg_n_3_[1] ;
  wire \result_9_2_reg_491_reg_n_3_[20] ;
  wire \result_9_2_reg_491_reg_n_3_[21] ;
  wire \result_9_2_reg_491_reg_n_3_[22] ;
  wire \result_9_2_reg_491_reg_n_3_[23] ;
  wire \result_9_2_reg_491_reg_n_3_[24] ;
  wire \result_9_2_reg_491_reg_n_3_[25] ;
  wire \result_9_2_reg_491_reg_n_3_[26] ;
  wire \result_9_2_reg_491_reg_n_3_[27] ;
  wire \result_9_2_reg_491_reg_n_3_[28] ;
  wire \result_9_2_reg_491_reg_n_3_[29] ;
  wire \result_9_2_reg_491_reg_n_3_[2] ;
  wire \result_9_2_reg_491_reg_n_3_[30] ;
  wire \result_9_2_reg_491_reg_n_3_[31] ;
  wire \result_9_2_reg_491_reg_n_3_[3] ;
  wire \result_9_2_reg_491_reg_n_3_[4] ;
  wire \result_9_2_reg_491_reg_n_3_[5] ;
  wire \result_9_2_reg_491_reg_n_3_[6] ;
  wire \result_9_2_reg_491_reg_n_3_[7] ;
  wire \result_9_2_reg_491_reg_n_3_[8] ;
  wire \result_9_2_reg_491_reg_n_3_[9] ;
  wire \result_9_3_reg_546[31]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg_n_3_[0] ;
  wire \result_9_3_reg_546_reg_n_3_[10] ;
  wire \result_9_3_reg_546_reg_n_3_[11] ;
  wire \result_9_3_reg_546_reg_n_3_[12] ;
  wire \result_9_3_reg_546_reg_n_3_[13] ;
  wire \result_9_3_reg_546_reg_n_3_[14] ;
  wire \result_9_3_reg_546_reg_n_3_[15] ;
  wire \result_9_3_reg_546_reg_n_3_[16] ;
  wire \result_9_3_reg_546_reg_n_3_[17] ;
  wire \result_9_3_reg_546_reg_n_3_[18] ;
  wire \result_9_3_reg_546_reg_n_3_[19] ;
  wire \result_9_3_reg_546_reg_n_3_[1] ;
  wire \result_9_3_reg_546_reg_n_3_[20] ;
  wire \result_9_3_reg_546_reg_n_3_[21] ;
  wire \result_9_3_reg_546_reg_n_3_[22] ;
  wire \result_9_3_reg_546_reg_n_3_[23] ;
  wire \result_9_3_reg_546_reg_n_3_[24] ;
  wire \result_9_3_reg_546_reg_n_3_[25] ;
  wire \result_9_3_reg_546_reg_n_3_[26] ;
  wire \result_9_3_reg_546_reg_n_3_[27] ;
  wire \result_9_3_reg_546_reg_n_3_[28] ;
  wire \result_9_3_reg_546_reg_n_3_[29] ;
  wire \result_9_3_reg_546_reg_n_3_[2] ;
  wire \result_9_3_reg_546_reg_n_3_[30] ;
  wire \result_9_3_reg_546_reg_n_3_[31] ;
  wire \result_9_3_reg_546_reg_n_3_[3] ;
  wire \result_9_3_reg_546_reg_n_3_[4] ;
  wire \result_9_3_reg_546_reg_n_3_[5] ;
  wire \result_9_3_reg_546_reg_n_3_[6] ;
  wire \result_9_3_reg_546_reg_n_3_[7] ;
  wire \result_9_3_reg_546_reg_n_3_[8] ;
  wire \result_9_3_reg_546_reg_n_3_[9] ;
  wire result_9_4_reg_613;
  wire [31:0]result_9_4_reg_613_reg;
  wire \result_9_7_reg_513[31]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg_n_3_[0] ;
  wire \result_9_7_reg_513_reg_n_3_[10] ;
  wire \result_9_7_reg_513_reg_n_3_[11] ;
  wire \result_9_7_reg_513_reg_n_3_[12] ;
  wire \result_9_7_reg_513_reg_n_3_[13] ;
  wire \result_9_7_reg_513_reg_n_3_[14] ;
  wire \result_9_7_reg_513_reg_n_3_[15] ;
  wire \result_9_7_reg_513_reg_n_3_[16] ;
  wire \result_9_7_reg_513_reg_n_3_[17] ;
  wire \result_9_7_reg_513_reg_n_3_[18] ;
  wire \result_9_7_reg_513_reg_n_3_[19] ;
  wire \result_9_7_reg_513_reg_n_3_[1] ;
  wire \result_9_7_reg_513_reg_n_3_[20] ;
  wire \result_9_7_reg_513_reg_n_3_[21] ;
  wire \result_9_7_reg_513_reg_n_3_[22] ;
  wire \result_9_7_reg_513_reg_n_3_[23] ;
  wire \result_9_7_reg_513_reg_n_3_[24] ;
  wire \result_9_7_reg_513_reg_n_3_[25] ;
  wire \result_9_7_reg_513_reg_n_3_[26] ;
  wire \result_9_7_reg_513_reg_n_3_[27] ;
  wire \result_9_7_reg_513_reg_n_3_[28] ;
  wire \result_9_7_reg_513_reg_n_3_[29] ;
  wire \result_9_7_reg_513_reg_n_3_[2] ;
  wire \result_9_7_reg_513_reg_n_3_[30] ;
  wire \result_9_7_reg_513_reg_n_3_[31] ;
  wire \result_9_7_reg_513_reg_n_3_[3] ;
  wire \result_9_7_reg_513_reg_n_3_[4] ;
  wire \result_9_7_reg_513_reg_n_3_[5] ;
  wire \result_9_7_reg_513_reg_n_3_[6] ;
  wire \result_9_7_reg_513_reg_n_3_[7] ;
  wire \result_9_7_reg_513_reg_n_3_[8] ;
  wire \result_9_7_reg_513_reg_n_3_[9] ;
  wire \result_9_9_reg_524[31]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg_n_3_[0] ;
  wire \result_9_9_reg_524_reg_n_3_[10] ;
  wire \result_9_9_reg_524_reg_n_3_[11] ;
  wire \result_9_9_reg_524_reg_n_3_[12] ;
  wire \result_9_9_reg_524_reg_n_3_[13] ;
  wire \result_9_9_reg_524_reg_n_3_[14] ;
  wire \result_9_9_reg_524_reg_n_3_[15] ;
  wire \result_9_9_reg_524_reg_n_3_[16] ;
  wire \result_9_9_reg_524_reg_n_3_[17] ;
  wire \result_9_9_reg_524_reg_n_3_[18] ;
  wire \result_9_9_reg_524_reg_n_3_[19] ;
  wire \result_9_9_reg_524_reg_n_3_[1] ;
  wire \result_9_9_reg_524_reg_n_3_[20] ;
  wire \result_9_9_reg_524_reg_n_3_[21] ;
  wire \result_9_9_reg_524_reg_n_3_[22] ;
  wire \result_9_9_reg_524_reg_n_3_[23] ;
  wire \result_9_9_reg_524_reg_n_3_[24] ;
  wire \result_9_9_reg_524_reg_n_3_[25] ;
  wire \result_9_9_reg_524_reg_n_3_[26] ;
  wire \result_9_9_reg_524_reg_n_3_[27] ;
  wire \result_9_9_reg_524_reg_n_3_[28] ;
  wire \result_9_9_reg_524_reg_n_3_[29] ;
  wire \result_9_9_reg_524_reg_n_3_[2] ;
  wire \result_9_9_reg_524_reg_n_3_[30] ;
  wire \result_9_9_reg_524_reg_n_3_[31] ;
  wire \result_9_9_reg_524_reg_n_3_[3] ;
  wire \result_9_9_reg_524_reg_n_3_[4] ;
  wire \result_9_9_reg_524_reg_n_3_[5] ;
  wire \result_9_9_reg_524_reg_n_3_[6] ;
  wire \result_9_9_reg_524_reg_n_3_[7] ;
  wire \result_9_9_reg_524_reg_n_3_[8] ;
  wire \result_9_9_reg_524_reg_n_3_[9] ;
  wire row_reg_7230;
  wire \row_reg_723[0]_i_1_n_3 ;
  wire \row_reg_723[1]_i_1_n_3 ;
  wire \row_reg_723[2]_i_1_n_3 ;
  wire \row_reg_723[3]_i_1_n_3 ;
  wire \row_reg_723[4]_i_1_n_3 ;
  wire \row_reg_723[5]_i_1_n_3 ;
  wire \row_reg_723[5]_i_2_n_3 ;
  wire [5:0]row_reg_723_reg;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire tmp_8_reg_1909;
  wire \tmp_8_reg_1909[0]_i_1_n_3 ;
  wire tmp_last_V_fu_1608_p2;
  wire weight_0_ce02;
  wire weight_0_ce03;
  wire [31:31]weight_0_q0;
  wire [31:31]weight_1_q0;
  wire [31:31]weight_2_q0;
  wire [31:31]weight_3_q0;
  wire [31:31]weight_4_q0;
  wire [31:31]weight_5_q0;
  wire [31:31]weight_6_q0;
  wire [31:31]weight_7_q0;
  wire [31:31]weight_8_q0;
  wire [31:31]weight_9_q0;
  wire [0:0]writeCount_assign_phi_fu_738_p4;
  wire writeCount_assign_phi_fu_738_p41;
  wire [3:0]writeCount_assign_reg_734;

  assign outStream_TDEST[5] = \<const0> ;
  assign outStream_TDEST[4] = \<const0> ;
  assign outStream_TDEST[3] = \<const0> ;
  assign outStream_TDEST[2] = \<const0> ;
  assign outStream_TDEST[1] = \<const0> ;
  assign outStream_TDEST[0] = \<const0> ;
  assign outStream_TID[4] = \<const0> ;
  assign outStream_TID[3] = \<const0> ;
  assign outStream_TID[2] = \<const0> ;
  assign outStream_TID[1] = \<const0> ;
  assign outStream_TID[0] = \<const0> ;
  assign outStream_TKEEP[3] = \<const1> ;
  assign outStream_TKEEP[2] = \<const1> ;
  assign outStream_TKEEP[1] = \<const1> ;
  assign outStream_TKEEP[0] = \<const1> ;
  assign outStream_TSTRB[3] = \<const0> ;
  assign outStream_TSTRB[2] = \<const0> ;
  assign outStream_TSTRB[1] = \<const0> ;
  assign outStream_TSTRB[0] = \<const0> ;
  assign outStream_TUSER[1] = \<const0> ;
  assign outStream_TUSER[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(i_reg_480_reg__0[3]),
        .I1(i_reg_480_reg__0[2]),
        .I2(i_reg_480_reg__0[1]),
        .I3(i_reg_480_reg__0[0]),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_reg_480_reg__0[3]),
        .I2(i_reg_480_reg__0[2]),
        .I3(i_reg_480_reg__0[1]),
        .I4(i_reg_480_reg__0[0]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(i_2_reg_1740_reg__0[0]),
        .I1(i_2_reg_1740_reg__0[1]),
        .I2(i_2_reg_1740_reg__0[2]),
        .I3(i_2_reg_1740_reg__0[3]),
        .I4(i1_reg_6011),
        .I5(\ap_CS_fsm[4]_i_3_n_3 ),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_601[1]),
        .I2(i1_reg_601[2]),
        .I3(i1_reg_601[0]),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0000000022F22222)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_enable_reg_pp2_iter8_reg_n_3),
        .I1(ap_enable_reg_pp2_iter7),
        .I2(\exitcond3_reg_1800[0]_i_1_n_3 ),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(weight_0_ce03),
        .O(\ap_CS_fsm[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[8]_i_3_n_3 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_CS_fsm_state16),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_condition_1889),
        .I1(ap_CS_fsm_state20),
        .I2(\ap_CS_fsm[8]_i_3_n_3 ),
        .I3(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(cnn_fc_i50_o10_CTRL_s_axi_U_n_726),
        .I1(outStream_V_id_V_1_ack_in),
        .I2(outStream_V_strb_V_1_ack_in),
        .I3(outStream_V_keep_V_1_ack_in),
        .O(ap_condition_1889));
  LUT5 #(
    .INIT(32'h11101010)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_NS_fsm6),
        .I2(p_0_in[1]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(\exitcond_reg_1914[0]_i_2_n_3 ),
        .O(\ap_CS_fsm[8]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h5350)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_rst_n),
        .I3(p_66_in),
        .I4(\exitcond3_reg_1800[0]_i_1_n_3 ),
        .O(ap_enable_reg_pp2_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h5350)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(\exitcond3_reg_1800[0]_i_1_n_3 ),
        .I1(ap_CS_fsm_state6),
        .I2(p_66_in),
        .I3(ap_enable_reg_pp2_iter1),
        .O(ap_enable_reg_pp2_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hFD)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .O(weight_0_ce02));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter3),
        .Q(ap_enable_reg_pp2_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter5_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter4),
        .Q(ap_enable_reg_pp2_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter6_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter5),
        .Q(ap_enable_reg_pp2_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter7_reg
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(ap_enable_reg_pp2_iter6),
        .Q(ap_enable_reg_pp2_iter7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp2_iter8_i_1
       (.I0(ap_enable_reg_pp2_iter7),
        .I1(ap_enable_reg_pp2_iter8_reg_n_3),
        .I2(ap_rst_n),
        .I3(weight_0_ce03),
        .I4(ap_CS_fsm_state6),
        .O(ap_enable_reg_pp2_iter8_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp2_iter8_i_2
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .O(weight_0_ce03));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter8_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter8_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_state16),
        .I2(ap_rst_n),
        .I3(p_51_in),
        .I4(\exitcond_reg_1914[0]_i_2_n_3 ),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5350)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(\exitcond_reg_1914[0]_i_2_n_3 ),
        .I1(ap_CS_fsm_state16),
        .I2(p_51_in),
        .I3(ap_enable_reg_pp3_iter1),
        .O(ap_enable_reg_pp3_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(p_0_in[1]),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm6),
        .I4(ap_CS_fsm_state16),
        .O(ap_enable_reg_pp3_iter2_i_1_n_3));
  LUT5 #(
    .INIT(32'h02020F02)) 
    ap_enable_reg_pp3_iter2_i_2
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(outStream_V_data_V_1_ack_in),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\exitcond_reg_1914_reg_n_3_[0] ),
        .O(ap_NS_fsm6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1_n_3),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\exitcond3_reg_1800_reg_n_3_[0] ),
        .Q(ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(weight_0_ce02),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800),
        .Q(\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3 ));
  FDRE \ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0 
       (.C(ap_clk),
        .CE(weight_0_ce02),
        .D(\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3 ),
        .Q(\ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFD8800DDFD8888)) 
    \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\exitcond_reg_1914_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(outStream_V_data_V_1_ack_in),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(\ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3 ));
  FDRE \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    \b_assign_reg_132[31]_i_5 
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .O(\b_assign_reg_132[31]_i_5_n_3 ));
  FDRE \b_assign_reg_132_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_34),
        .Q(\b_assign_reg_132_reg[0]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_98),
        .Q(\b_assign_reg_132_reg[0]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_162),
        .Q(\b_assign_reg_132_reg[0]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_226),
        .Q(\b_assign_reg_132_reg[0]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_290),
        .Q(\b_assign_reg_132_reg[0]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_354),
        .Q(\b_assign_reg_132_reg[0]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_418),
        .Q(\b_assign_reg_132_reg[0]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_482),
        .Q(\b_assign_reg_132_reg[0]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_546),
        .Q(\b_assign_reg_132_reg[0]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_610),
        .Q(\b_assign_reg_132_reg[0]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_24),
        .Q(\b_assign_reg_132_reg[10]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_88),
        .Q(\b_assign_reg_132_reg[10]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_152),
        .Q(\b_assign_reg_132_reg[10]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_216),
        .Q(\b_assign_reg_132_reg[10]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_280),
        .Q(\b_assign_reg_132_reg[10]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_344),
        .Q(\b_assign_reg_132_reg[10]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_408),
        .Q(\b_assign_reg_132_reg[10]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_472),
        .Q(\b_assign_reg_132_reg[10]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_536),
        .Q(\b_assign_reg_132_reg[10]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_600),
        .Q(\b_assign_reg_132_reg[10]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_23),
        .Q(\b_assign_reg_132_reg[11]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_87),
        .Q(\b_assign_reg_132_reg[11]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_151),
        .Q(\b_assign_reg_132_reg[11]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_215),
        .Q(\b_assign_reg_132_reg[11]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_279),
        .Q(\b_assign_reg_132_reg[11]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_343),
        .Q(\b_assign_reg_132_reg[11]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_407),
        .Q(\b_assign_reg_132_reg[11]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_471),
        .Q(\b_assign_reg_132_reg[11]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_535),
        .Q(\b_assign_reg_132_reg[11]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_599),
        .Q(\b_assign_reg_132_reg[11]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_22),
        .Q(\b_assign_reg_132_reg[12]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_86),
        .Q(\b_assign_reg_132_reg[12]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_150),
        .Q(\b_assign_reg_132_reg[12]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_214),
        .Q(\b_assign_reg_132_reg[12]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_278),
        .Q(\b_assign_reg_132_reg[12]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_342),
        .Q(\b_assign_reg_132_reg[12]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_406),
        .Q(\b_assign_reg_132_reg[12]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_470),
        .Q(\b_assign_reg_132_reg[12]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_534),
        .Q(\b_assign_reg_132_reg[12]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_598),
        .Q(\b_assign_reg_132_reg[12]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_21),
        .Q(\b_assign_reg_132_reg[13]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_85),
        .Q(\b_assign_reg_132_reg[13]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_149),
        .Q(\b_assign_reg_132_reg[13]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_213),
        .Q(\b_assign_reg_132_reg[13]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_277),
        .Q(\b_assign_reg_132_reg[13]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_341),
        .Q(\b_assign_reg_132_reg[13]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_405),
        .Q(\b_assign_reg_132_reg[13]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_469),
        .Q(\b_assign_reg_132_reg[13]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_533),
        .Q(\b_assign_reg_132_reg[13]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_597),
        .Q(\b_assign_reg_132_reg[13]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_20),
        .Q(\b_assign_reg_132_reg[14]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_84),
        .Q(\b_assign_reg_132_reg[14]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_148),
        .Q(\b_assign_reg_132_reg[14]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_212),
        .Q(\b_assign_reg_132_reg[14]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_276),
        .Q(\b_assign_reg_132_reg[14]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_340),
        .Q(\b_assign_reg_132_reg[14]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_404),
        .Q(\b_assign_reg_132_reg[14]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_468),
        .Q(\b_assign_reg_132_reg[14]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_532),
        .Q(\b_assign_reg_132_reg[14]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_596),
        .Q(\b_assign_reg_132_reg[14]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_19),
        .Q(\b_assign_reg_132_reg[15]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_83),
        .Q(\b_assign_reg_132_reg[15]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_147),
        .Q(\b_assign_reg_132_reg[15]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_211),
        .Q(\b_assign_reg_132_reg[15]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_275),
        .Q(\b_assign_reg_132_reg[15]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_339),
        .Q(\b_assign_reg_132_reg[15]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_403),
        .Q(\b_assign_reg_132_reg[15]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_467),
        .Q(\b_assign_reg_132_reg[15]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_531),
        .Q(\b_assign_reg_132_reg[15]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_595),
        .Q(\b_assign_reg_132_reg[15]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_18),
        .Q(\b_assign_reg_132_reg[16]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_82),
        .Q(\b_assign_reg_132_reg[16]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_146),
        .Q(\b_assign_reg_132_reg[16]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_210),
        .Q(\b_assign_reg_132_reg[16]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_274),
        .Q(\b_assign_reg_132_reg[16]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_338),
        .Q(\b_assign_reg_132_reg[16]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_402),
        .Q(\b_assign_reg_132_reg[16]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_466),
        .Q(\b_assign_reg_132_reg[16]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_530),
        .Q(\b_assign_reg_132_reg[16]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_594),
        .Q(\b_assign_reg_132_reg[16]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_17),
        .Q(\b_assign_reg_132_reg[17]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_81),
        .Q(\b_assign_reg_132_reg[17]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_145),
        .Q(\b_assign_reg_132_reg[17]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_209),
        .Q(\b_assign_reg_132_reg[17]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_273),
        .Q(\b_assign_reg_132_reg[17]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_337),
        .Q(\b_assign_reg_132_reg[17]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_401),
        .Q(\b_assign_reg_132_reg[17]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_465),
        .Q(\b_assign_reg_132_reg[17]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_529),
        .Q(\b_assign_reg_132_reg[17]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_593),
        .Q(\b_assign_reg_132_reg[17]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_16),
        .Q(\b_assign_reg_132_reg[18]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_80),
        .Q(\b_assign_reg_132_reg[18]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_144),
        .Q(\b_assign_reg_132_reg[18]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_208),
        .Q(\b_assign_reg_132_reg[18]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_272),
        .Q(\b_assign_reg_132_reg[18]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_336),
        .Q(\b_assign_reg_132_reg[18]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_400),
        .Q(\b_assign_reg_132_reg[18]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_464),
        .Q(\b_assign_reg_132_reg[18]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_528),
        .Q(\b_assign_reg_132_reg[18]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_592),
        .Q(\b_assign_reg_132_reg[18]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_15),
        .Q(\b_assign_reg_132_reg[19]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_79),
        .Q(\b_assign_reg_132_reg[19]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_143),
        .Q(\b_assign_reg_132_reg[19]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_207),
        .Q(\b_assign_reg_132_reg[19]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_271),
        .Q(\b_assign_reg_132_reg[19]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_335),
        .Q(\b_assign_reg_132_reg[19]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_399),
        .Q(\b_assign_reg_132_reg[19]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_463),
        .Q(\b_assign_reg_132_reg[19]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_527),
        .Q(\b_assign_reg_132_reg[19]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_591),
        .Q(\b_assign_reg_132_reg[19]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_33),
        .Q(\b_assign_reg_132_reg[1]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_97),
        .Q(\b_assign_reg_132_reg[1]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_161),
        .Q(\b_assign_reg_132_reg[1]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_225),
        .Q(\b_assign_reg_132_reg[1]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_289),
        .Q(\b_assign_reg_132_reg[1]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_353),
        .Q(\b_assign_reg_132_reg[1]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_417),
        .Q(\b_assign_reg_132_reg[1]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_481),
        .Q(\b_assign_reg_132_reg[1]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_545),
        .Q(\b_assign_reg_132_reg[1]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_609),
        .Q(\b_assign_reg_132_reg[1]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_14),
        .Q(\b_assign_reg_132_reg[20]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_78),
        .Q(\b_assign_reg_132_reg[20]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_142),
        .Q(\b_assign_reg_132_reg[20]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_206),
        .Q(\b_assign_reg_132_reg[20]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_270),
        .Q(\b_assign_reg_132_reg[20]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_334),
        .Q(\b_assign_reg_132_reg[20]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_398),
        .Q(\b_assign_reg_132_reg[20]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_462),
        .Q(\b_assign_reg_132_reg[20]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_526),
        .Q(\b_assign_reg_132_reg[20]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_590),
        .Q(\b_assign_reg_132_reg[20]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_13),
        .Q(\b_assign_reg_132_reg[21]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_77),
        .Q(\b_assign_reg_132_reg[21]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_141),
        .Q(\b_assign_reg_132_reg[21]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_205),
        .Q(\b_assign_reg_132_reg[21]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_269),
        .Q(\b_assign_reg_132_reg[21]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_333),
        .Q(\b_assign_reg_132_reg[21]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_397),
        .Q(\b_assign_reg_132_reg[21]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_461),
        .Q(\b_assign_reg_132_reg[21]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_525),
        .Q(\b_assign_reg_132_reg[21]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_589),
        .Q(\b_assign_reg_132_reg[21]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_12),
        .Q(\b_assign_reg_132_reg[22]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_76),
        .Q(\b_assign_reg_132_reg[22]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_140),
        .Q(\b_assign_reg_132_reg[22]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_204),
        .Q(\b_assign_reg_132_reg[22]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_268),
        .Q(\b_assign_reg_132_reg[22]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_332),
        .Q(\b_assign_reg_132_reg[22]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_396),
        .Q(\b_assign_reg_132_reg[22]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_460),
        .Q(\b_assign_reg_132_reg[22]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_524),
        .Q(\b_assign_reg_132_reg[22]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_588),
        .Q(\b_assign_reg_132_reg[22]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_11),
        .Q(\b_assign_reg_132_reg[23]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_75),
        .Q(\b_assign_reg_132_reg[23]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_139),
        .Q(\b_assign_reg_132_reg[23]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_203),
        .Q(\b_assign_reg_132_reg[23]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_267),
        .Q(\b_assign_reg_132_reg[23]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_331),
        .Q(\b_assign_reg_132_reg[23]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_395),
        .Q(\b_assign_reg_132_reg[23]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_459),
        .Q(\b_assign_reg_132_reg[23]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_523),
        .Q(\b_assign_reg_132_reg[23]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_587),
        .Q(\b_assign_reg_132_reg[23]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_10),
        .Q(\b_assign_reg_132_reg[24]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_74),
        .Q(\b_assign_reg_132_reg[24]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_138),
        .Q(\b_assign_reg_132_reg[24]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_202),
        .Q(\b_assign_reg_132_reg[24]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_266),
        .Q(\b_assign_reg_132_reg[24]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_330),
        .Q(\b_assign_reg_132_reg[24]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_394),
        .Q(\b_assign_reg_132_reg[24]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_458),
        .Q(\b_assign_reg_132_reg[24]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_522),
        .Q(\b_assign_reg_132_reg[24]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_586),
        .Q(\b_assign_reg_132_reg[24]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_9),
        .Q(\b_assign_reg_132_reg[25]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_73),
        .Q(\b_assign_reg_132_reg[25]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_137),
        .Q(\b_assign_reg_132_reg[25]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_201),
        .Q(\b_assign_reg_132_reg[25]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_265),
        .Q(\b_assign_reg_132_reg[25]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_329),
        .Q(\b_assign_reg_132_reg[25]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_393),
        .Q(\b_assign_reg_132_reg[25]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_457),
        .Q(\b_assign_reg_132_reg[25]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_521),
        .Q(\b_assign_reg_132_reg[25]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_585),
        .Q(\b_assign_reg_132_reg[25]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_8),
        .Q(\b_assign_reg_132_reg[26]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_72),
        .Q(\b_assign_reg_132_reg[26]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_136),
        .Q(\b_assign_reg_132_reg[26]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_200),
        .Q(\b_assign_reg_132_reg[26]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_264),
        .Q(\b_assign_reg_132_reg[26]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_328),
        .Q(\b_assign_reg_132_reg[26]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_392),
        .Q(\b_assign_reg_132_reg[26]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_456),
        .Q(\b_assign_reg_132_reg[26]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_520),
        .Q(\b_assign_reg_132_reg[26]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_584),
        .Q(\b_assign_reg_132_reg[26]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_7),
        .Q(\b_assign_reg_132_reg[27]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_71),
        .Q(\b_assign_reg_132_reg[27]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_135),
        .Q(\b_assign_reg_132_reg[27]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_199),
        .Q(\b_assign_reg_132_reg[27]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_263),
        .Q(\b_assign_reg_132_reg[27]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_327),
        .Q(\b_assign_reg_132_reg[27]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_391),
        .Q(\b_assign_reg_132_reg[27]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_455),
        .Q(\b_assign_reg_132_reg[27]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_519),
        .Q(\b_assign_reg_132_reg[27]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_583),
        .Q(\b_assign_reg_132_reg[27]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_6),
        .Q(\b_assign_reg_132_reg[28]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_70),
        .Q(\b_assign_reg_132_reg[28]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_134),
        .Q(\b_assign_reg_132_reg[28]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_198),
        .Q(\b_assign_reg_132_reg[28]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_262),
        .Q(\b_assign_reg_132_reg[28]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_326),
        .Q(\b_assign_reg_132_reg[28]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_390),
        .Q(\b_assign_reg_132_reg[28]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_454),
        .Q(\b_assign_reg_132_reg[28]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_518),
        .Q(\b_assign_reg_132_reg[28]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_582),
        .Q(\b_assign_reg_132_reg[28]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_5),
        .Q(\b_assign_reg_132_reg[29]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_69),
        .Q(\b_assign_reg_132_reg[29]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_133),
        .Q(\b_assign_reg_132_reg[29]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_197),
        .Q(\b_assign_reg_132_reg[29]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_261),
        .Q(\b_assign_reg_132_reg[29]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_325),
        .Q(\b_assign_reg_132_reg[29]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_389),
        .Q(\b_assign_reg_132_reg[29]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_453),
        .Q(\b_assign_reg_132_reg[29]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_517),
        .Q(\b_assign_reg_132_reg[29]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_581),
        .Q(\b_assign_reg_132_reg[29]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_32),
        .Q(\b_assign_reg_132_reg[2]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_96),
        .Q(\b_assign_reg_132_reg[2]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_160),
        .Q(\b_assign_reg_132_reg[2]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_224),
        .Q(\b_assign_reg_132_reg[2]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_288),
        .Q(\b_assign_reg_132_reg[2]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_352),
        .Q(\b_assign_reg_132_reg[2]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_416),
        .Q(\b_assign_reg_132_reg[2]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_480),
        .Q(\b_assign_reg_132_reg[2]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_544),
        .Q(\b_assign_reg_132_reg[2]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_608),
        .Q(\b_assign_reg_132_reg[2]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_4),
        .Q(\b_assign_reg_132_reg[30]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_68),
        .Q(\b_assign_reg_132_reg[30]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_132),
        .Q(\b_assign_reg_132_reg[30]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_196),
        .Q(\b_assign_reg_132_reg[30]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_260),
        .Q(\b_assign_reg_132_reg[30]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_324),
        .Q(\b_assign_reg_132_reg[30]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_388),
        .Q(\b_assign_reg_132_reg[30]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_452),
        .Q(\b_assign_reg_132_reg[30]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_516),
        .Q(\b_assign_reg_132_reg[30]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_580),
        .Q(\b_assign_reg_132_reg[30]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_3),
        .Q(\b_assign_reg_132_reg[31]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_67),
        .Q(\b_assign_reg_132_reg[31]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_131),
        .Q(\b_assign_reg_132_reg[31]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_195),
        .Q(\b_assign_reg_132_reg[31]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_259),
        .Q(\b_assign_reg_132_reg[31]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_323),
        .Q(\b_assign_reg_132_reg[31]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_387),
        .Q(\b_assign_reg_132_reg[31]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_451),
        .Q(\b_assign_reg_132_reg[31]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_515),
        .Q(\b_assign_reg_132_reg[31]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_579),
        .Q(\b_assign_reg_132_reg[31]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b_assign_reg_132_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0),
        .Q(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .R(\b_assign_reg_132[31]_i_5_n_3 ));
  FDRE \b_assign_reg_132_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_31),
        .Q(\b_assign_reg_132_reg[3]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_95),
        .Q(\b_assign_reg_132_reg[3]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_159),
        .Q(\b_assign_reg_132_reg[3]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_223),
        .Q(\b_assign_reg_132_reg[3]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_287),
        .Q(\b_assign_reg_132_reg[3]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_351),
        .Q(\b_assign_reg_132_reg[3]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_415),
        .Q(\b_assign_reg_132_reg[3]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_479),
        .Q(\b_assign_reg_132_reg[3]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_543),
        .Q(\b_assign_reg_132_reg[3]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_607),
        .Q(\b_assign_reg_132_reg[3]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_30),
        .Q(\b_assign_reg_132_reg[4]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_94),
        .Q(\b_assign_reg_132_reg[4]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_158),
        .Q(\b_assign_reg_132_reg[4]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_222),
        .Q(\b_assign_reg_132_reg[4]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_286),
        .Q(\b_assign_reg_132_reg[4]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_350),
        .Q(\b_assign_reg_132_reg[4]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_414),
        .Q(\b_assign_reg_132_reg[4]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_478),
        .Q(\b_assign_reg_132_reg[4]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_542),
        .Q(\b_assign_reg_132_reg[4]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_606),
        .Q(\b_assign_reg_132_reg[4]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_29),
        .Q(\b_assign_reg_132_reg[5]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_93),
        .Q(\b_assign_reg_132_reg[5]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_157),
        .Q(\b_assign_reg_132_reg[5]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_221),
        .Q(\b_assign_reg_132_reg[5]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_285),
        .Q(\b_assign_reg_132_reg[5]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_349),
        .Q(\b_assign_reg_132_reg[5]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_413),
        .Q(\b_assign_reg_132_reg[5]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_477),
        .Q(\b_assign_reg_132_reg[5]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_541),
        .Q(\b_assign_reg_132_reg[5]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_605),
        .Q(\b_assign_reg_132_reg[5]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_28),
        .Q(\b_assign_reg_132_reg[6]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_92),
        .Q(\b_assign_reg_132_reg[6]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_156),
        .Q(\b_assign_reg_132_reg[6]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_220),
        .Q(\b_assign_reg_132_reg[6]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_284),
        .Q(\b_assign_reg_132_reg[6]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_348),
        .Q(\b_assign_reg_132_reg[6]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_412),
        .Q(\b_assign_reg_132_reg[6]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_476),
        .Q(\b_assign_reg_132_reg[6]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_540),
        .Q(\b_assign_reg_132_reg[6]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_604),
        .Q(\b_assign_reg_132_reg[6]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_27),
        .Q(\b_assign_reg_132_reg[7]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_91),
        .Q(\b_assign_reg_132_reg[7]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_155),
        .Q(\b_assign_reg_132_reg[7]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_219),
        .Q(\b_assign_reg_132_reg[7]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_283),
        .Q(\b_assign_reg_132_reg[7]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_347),
        .Q(\b_assign_reg_132_reg[7]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_411),
        .Q(\b_assign_reg_132_reg[7]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_475),
        .Q(\b_assign_reg_132_reg[7]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_539),
        .Q(\b_assign_reg_132_reg[7]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_603),
        .Q(\b_assign_reg_132_reg[7]_i_2__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_26),
        .Q(\b_assign_reg_132_reg[8]_i_3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_90),
        .Q(\b_assign_reg_132_reg[8]_i_3__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_154),
        .Q(\b_assign_reg_132_reg[8]_i_3__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_218),
        .Q(\b_assign_reg_132_reg[8]_i_3__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_282),
        .Q(\b_assign_reg_132_reg[8]_i_3__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_346),
        .Q(\b_assign_reg_132_reg[8]_i_3__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_410),
        .Q(\b_assign_reg_132_reg[8]_i_3__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_474),
        .Q(\b_assign_reg_132_reg[8]_i_3__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_538),
        .Q(\b_assign_reg_132_reg[8]_i_3__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8]_i_3__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_602),
        .Q(\b_assign_reg_132_reg[8]_i_3__8_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_25),
        .Q(\b_assign_reg_132_reg[9]_i_2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__0 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_89),
        .Q(\b_assign_reg_132_reg[9]_i_2__0_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__1 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_153),
        .Q(\b_assign_reg_132_reg[9]_i_2__1_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__2 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_217),
        .Q(\b_assign_reg_132_reg[9]_i_2__2_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__3 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_281),
        .Q(\b_assign_reg_132_reg[9]_i_2__3_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__4 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_345),
        .Q(\b_assign_reg_132_reg[9]_i_2__4_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__5 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_409),
        .Q(\b_assign_reg_132_reg[9]_i_2__5_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__6 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_473),
        .Q(\b_assign_reg_132_reg[9]_i_2__6_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__7 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_537),
        .Q(\b_assign_reg_132_reg[9]_i_2__7_n_3 ),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9]_i_2__8 
       (.C(ap_clk),
        .CE(\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_601),
        .Q(\b_assign_reg_132_reg[9]_i_2__8_n_3 ),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi cnn_fc_i50_o10_CTRL_s_axi_U
       (.ADDRARDADDR(row_reg_723_reg),
        .D(bias_address0),
        .DOADO({cnn_fc_i50_o10_CTRL_s_axi_U_n_3,cnn_fc_i50_o10_CTRL_s_axi_U_n_4,cnn_fc_i50_o10_CTRL_s_axi_U_n_5,cnn_fc_i50_o10_CTRL_s_axi_U_n_6,cnn_fc_i50_o10_CTRL_s_axi_U_n_7,cnn_fc_i50_o10_CTRL_s_axi_U_n_8,cnn_fc_i50_o10_CTRL_s_axi_U_n_9,cnn_fc_i50_o10_CTRL_s_axi_U_n_10,cnn_fc_i50_o10_CTRL_s_axi_U_n_11,cnn_fc_i50_o10_CTRL_s_axi_U_n_12,cnn_fc_i50_o10_CTRL_s_axi_U_n_13,cnn_fc_i50_o10_CTRL_s_axi_U_n_14,cnn_fc_i50_o10_CTRL_s_axi_U_n_15,cnn_fc_i50_o10_CTRL_s_axi_U_n_16,cnn_fc_i50_o10_CTRL_s_axi_U_n_17,cnn_fc_i50_o10_CTRL_s_axi_U_n_18,cnn_fc_i50_o10_CTRL_s_axi_U_n_19,cnn_fc_i50_o10_CTRL_s_axi_U_n_20,cnn_fc_i50_o10_CTRL_s_axi_U_n_21,cnn_fc_i50_o10_CTRL_s_axi_U_n_22,cnn_fc_i50_o10_CTRL_s_axi_U_n_23,cnn_fc_i50_o10_CTRL_s_axi_U_n_24,cnn_fc_i50_o10_CTRL_s_axi_U_n_25,cnn_fc_i50_o10_CTRL_s_axi_U_n_26,cnn_fc_i50_o10_CTRL_s_axi_U_n_27,cnn_fc_i50_o10_CTRL_s_axi_U_n_28,cnn_fc_i50_o10_CTRL_s_axi_U_n_29,cnn_fc_i50_o10_CTRL_s_axi_U_n_30,cnn_fc_i50_o10_CTRL_s_axi_U_n_31,cnn_fc_i50_o10_CTRL_s_axi_U_n_32,cnn_fc_i50_o10_CTRL_s_axi_U_n_33,cnn_fc_i50_o10_CTRL_s_axi_U_n_34}),
        .DOBDO({cnn_fc_i50_o10_CTRL_s_axi_U_n_35,cnn_fc_i50_o10_CTRL_s_axi_U_n_36,cnn_fc_i50_o10_CTRL_s_axi_U_n_37,cnn_fc_i50_o10_CTRL_s_axi_U_n_38,cnn_fc_i50_o10_CTRL_s_axi_U_n_39,cnn_fc_i50_o10_CTRL_s_axi_U_n_40,cnn_fc_i50_o10_CTRL_s_axi_U_n_41,cnn_fc_i50_o10_CTRL_s_axi_U_n_42,cnn_fc_i50_o10_CTRL_s_axi_U_n_43,cnn_fc_i50_o10_CTRL_s_axi_U_n_44,cnn_fc_i50_o10_CTRL_s_axi_U_n_45,cnn_fc_i50_o10_CTRL_s_axi_U_n_46,cnn_fc_i50_o10_CTRL_s_axi_U_n_47,cnn_fc_i50_o10_CTRL_s_axi_U_n_48,cnn_fc_i50_o10_CTRL_s_axi_U_n_49,cnn_fc_i50_o10_CTRL_s_axi_U_n_50,cnn_fc_i50_o10_CTRL_s_axi_U_n_51,cnn_fc_i50_o10_CTRL_s_axi_U_n_52,cnn_fc_i50_o10_CTRL_s_axi_U_n_53,cnn_fc_i50_o10_CTRL_s_axi_U_n_54,cnn_fc_i50_o10_CTRL_s_axi_U_n_55,cnn_fc_i50_o10_CTRL_s_axi_U_n_56,cnn_fc_i50_o10_CTRL_s_axi_U_n_57,cnn_fc_i50_o10_CTRL_s_axi_U_n_58,cnn_fc_i50_o10_CTRL_s_axi_U_n_59,cnn_fc_i50_o10_CTRL_s_axi_U_n_60,cnn_fc_i50_o10_CTRL_s_axi_U_n_61,cnn_fc_i50_o10_CTRL_s_axi_U_n_62,cnn_fc_i50_o10_CTRL_s_axi_U_n_63,cnn_fc_i50_o10_CTRL_s_axi_U_n_64,cnn_fc_i50_o10_CTRL_s_axi_U_n_65,cnn_fc_i50_o10_CTRL_s_axi_U_n_66}),
        .Q(i_2_reg_1740_reg__0),
        .SR(i_reg_480),
        .\ap_CS_fsm_reg[0] (cnn_fc_i50_o10_CTRL_s_axi_U_n_726),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm[1:0]),
        .\ap_CS_fsm_reg[8] ({ap_CS_fsm_state20,ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\b_assign_reg_132_reg[0]_i_2 (\b_assign_reg_132_reg[0]_i_2_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__0 (\b_assign_reg_132_reg[0]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__1 (\b_assign_reg_132_reg[0]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__2 (\b_assign_reg_132_reg[0]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__3 (\b_assign_reg_132_reg[0]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__4 (\b_assign_reg_132_reg[0]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__5 (\b_assign_reg_132_reg[0]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__6 (\b_assign_reg_132_reg[0]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__7 (\b_assign_reg_132_reg[0]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[0]_i_2__8 (\b_assign_reg_132_reg[0]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2 (\b_assign_reg_132_reg[10]_i_2_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__0 (\b_assign_reg_132_reg[10]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__1 (\b_assign_reg_132_reg[10]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__2 (\b_assign_reg_132_reg[10]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__3 (\b_assign_reg_132_reg[10]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__4 (\b_assign_reg_132_reg[10]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__5 (\b_assign_reg_132_reg[10]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__6 (\b_assign_reg_132_reg[10]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__7 (\b_assign_reg_132_reg[10]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[10]_i_2__8 (\b_assign_reg_132_reg[10]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2 (\b_assign_reg_132_reg[11]_i_2_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__0 (\b_assign_reg_132_reg[11]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__1 (\b_assign_reg_132_reg[11]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__2 (\b_assign_reg_132_reg[11]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__3 (\b_assign_reg_132_reg[11]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__4 (\b_assign_reg_132_reg[11]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__5 (\b_assign_reg_132_reg[11]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__6 (\b_assign_reg_132_reg[11]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__7 (\b_assign_reg_132_reg[11]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[11]_i_2__8 (\b_assign_reg_132_reg[11]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3 (\b_assign_reg_132_reg[12]_i_3_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__0 (\b_assign_reg_132_reg[12]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__1 (\b_assign_reg_132_reg[12]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__2 (\b_assign_reg_132_reg[12]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__3 (\b_assign_reg_132_reg[12]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__4 (\b_assign_reg_132_reg[12]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__5 (\b_assign_reg_132_reg[12]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__6 (\b_assign_reg_132_reg[12]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__7 (\b_assign_reg_132_reg[12]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[12]_i_3__8 (\b_assign_reg_132_reg[12]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2 (\b_assign_reg_132_reg[13]_i_2_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__0 (\b_assign_reg_132_reg[13]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__1 (\b_assign_reg_132_reg[13]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__2 (\b_assign_reg_132_reg[13]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__3 (\b_assign_reg_132_reg[13]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__4 (\b_assign_reg_132_reg[13]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__5 (\b_assign_reg_132_reg[13]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__6 (\b_assign_reg_132_reg[13]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__7 (\b_assign_reg_132_reg[13]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[13]_i_2__8 (\b_assign_reg_132_reg[13]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2 (\b_assign_reg_132_reg[14]_i_2_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__0 (\b_assign_reg_132_reg[14]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__1 (\b_assign_reg_132_reg[14]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__2 (\b_assign_reg_132_reg[14]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__3 (\b_assign_reg_132_reg[14]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__4 (\b_assign_reg_132_reg[14]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__5 (\b_assign_reg_132_reg[14]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__6 (\b_assign_reg_132_reg[14]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__7 (\b_assign_reg_132_reg[14]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[14]_i_2__8 (\b_assign_reg_132_reg[14]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2 (\b_assign_reg_132_reg[15]_i_2_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__0 (\b_assign_reg_132_reg[15]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__1 (\b_assign_reg_132_reg[15]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__2 (\b_assign_reg_132_reg[15]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__3 (\b_assign_reg_132_reg[15]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__4 (\b_assign_reg_132_reg[15]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__5 (\b_assign_reg_132_reg[15]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__6 (\b_assign_reg_132_reg[15]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__7 (\b_assign_reg_132_reg[15]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[15]_i_2__8 (\b_assign_reg_132_reg[15]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3 (\b_assign_reg_132_reg[16]_i_3_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__0 (\b_assign_reg_132_reg[16]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__1 (\b_assign_reg_132_reg[16]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__2 (\b_assign_reg_132_reg[16]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__3 (\b_assign_reg_132_reg[16]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__4 (\b_assign_reg_132_reg[16]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__5 (\b_assign_reg_132_reg[16]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__6 (\b_assign_reg_132_reg[16]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__7 (\b_assign_reg_132_reg[16]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[16]_i_3__8 (\b_assign_reg_132_reg[16]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2 (\b_assign_reg_132_reg[17]_i_2_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__0 (\b_assign_reg_132_reg[17]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__1 (\b_assign_reg_132_reg[17]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__2 (\b_assign_reg_132_reg[17]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__3 (\b_assign_reg_132_reg[17]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__4 (\b_assign_reg_132_reg[17]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__5 (\b_assign_reg_132_reg[17]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__6 (\b_assign_reg_132_reg[17]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__7 (\b_assign_reg_132_reg[17]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[17]_i_2__8 (\b_assign_reg_132_reg[17]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2 (\b_assign_reg_132_reg[18]_i_2_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__0 (\b_assign_reg_132_reg[18]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__1 (\b_assign_reg_132_reg[18]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__2 (\b_assign_reg_132_reg[18]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__3 (\b_assign_reg_132_reg[18]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__4 (\b_assign_reg_132_reg[18]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__5 (\b_assign_reg_132_reg[18]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__6 (\b_assign_reg_132_reg[18]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__7 (\b_assign_reg_132_reg[18]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[18]_i_2__8 (\b_assign_reg_132_reg[18]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2 (\b_assign_reg_132_reg[19]_i_2_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__0 (\b_assign_reg_132_reg[19]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__1 (\b_assign_reg_132_reg[19]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__2 (\b_assign_reg_132_reg[19]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__3 (\b_assign_reg_132_reg[19]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__4 (\b_assign_reg_132_reg[19]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__5 (\b_assign_reg_132_reg[19]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__6 (\b_assign_reg_132_reg[19]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__7 (\b_assign_reg_132_reg[19]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[19]_i_2__8 (\b_assign_reg_132_reg[19]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2 (\b_assign_reg_132_reg[1]_i_2_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__0 (\b_assign_reg_132_reg[1]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__1 (\b_assign_reg_132_reg[1]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__2 (\b_assign_reg_132_reg[1]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__3 (\b_assign_reg_132_reg[1]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__4 (\b_assign_reg_132_reg[1]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__5 (\b_assign_reg_132_reg[1]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__6 (\b_assign_reg_132_reg[1]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__7 (\b_assign_reg_132_reg[1]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[1]_i_2__8 (\b_assign_reg_132_reg[1]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3 (\b_assign_reg_132_reg[20]_i_3_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__0 (\b_assign_reg_132_reg[20]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__1 (\b_assign_reg_132_reg[20]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__2 (\b_assign_reg_132_reg[20]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__3 (\b_assign_reg_132_reg[20]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__4 (\b_assign_reg_132_reg[20]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__5 (\b_assign_reg_132_reg[20]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__6 (\b_assign_reg_132_reg[20]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__7 (\b_assign_reg_132_reg[20]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[20]_i_3__8 (\b_assign_reg_132_reg[20]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2 (\b_assign_reg_132_reg[21]_i_2_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__0 (\b_assign_reg_132_reg[21]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__1 (\b_assign_reg_132_reg[21]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__2 (\b_assign_reg_132_reg[21]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__3 (\b_assign_reg_132_reg[21]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__4 (\b_assign_reg_132_reg[21]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__5 (\b_assign_reg_132_reg[21]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__6 (\b_assign_reg_132_reg[21]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__7 (\b_assign_reg_132_reg[21]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[21]_i_2__8 (\b_assign_reg_132_reg[21]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2 (\b_assign_reg_132_reg[22]_i_2_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__0 (\b_assign_reg_132_reg[22]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__1 (\b_assign_reg_132_reg[22]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__2 (\b_assign_reg_132_reg[22]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__3 (\b_assign_reg_132_reg[22]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__4 (\b_assign_reg_132_reg[22]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__5 (\b_assign_reg_132_reg[22]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__6 (\b_assign_reg_132_reg[22]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__7 (\b_assign_reg_132_reg[22]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[22]_i_2__8 (\b_assign_reg_132_reg[22]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2 (\b_assign_reg_132_reg[23]_i_2_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__0 (\b_assign_reg_132_reg[23]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__1 (\b_assign_reg_132_reg[23]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__2 (\b_assign_reg_132_reg[23]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__3 (\b_assign_reg_132_reg[23]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__4 (\b_assign_reg_132_reg[23]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__5 (\b_assign_reg_132_reg[23]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__6 (\b_assign_reg_132_reg[23]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__7 (\b_assign_reg_132_reg[23]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[23]_i_2__8 (\b_assign_reg_132_reg[23]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3 (\b_assign_reg_132_reg[24]_i_3_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__0 (\b_assign_reg_132_reg[24]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__1 (\b_assign_reg_132_reg[24]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__2 (\b_assign_reg_132_reg[24]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__3 (\b_assign_reg_132_reg[24]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__4 (\b_assign_reg_132_reg[24]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__5 (\b_assign_reg_132_reg[24]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__6 (\b_assign_reg_132_reg[24]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__7 (\b_assign_reg_132_reg[24]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[24]_i_3__8 (\b_assign_reg_132_reg[24]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2 (\b_assign_reg_132_reg[25]_i_2_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__0 (\b_assign_reg_132_reg[25]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__1 (\b_assign_reg_132_reg[25]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__2 (\b_assign_reg_132_reg[25]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__3 (\b_assign_reg_132_reg[25]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__4 (\b_assign_reg_132_reg[25]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__5 (\b_assign_reg_132_reg[25]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__6 (\b_assign_reg_132_reg[25]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__7 (\b_assign_reg_132_reg[25]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[25]_i_2__8 (\b_assign_reg_132_reg[25]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2 (\b_assign_reg_132_reg[26]_i_2_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__0 (\b_assign_reg_132_reg[26]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__1 (\b_assign_reg_132_reg[26]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__2 (\b_assign_reg_132_reg[26]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__3 (\b_assign_reg_132_reg[26]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__4 (\b_assign_reg_132_reg[26]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__5 (\b_assign_reg_132_reg[26]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__6 (\b_assign_reg_132_reg[26]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__7 (\b_assign_reg_132_reg[26]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[26]_i_2__8 (\b_assign_reg_132_reg[26]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2 (\b_assign_reg_132_reg[27]_i_2_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__0 (\b_assign_reg_132_reg[27]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__1 (\b_assign_reg_132_reg[27]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__2 (\b_assign_reg_132_reg[27]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__3 (\b_assign_reg_132_reg[27]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__4 (\b_assign_reg_132_reg[27]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__5 (\b_assign_reg_132_reg[27]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__6 (\b_assign_reg_132_reg[27]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__7 (\b_assign_reg_132_reg[27]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[27]_i_2__8 (\b_assign_reg_132_reg[27]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3 (\b_assign_reg_132_reg[28]_i_3_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__0 (\b_assign_reg_132_reg[28]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__1 (\b_assign_reg_132_reg[28]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__2 (\b_assign_reg_132_reg[28]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__3 (\b_assign_reg_132_reg[28]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__4 (\b_assign_reg_132_reg[28]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__5 (\b_assign_reg_132_reg[28]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__6 (\b_assign_reg_132_reg[28]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__7 (\b_assign_reg_132_reg[28]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[28]_i_3__8 (\b_assign_reg_132_reg[28]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2 (\b_assign_reg_132_reg[29]_i_2_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__0 (\b_assign_reg_132_reg[29]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__1 (\b_assign_reg_132_reg[29]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__2 (\b_assign_reg_132_reg[29]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__3 (\b_assign_reg_132_reg[29]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__4 (\b_assign_reg_132_reg[29]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__5 (\b_assign_reg_132_reg[29]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__6 (\b_assign_reg_132_reg[29]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__7 (\b_assign_reg_132_reg[29]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[29]_i_2__8 (\b_assign_reg_132_reg[29]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2 (\b_assign_reg_132_reg[2]_i_2_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__0 (\b_assign_reg_132_reg[2]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__1 (\b_assign_reg_132_reg[2]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__2 (\b_assign_reg_132_reg[2]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__3 (\b_assign_reg_132_reg[2]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__4 (\b_assign_reg_132_reg[2]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__5 (\b_assign_reg_132_reg[2]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__6 (\b_assign_reg_132_reg[2]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__7 (\b_assign_reg_132_reg[2]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[2]_i_2__8 (\b_assign_reg_132_reg[2]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2 (\b_assign_reg_132_reg[30]_i_2_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__0 (\b_assign_reg_132_reg[30]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__1 (\b_assign_reg_132_reg[30]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__2 (\b_assign_reg_132_reg[30]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__3 (\b_assign_reg_132_reg[30]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__4 (\b_assign_reg_132_reg[30]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__5 (\b_assign_reg_132_reg[30]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__6 (\b_assign_reg_132_reg[30]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__7 (\b_assign_reg_132_reg[30]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[30]_i_2__8 (\b_assign_reg_132_reg[30]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[31] ({cnn_fc_i50_o10_CTRL_s_axi_U_n_727,b_assign_fu_66_p3_8}),
        .\b_assign_reg_132_reg[31]_0 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_759,b_assign_fu_66_p3_7}),
        .\b_assign_reg_132_reg[31]_1 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_791,b_assign_fu_66_p3_6}),
        .\b_assign_reg_132_reg[31]_2 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_823,b_assign_fu_66_p3_5}),
        .\b_assign_reg_132_reg[31]_3 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_855,b_assign_fu_66_p3_4}),
        .\b_assign_reg_132_reg[31]_4 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_887,b_assign_fu_66_p3_3}),
        .\b_assign_reg_132_reg[31]_5 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_919,b_assign_fu_66_p3_2}),
        .\b_assign_reg_132_reg[31]_6 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_951,b_assign_fu_66_p3_1}),
        .\b_assign_reg_132_reg[31]_7 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_983,b_assign_fu_66_p3_0}),
        .\b_assign_reg_132_reg[31]_8 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_1015,b_assign_fu_66_p3}),
        .\b_assign_reg_132_reg[31]_i_2 (\b_assign_reg_132_reg[31]_i_2_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__0 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_67,cnn_fc_i50_o10_CTRL_s_axi_U_n_68,cnn_fc_i50_o10_CTRL_s_axi_U_n_69,cnn_fc_i50_o10_CTRL_s_axi_U_n_70,cnn_fc_i50_o10_CTRL_s_axi_U_n_71,cnn_fc_i50_o10_CTRL_s_axi_U_n_72,cnn_fc_i50_o10_CTRL_s_axi_U_n_73,cnn_fc_i50_o10_CTRL_s_axi_U_n_74,cnn_fc_i50_o10_CTRL_s_axi_U_n_75,cnn_fc_i50_o10_CTRL_s_axi_U_n_76,cnn_fc_i50_o10_CTRL_s_axi_U_n_77,cnn_fc_i50_o10_CTRL_s_axi_U_n_78,cnn_fc_i50_o10_CTRL_s_axi_U_n_79,cnn_fc_i50_o10_CTRL_s_axi_U_n_80,cnn_fc_i50_o10_CTRL_s_axi_U_n_81,cnn_fc_i50_o10_CTRL_s_axi_U_n_82,cnn_fc_i50_o10_CTRL_s_axi_U_n_83,cnn_fc_i50_o10_CTRL_s_axi_U_n_84,cnn_fc_i50_o10_CTRL_s_axi_U_n_85,cnn_fc_i50_o10_CTRL_s_axi_U_n_86,cnn_fc_i50_o10_CTRL_s_axi_U_n_87,cnn_fc_i50_o10_CTRL_s_axi_U_n_88,cnn_fc_i50_o10_CTRL_s_axi_U_n_89,cnn_fc_i50_o10_CTRL_s_axi_U_n_90,cnn_fc_i50_o10_CTRL_s_axi_U_n_91,cnn_fc_i50_o10_CTRL_s_axi_U_n_92,cnn_fc_i50_o10_CTRL_s_axi_U_n_93,cnn_fc_i50_o10_CTRL_s_axi_U_n_94,cnn_fc_i50_o10_CTRL_s_axi_U_n_95,cnn_fc_i50_o10_CTRL_s_axi_U_n_96,cnn_fc_i50_o10_CTRL_s_axi_U_n_97,cnn_fc_i50_o10_CTRL_s_axi_U_n_98}),
        .\b_assign_reg_132_reg[31]_i_2__0_0 (\b_assign_reg_132_reg[31]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__1 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_131,cnn_fc_i50_o10_CTRL_s_axi_U_n_132,cnn_fc_i50_o10_CTRL_s_axi_U_n_133,cnn_fc_i50_o10_CTRL_s_axi_U_n_134,cnn_fc_i50_o10_CTRL_s_axi_U_n_135,cnn_fc_i50_o10_CTRL_s_axi_U_n_136,cnn_fc_i50_o10_CTRL_s_axi_U_n_137,cnn_fc_i50_o10_CTRL_s_axi_U_n_138,cnn_fc_i50_o10_CTRL_s_axi_U_n_139,cnn_fc_i50_o10_CTRL_s_axi_U_n_140,cnn_fc_i50_o10_CTRL_s_axi_U_n_141,cnn_fc_i50_o10_CTRL_s_axi_U_n_142,cnn_fc_i50_o10_CTRL_s_axi_U_n_143,cnn_fc_i50_o10_CTRL_s_axi_U_n_144,cnn_fc_i50_o10_CTRL_s_axi_U_n_145,cnn_fc_i50_o10_CTRL_s_axi_U_n_146,cnn_fc_i50_o10_CTRL_s_axi_U_n_147,cnn_fc_i50_o10_CTRL_s_axi_U_n_148,cnn_fc_i50_o10_CTRL_s_axi_U_n_149,cnn_fc_i50_o10_CTRL_s_axi_U_n_150,cnn_fc_i50_o10_CTRL_s_axi_U_n_151,cnn_fc_i50_o10_CTRL_s_axi_U_n_152,cnn_fc_i50_o10_CTRL_s_axi_U_n_153,cnn_fc_i50_o10_CTRL_s_axi_U_n_154,cnn_fc_i50_o10_CTRL_s_axi_U_n_155,cnn_fc_i50_o10_CTRL_s_axi_U_n_156,cnn_fc_i50_o10_CTRL_s_axi_U_n_157,cnn_fc_i50_o10_CTRL_s_axi_U_n_158,cnn_fc_i50_o10_CTRL_s_axi_U_n_159,cnn_fc_i50_o10_CTRL_s_axi_U_n_160,cnn_fc_i50_o10_CTRL_s_axi_U_n_161,cnn_fc_i50_o10_CTRL_s_axi_U_n_162}),
        .\b_assign_reg_132_reg[31]_i_2__1_0 (\b_assign_reg_132_reg[31]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__2 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_195,cnn_fc_i50_o10_CTRL_s_axi_U_n_196,cnn_fc_i50_o10_CTRL_s_axi_U_n_197,cnn_fc_i50_o10_CTRL_s_axi_U_n_198,cnn_fc_i50_o10_CTRL_s_axi_U_n_199,cnn_fc_i50_o10_CTRL_s_axi_U_n_200,cnn_fc_i50_o10_CTRL_s_axi_U_n_201,cnn_fc_i50_o10_CTRL_s_axi_U_n_202,cnn_fc_i50_o10_CTRL_s_axi_U_n_203,cnn_fc_i50_o10_CTRL_s_axi_U_n_204,cnn_fc_i50_o10_CTRL_s_axi_U_n_205,cnn_fc_i50_o10_CTRL_s_axi_U_n_206,cnn_fc_i50_o10_CTRL_s_axi_U_n_207,cnn_fc_i50_o10_CTRL_s_axi_U_n_208,cnn_fc_i50_o10_CTRL_s_axi_U_n_209,cnn_fc_i50_o10_CTRL_s_axi_U_n_210,cnn_fc_i50_o10_CTRL_s_axi_U_n_211,cnn_fc_i50_o10_CTRL_s_axi_U_n_212,cnn_fc_i50_o10_CTRL_s_axi_U_n_213,cnn_fc_i50_o10_CTRL_s_axi_U_n_214,cnn_fc_i50_o10_CTRL_s_axi_U_n_215,cnn_fc_i50_o10_CTRL_s_axi_U_n_216,cnn_fc_i50_o10_CTRL_s_axi_U_n_217,cnn_fc_i50_o10_CTRL_s_axi_U_n_218,cnn_fc_i50_o10_CTRL_s_axi_U_n_219,cnn_fc_i50_o10_CTRL_s_axi_U_n_220,cnn_fc_i50_o10_CTRL_s_axi_U_n_221,cnn_fc_i50_o10_CTRL_s_axi_U_n_222,cnn_fc_i50_o10_CTRL_s_axi_U_n_223,cnn_fc_i50_o10_CTRL_s_axi_U_n_224,cnn_fc_i50_o10_CTRL_s_axi_U_n_225,cnn_fc_i50_o10_CTRL_s_axi_U_n_226}),
        .\b_assign_reg_132_reg[31]_i_2__2_0 (\b_assign_reg_132_reg[31]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__3 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_259,cnn_fc_i50_o10_CTRL_s_axi_U_n_260,cnn_fc_i50_o10_CTRL_s_axi_U_n_261,cnn_fc_i50_o10_CTRL_s_axi_U_n_262,cnn_fc_i50_o10_CTRL_s_axi_U_n_263,cnn_fc_i50_o10_CTRL_s_axi_U_n_264,cnn_fc_i50_o10_CTRL_s_axi_U_n_265,cnn_fc_i50_o10_CTRL_s_axi_U_n_266,cnn_fc_i50_o10_CTRL_s_axi_U_n_267,cnn_fc_i50_o10_CTRL_s_axi_U_n_268,cnn_fc_i50_o10_CTRL_s_axi_U_n_269,cnn_fc_i50_o10_CTRL_s_axi_U_n_270,cnn_fc_i50_o10_CTRL_s_axi_U_n_271,cnn_fc_i50_o10_CTRL_s_axi_U_n_272,cnn_fc_i50_o10_CTRL_s_axi_U_n_273,cnn_fc_i50_o10_CTRL_s_axi_U_n_274,cnn_fc_i50_o10_CTRL_s_axi_U_n_275,cnn_fc_i50_o10_CTRL_s_axi_U_n_276,cnn_fc_i50_o10_CTRL_s_axi_U_n_277,cnn_fc_i50_o10_CTRL_s_axi_U_n_278,cnn_fc_i50_o10_CTRL_s_axi_U_n_279,cnn_fc_i50_o10_CTRL_s_axi_U_n_280,cnn_fc_i50_o10_CTRL_s_axi_U_n_281,cnn_fc_i50_o10_CTRL_s_axi_U_n_282,cnn_fc_i50_o10_CTRL_s_axi_U_n_283,cnn_fc_i50_o10_CTRL_s_axi_U_n_284,cnn_fc_i50_o10_CTRL_s_axi_U_n_285,cnn_fc_i50_o10_CTRL_s_axi_U_n_286,cnn_fc_i50_o10_CTRL_s_axi_U_n_287,cnn_fc_i50_o10_CTRL_s_axi_U_n_288,cnn_fc_i50_o10_CTRL_s_axi_U_n_289,cnn_fc_i50_o10_CTRL_s_axi_U_n_290}),
        .\b_assign_reg_132_reg[31]_i_2__3_0 (\b_assign_reg_132_reg[31]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__4 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_323,cnn_fc_i50_o10_CTRL_s_axi_U_n_324,cnn_fc_i50_o10_CTRL_s_axi_U_n_325,cnn_fc_i50_o10_CTRL_s_axi_U_n_326,cnn_fc_i50_o10_CTRL_s_axi_U_n_327,cnn_fc_i50_o10_CTRL_s_axi_U_n_328,cnn_fc_i50_o10_CTRL_s_axi_U_n_329,cnn_fc_i50_o10_CTRL_s_axi_U_n_330,cnn_fc_i50_o10_CTRL_s_axi_U_n_331,cnn_fc_i50_o10_CTRL_s_axi_U_n_332,cnn_fc_i50_o10_CTRL_s_axi_U_n_333,cnn_fc_i50_o10_CTRL_s_axi_U_n_334,cnn_fc_i50_o10_CTRL_s_axi_U_n_335,cnn_fc_i50_o10_CTRL_s_axi_U_n_336,cnn_fc_i50_o10_CTRL_s_axi_U_n_337,cnn_fc_i50_o10_CTRL_s_axi_U_n_338,cnn_fc_i50_o10_CTRL_s_axi_U_n_339,cnn_fc_i50_o10_CTRL_s_axi_U_n_340,cnn_fc_i50_o10_CTRL_s_axi_U_n_341,cnn_fc_i50_o10_CTRL_s_axi_U_n_342,cnn_fc_i50_o10_CTRL_s_axi_U_n_343,cnn_fc_i50_o10_CTRL_s_axi_U_n_344,cnn_fc_i50_o10_CTRL_s_axi_U_n_345,cnn_fc_i50_o10_CTRL_s_axi_U_n_346,cnn_fc_i50_o10_CTRL_s_axi_U_n_347,cnn_fc_i50_o10_CTRL_s_axi_U_n_348,cnn_fc_i50_o10_CTRL_s_axi_U_n_349,cnn_fc_i50_o10_CTRL_s_axi_U_n_350,cnn_fc_i50_o10_CTRL_s_axi_U_n_351,cnn_fc_i50_o10_CTRL_s_axi_U_n_352,cnn_fc_i50_o10_CTRL_s_axi_U_n_353,cnn_fc_i50_o10_CTRL_s_axi_U_n_354}),
        .\b_assign_reg_132_reg[31]_i_2__4_0 (\b_assign_reg_132_reg[31]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__5 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_387,cnn_fc_i50_o10_CTRL_s_axi_U_n_388,cnn_fc_i50_o10_CTRL_s_axi_U_n_389,cnn_fc_i50_o10_CTRL_s_axi_U_n_390,cnn_fc_i50_o10_CTRL_s_axi_U_n_391,cnn_fc_i50_o10_CTRL_s_axi_U_n_392,cnn_fc_i50_o10_CTRL_s_axi_U_n_393,cnn_fc_i50_o10_CTRL_s_axi_U_n_394,cnn_fc_i50_o10_CTRL_s_axi_U_n_395,cnn_fc_i50_o10_CTRL_s_axi_U_n_396,cnn_fc_i50_o10_CTRL_s_axi_U_n_397,cnn_fc_i50_o10_CTRL_s_axi_U_n_398,cnn_fc_i50_o10_CTRL_s_axi_U_n_399,cnn_fc_i50_o10_CTRL_s_axi_U_n_400,cnn_fc_i50_o10_CTRL_s_axi_U_n_401,cnn_fc_i50_o10_CTRL_s_axi_U_n_402,cnn_fc_i50_o10_CTRL_s_axi_U_n_403,cnn_fc_i50_o10_CTRL_s_axi_U_n_404,cnn_fc_i50_o10_CTRL_s_axi_U_n_405,cnn_fc_i50_o10_CTRL_s_axi_U_n_406,cnn_fc_i50_o10_CTRL_s_axi_U_n_407,cnn_fc_i50_o10_CTRL_s_axi_U_n_408,cnn_fc_i50_o10_CTRL_s_axi_U_n_409,cnn_fc_i50_o10_CTRL_s_axi_U_n_410,cnn_fc_i50_o10_CTRL_s_axi_U_n_411,cnn_fc_i50_o10_CTRL_s_axi_U_n_412,cnn_fc_i50_o10_CTRL_s_axi_U_n_413,cnn_fc_i50_o10_CTRL_s_axi_U_n_414,cnn_fc_i50_o10_CTRL_s_axi_U_n_415,cnn_fc_i50_o10_CTRL_s_axi_U_n_416,cnn_fc_i50_o10_CTRL_s_axi_U_n_417,cnn_fc_i50_o10_CTRL_s_axi_U_n_418}),
        .\b_assign_reg_132_reg[31]_i_2__5_0 (\b_assign_reg_132_reg[31]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__6 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_451,cnn_fc_i50_o10_CTRL_s_axi_U_n_452,cnn_fc_i50_o10_CTRL_s_axi_U_n_453,cnn_fc_i50_o10_CTRL_s_axi_U_n_454,cnn_fc_i50_o10_CTRL_s_axi_U_n_455,cnn_fc_i50_o10_CTRL_s_axi_U_n_456,cnn_fc_i50_o10_CTRL_s_axi_U_n_457,cnn_fc_i50_o10_CTRL_s_axi_U_n_458,cnn_fc_i50_o10_CTRL_s_axi_U_n_459,cnn_fc_i50_o10_CTRL_s_axi_U_n_460,cnn_fc_i50_o10_CTRL_s_axi_U_n_461,cnn_fc_i50_o10_CTRL_s_axi_U_n_462,cnn_fc_i50_o10_CTRL_s_axi_U_n_463,cnn_fc_i50_o10_CTRL_s_axi_U_n_464,cnn_fc_i50_o10_CTRL_s_axi_U_n_465,cnn_fc_i50_o10_CTRL_s_axi_U_n_466,cnn_fc_i50_o10_CTRL_s_axi_U_n_467,cnn_fc_i50_o10_CTRL_s_axi_U_n_468,cnn_fc_i50_o10_CTRL_s_axi_U_n_469,cnn_fc_i50_o10_CTRL_s_axi_U_n_470,cnn_fc_i50_o10_CTRL_s_axi_U_n_471,cnn_fc_i50_o10_CTRL_s_axi_U_n_472,cnn_fc_i50_o10_CTRL_s_axi_U_n_473,cnn_fc_i50_o10_CTRL_s_axi_U_n_474,cnn_fc_i50_o10_CTRL_s_axi_U_n_475,cnn_fc_i50_o10_CTRL_s_axi_U_n_476,cnn_fc_i50_o10_CTRL_s_axi_U_n_477,cnn_fc_i50_o10_CTRL_s_axi_U_n_478,cnn_fc_i50_o10_CTRL_s_axi_U_n_479,cnn_fc_i50_o10_CTRL_s_axi_U_n_480,cnn_fc_i50_o10_CTRL_s_axi_U_n_481,cnn_fc_i50_o10_CTRL_s_axi_U_n_482}),
        .\b_assign_reg_132_reg[31]_i_2__6_0 (\b_assign_reg_132_reg[31]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__7 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_515,cnn_fc_i50_o10_CTRL_s_axi_U_n_516,cnn_fc_i50_o10_CTRL_s_axi_U_n_517,cnn_fc_i50_o10_CTRL_s_axi_U_n_518,cnn_fc_i50_o10_CTRL_s_axi_U_n_519,cnn_fc_i50_o10_CTRL_s_axi_U_n_520,cnn_fc_i50_o10_CTRL_s_axi_U_n_521,cnn_fc_i50_o10_CTRL_s_axi_U_n_522,cnn_fc_i50_o10_CTRL_s_axi_U_n_523,cnn_fc_i50_o10_CTRL_s_axi_U_n_524,cnn_fc_i50_o10_CTRL_s_axi_U_n_525,cnn_fc_i50_o10_CTRL_s_axi_U_n_526,cnn_fc_i50_o10_CTRL_s_axi_U_n_527,cnn_fc_i50_o10_CTRL_s_axi_U_n_528,cnn_fc_i50_o10_CTRL_s_axi_U_n_529,cnn_fc_i50_o10_CTRL_s_axi_U_n_530,cnn_fc_i50_o10_CTRL_s_axi_U_n_531,cnn_fc_i50_o10_CTRL_s_axi_U_n_532,cnn_fc_i50_o10_CTRL_s_axi_U_n_533,cnn_fc_i50_o10_CTRL_s_axi_U_n_534,cnn_fc_i50_o10_CTRL_s_axi_U_n_535,cnn_fc_i50_o10_CTRL_s_axi_U_n_536,cnn_fc_i50_o10_CTRL_s_axi_U_n_537,cnn_fc_i50_o10_CTRL_s_axi_U_n_538,cnn_fc_i50_o10_CTRL_s_axi_U_n_539,cnn_fc_i50_o10_CTRL_s_axi_U_n_540,cnn_fc_i50_o10_CTRL_s_axi_U_n_541,cnn_fc_i50_o10_CTRL_s_axi_U_n_542,cnn_fc_i50_o10_CTRL_s_axi_U_n_543,cnn_fc_i50_o10_CTRL_s_axi_U_n_544,cnn_fc_i50_o10_CTRL_s_axi_U_n_545,cnn_fc_i50_o10_CTRL_s_axi_U_n_546}),
        .\b_assign_reg_132_reg[31]_i_2__7_0 (\b_assign_reg_132_reg[31]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[31]_i_2__8 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_579,cnn_fc_i50_o10_CTRL_s_axi_U_n_580,cnn_fc_i50_o10_CTRL_s_axi_U_n_581,cnn_fc_i50_o10_CTRL_s_axi_U_n_582,cnn_fc_i50_o10_CTRL_s_axi_U_n_583,cnn_fc_i50_o10_CTRL_s_axi_U_n_584,cnn_fc_i50_o10_CTRL_s_axi_U_n_585,cnn_fc_i50_o10_CTRL_s_axi_U_n_586,cnn_fc_i50_o10_CTRL_s_axi_U_n_587,cnn_fc_i50_o10_CTRL_s_axi_U_n_588,cnn_fc_i50_o10_CTRL_s_axi_U_n_589,cnn_fc_i50_o10_CTRL_s_axi_U_n_590,cnn_fc_i50_o10_CTRL_s_axi_U_n_591,cnn_fc_i50_o10_CTRL_s_axi_U_n_592,cnn_fc_i50_o10_CTRL_s_axi_U_n_593,cnn_fc_i50_o10_CTRL_s_axi_U_n_594,cnn_fc_i50_o10_CTRL_s_axi_U_n_595,cnn_fc_i50_o10_CTRL_s_axi_U_n_596,cnn_fc_i50_o10_CTRL_s_axi_U_n_597,cnn_fc_i50_o10_CTRL_s_axi_U_n_598,cnn_fc_i50_o10_CTRL_s_axi_U_n_599,cnn_fc_i50_o10_CTRL_s_axi_U_n_600,cnn_fc_i50_o10_CTRL_s_axi_U_n_601,cnn_fc_i50_o10_CTRL_s_axi_U_n_602,cnn_fc_i50_o10_CTRL_s_axi_U_n_603,cnn_fc_i50_o10_CTRL_s_axi_U_n_604,cnn_fc_i50_o10_CTRL_s_axi_U_n_605,cnn_fc_i50_o10_CTRL_s_axi_U_n_606,cnn_fc_i50_o10_CTRL_s_axi_U_n_607,cnn_fc_i50_o10_CTRL_s_axi_U_n_608,cnn_fc_i50_o10_CTRL_s_axi_U_n_609,cnn_fc_i50_o10_CTRL_s_axi_U_n_610}),
        .\b_assign_reg_132_reg[31]_i_2__8_0 (\b_assign_reg_132_reg[31]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2 (\b_assign_reg_132_reg[3]_i_2_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__0 (\b_assign_reg_132_reg[3]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__1 (\b_assign_reg_132_reg[3]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__2 (\b_assign_reg_132_reg[3]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__3 (\b_assign_reg_132_reg[3]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__4 (\b_assign_reg_132_reg[3]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__5 (\b_assign_reg_132_reg[3]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__6 (\b_assign_reg_132_reg[3]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__7 (\b_assign_reg_132_reg[3]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[3]_i_2__8 (\b_assign_reg_132_reg[3]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3 (\b_assign_reg_132_reg[4]_i_3_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__0 (\b_assign_reg_132_reg[4]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__1 (\b_assign_reg_132_reg[4]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__2 (\b_assign_reg_132_reg[4]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__3 (\b_assign_reg_132_reg[4]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__4 (\b_assign_reg_132_reg[4]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__5 (\b_assign_reg_132_reg[4]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__6 (\b_assign_reg_132_reg[4]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__7 (\b_assign_reg_132_reg[4]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[4]_i_3__8 (\b_assign_reg_132_reg[4]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2 (\b_assign_reg_132_reg[5]_i_2_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__0 (\b_assign_reg_132_reg[5]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__1 (\b_assign_reg_132_reg[5]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__2 (\b_assign_reg_132_reg[5]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__3 (\b_assign_reg_132_reg[5]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__4 (\b_assign_reg_132_reg[5]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__5 (\b_assign_reg_132_reg[5]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__6 (\b_assign_reg_132_reg[5]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__7 (\b_assign_reg_132_reg[5]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[5]_i_2__8 (\b_assign_reg_132_reg[5]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2 (\b_assign_reg_132_reg[6]_i_2_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__0 (\b_assign_reg_132_reg[6]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__1 (\b_assign_reg_132_reg[6]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__2 (\b_assign_reg_132_reg[6]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__3 (\b_assign_reg_132_reg[6]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__4 (\b_assign_reg_132_reg[6]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__5 (\b_assign_reg_132_reg[6]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__6 (\b_assign_reg_132_reg[6]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__7 (\b_assign_reg_132_reg[6]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[6]_i_2__8 (\b_assign_reg_132_reg[6]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2 (\b_assign_reg_132_reg[7]_i_2_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__0 (\b_assign_reg_132_reg[7]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__1 (\b_assign_reg_132_reg[7]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__2 (\b_assign_reg_132_reg[7]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__3 (\b_assign_reg_132_reg[7]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__4 (\b_assign_reg_132_reg[7]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__5 (\b_assign_reg_132_reg[7]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__6 (\b_assign_reg_132_reg[7]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__7 (\b_assign_reg_132_reg[7]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[7]_i_2__8 (\b_assign_reg_132_reg[7]_i_2__8_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3 (\b_assign_reg_132_reg[8]_i_3_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__0 (\b_assign_reg_132_reg[8]_i_3__0_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__1 (\b_assign_reg_132_reg[8]_i_3__1_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__2 (\b_assign_reg_132_reg[8]_i_3__2_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__3 (\b_assign_reg_132_reg[8]_i_3__3_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__4 (\b_assign_reg_132_reg[8]_i_3__4_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__5 (\b_assign_reg_132_reg[8]_i_3__5_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__6 (\b_assign_reg_132_reg[8]_i_3__6_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__7 (\b_assign_reg_132_reg[8]_i_3__7_n_3 ),
        .\b_assign_reg_132_reg[8]_i_3__8 (\b_assign_reg_132_reg[8]_i_3__8_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2 (\b_assign_reg_132_reg[9]_i_2_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__0 (\b_assign_reg_132_reg[9]_i_2__0_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__1 (\b_assign_reg_132_reg[9]_i_2__1_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__2 (\b_assign_reg_132_reg[9]_i_2__2_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__3 (\b_assign_reg_132_reg[9]_i_2__3_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__4 (\b_assign_reg_132_reg[9]_i_2__4_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__5 (\b_assign_reg_132_reg[9]_i_2__5_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__6 (\b_assign_reg_132_reg[9]_i_2__6_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__7 (\b_assign_reg_132_reg[9]_i_2__7_n_3 ),
        .\b_assign_reg_132_reg[9]_i_2__8 (\b_assign_reg_132_reg[9]_i_2__8_n_3 ),
        .ctrl_read_reg_1673(ctrl_read_reg_1673),
        .\ctrl_read_reg_1673_reg[0] (cnn_fc_i50_o10_CTRL_s_axi_U_n_1048),
        .\exitcond2_reg_1736_reg[0] (\exitcond2_reg_1736_reg_n_3_[0] ),
        .\i1_reg_601_reg[3] (i1_reg_601),
        .\i_reg_480_reg[3] (\ap_CS_fsm[1]_i_2_n_3 ),
        .interrupt(interrupt),
        .\outStream_V_data_V_1_state_reg[1] (outStream_V_data_V_1_ack_in),
        .\outStream_V_dest_V_1_state_reg[1] (outStream_V_dest_V_1_ack_in),
        .\outStream_V_id_V_1_state_reg[1] (outStream_V_id_V_1_ack_in),
        .\outStream_V_keep_V_1_state_reg[1] (outStream_V_keep_V_1_ack_in),
        .\outStream_V_last_V_1_state_reg[1] (outStream_V_last_V_1_ack_in),
        .\outStream_V_strb_V_1_state_reg[1] (outStream_V_strb_V_1_ack_in),
        .\outStream_V_user_V_1_state_reg[1] (outStream_V_user_V_1_ack_in),
        .\rdata_reg[0]_i_10 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1085),
        .\rdata_reg[0]_i_10_0 (\rdata_reg[0]_i_10_n_3 ),
        .\rdata_reg[0]_i_16 (\rdata_reg[0]_i_16_n_3 ),
        .\rdata_reg[0]_i_18 (\rdata_reg[0]_i_18_n_3 ),
        .\rdata_reg[0]_i_21 (\rdata_reg[0]_i_21_n_3 ),
        .\rdata_reg[0]_i_22 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1088),
        .\rdata_reg[0]_i_22_0 (\rdata_reg[0]_i_22_n_3 ),
        .\rdata_reg[0]_i_24 (\rdata_reg[0]_i_24_n_3 ),
        .\rdata_reg[0]_i_26 (\rdata_reg[0]_i_26_n_3 ),
        .\rdata_reg[0]_i_27 (\rdata_reg[0]_i_27_n_3 ),
        .\rdata_reg[0]_i_28 (\rdata_reg[0]_i_28_n_3 ),
        .\rdata_reg[0]_i_29 (\rdata_reg[0]_i_29_n_3 ),
        .\rdata_reg[0]_i_30 (\rdata_reg[0]_i_30_n_3 ),
        .\rdata_reg[0]_i_32 (\rdata_reg[0]_i_32_n_3 ),
        .\rdata_reg[0]_i_9 (\rdata_reg[0]_i_9_n_3 ),
        .\rdata_reg[10]_i_11 (\rdata_reg[10]_i_11_n_3 ),
        .\rdata_reg[10]_i_13 (\rdata_reg[10]_i_13_n_3 ),
        .\rdata_reg[10]_i_14 (\rdata_reg[10]_i_14_n_3 ),
        .\rdata_reg[10]_i_15 (\rdata_reg[10]_i_15_n_3 ),
        .\rdata_reg[10]_i_18 (\rdata_reg[10]_i_18_n_3 ),
        .\rdata_reg[10]_i_19 (\rdata_reg[10]_i_19_n_3 ),
        .\rdata_reg[10]_i_20 (\rdata_reg[10]_i_20_n_3 ),
        .\rdata_reg[10]_i_21 (\rdata_reg[10]_i_21_n_3 ),
        .\rdata_reg[10]_i_22 (\rdata_reg[10]_i_22_n_3 ),
        .\rdata_reg[10]_i_23 (\rdata_reg[10]_i_23_n_3 ),
        .\rdata_reg[10]_i_8 (\rdata_reg[10]_i_8_n_3 ),
        .\rdata_reg[11]_i_11 (\rdata_reg[11]_i_11_n_3 ),
        .\rdata_reg[11]_i_13 (\rdata_reg[11]_i_13_n_3 ),
        .\rdata_reg[11]_i_14 (\rdata_reg[11]_i_14_n_3 ),
        .\rdata_reg[11]_i_15 (\rdata_reg[11]_i_15_n_3 ),
        .\rdata_reg[11]_i_18 (\rdata_reg[11]_i_18_n_3 ),
        .\rdata_reg[11]_i_19 (\rdata_reg[11]_i_19_n_3 ),
        .\rdata_reg[11]_i_20 (\rdata_reg[11]_i_20_n_3 ),
        .\rdata_reg[11]_i_21 (\rdata_reg[11]_i_21_n_3 ),
        .\rdata_reg[11]_i_22 (\rdata_reg[11]_i_22_n_3 ),
        .\rdata_reg[11]_i_23 (\rdata_reg[11]_i_23_n_3 ),
        .\rdata_reg[11]_i_8 (\rdata_reg[11]_i_8_n_3 ),
        .\rdata_reg[12]_i_11 (\rdata_reg[12]_i_11_n_3 ),
        .\rdata_reg[12]_i_13 (\rdata_reg[12]_i_13_n_3 ),
        .\rdata_reg[12]_i_14 (\rdata_reg[12]_i_14_n_3 ),
        .\rdata_reg[12]_i_15 (\rdata_reg[12]_i_15_n_3 ),
        .\rdata_reg[12]_i_18 (\rdata_reg[12]_i_18_n_3 ),
        .\rdata_reg[12]_i_19 (\rdata_reg[12]_i_19_n_3 ),
        .\rdata_reg[12]_i_20 (\rdata_reg[12]_i_20_n_3 ),
        .\rdata_reg[12]_i_21 (\rdata_reg[12]_i_21_n_3 ),
        .\rdata_reg[12]_i_22 (\rdata_reg[12]_i_22_n_3 ),
        .\rdata_reg[12]_i_23 (\rdata_reg[12]_i_23_n_3 ),
        .\rdata_reg[12]_i_8 (\rdata_reg[12]_i_8_n_3 ),
        .\rdata_reg[13]_i_11 (\rdata_reg[13]_i_11_n_3 ),
        .\rdata_reg[13]_i_13 (\rdata_reg[13]_i_13_n_3 ),
        .\rdata_reg[13]_i_14 (\rdata_reg[13]_i_14_n_3 ),
        .\rdata_reg[13]_i_15 (\rdata_reg[13]_i_15_n_3 ),
        .\rdata_reg[13]_i_18 (\rdata_reg[13]_i_18_n_3 ),
        .\rdata_reg[13]_i_19 (\rdata_reg[13]_i_19_n_3 ),
        .\rdata_reg[13]_i_20 (\rdata_reg[13]_i_20_n_3 ),
        .\rdata_reg[13]_i_21 (\rdata_reg[13]_i_21_n_3 ),
        .\rdata_reg[13]_i_22 (\rdata_reg[13]_i_22_n_3 ),
        .\rdata_reg[13]_i_23 (\rdata_reg[13]_i_23_n_3 ),
        .\rdata_reg[13]_i_8 (\rdata_reg[13]_i_8_n_3 ),
        .\rdata_reg[14]_i_11 (\rdata_reg[14]_i_11_n_3 ),
        .\rdata_reg[14]_i_13 (\rdata_reg[14]_i_13_n_3 ),
        .\rdata_reg[14]_i_14 (\rdata_reg[14]_i_14_n_3 ),
        .\rdata_reg[14]_i_15 (\rdata_reg[14]_i_15_n_3 ),
        .\rdata_reg[14]_i_18 (\rdata_reg[14]_i_18_n_3 ),
        .\rdata_reg[14]_i_19 (\rdata_reg[14]_i_19_n_3 ),
        .\rdata_reg[14]_i_20 (\rdata_reg[14]_i_20_n_3 ),
        .\rdata_reg[14]_i_21 (\rdata_reg[14]_i_21_n_3 ),
        .\rdata_reg[14]_i_22 (\rdata_reg[14]_i_22_n_3 ),
        .\rdata_reg[14]_i_23 (\rdata_reg[14]_i_23_n_3 ),
        .\rdata_reg[14]_i_8 (\rdata_reg[14]_i_8_n_3 ),
        .\rdata_reg[15]_i_11 (\rdata_reg[15]_i_11_n_3 ),
        .\rdata_reg[15]_i_13 (\rdata_reg[15]_i_13_n_3 ),
        .\rdata_reg[15]_i_14 (\rdata_reg[15]_i_14_n_3 ),
        .\rdata_reg[15]_i_15 (\rdata_reg[15]_i_15_n_3 ),
        .\rdata_reg[15]_i_18 (\rdata_reg[15]_i_18_n_3 ),
        .\rdata_reg[15]_i_19 (\rdata_reg[15]_i_19_n_3 ),
        .\rdata_reg[15]_i_20 (\rdata_reg[15]_i_20_n_3 ),
        .\rdata_reg[15]_i_21 (\rdata_reg[15]_i_21_n_3 ),
        .\rdata_reg[15]_i_22 (\rdata_reg[15]_i_22_n_3 ),
        .\rdata_reg[15]_i_23 (\rdata_reg[15]_i_23_n_3 ),
        .\rdata_reg[15]_i_8 (\rdata_reg[15]_i_8_n_3 ),
        .\rdata_reg[16]_i_11 (\rdata_reg[16]_i_11_n_3 ),
        .\rdata_reg[16]_i_13 (\rdata_reg[16]_i_13_n_3 ),
        .\rdata_reg[16]_i_14 (\rdata_reg[16]_i_14_n_3 ),
        .\rdata_reg[16]_i_15 (\rdata_reg[16]_i_15_n_3 ),
        .\rdata_reg[16]_i_18 (\rdata_reg[16]_i_18_n_3 ),
        .\rdata_reg[16]_i_19 (\rdata_reg[16]_i_19_n_3 ),
        .\rdata_reg[16]_i_20 (\rdata_reg[16]_i_20_n_3 ),
        .\rdata_reg[16]_i_21 (\rdata_reg[16]_i_21_n_3 ),
        .\rdata_reg[16]_i_22 (\rdata_reg[16]_i_22_n_3 ),
        .\rdata_reg[16]_i_23 (\rdata_reg[16]_i_23_n_3 ),
        .\rdata_reg[16]_i_8 (\rdata_reg[16]_i_8_n_3 ),
        .\rdata_reg[17]_i_11 (\rdata_reg[17]_i_11_n_3 ),
        .\rdata_reg[17]_i_13 (\rdata_reg[17]_i_13_n_3 ),
        .\rdata_reg[17]_i_14 (\rdata_reg[17]_i_14_n_3 ),
        .\rdata_reg[17]_i_15 (\rdata_reg[17]_i_15_n_3 ),
        .\rdata_reg[17]_i_18 (\rdata_reg[17]_i_18_n_3 ),
        .\rdata_reg[17]_i_19 (\rdata_reg[17]_i_19_n_3 ),
        .\rdata_reg[17]_i_20 (\rdata_reg[17]_i_20_n_3 ),
        .\rdata_reg[17]_i_21 (\rdata_reg[17]_i_21_n_3 ),
        .\rdata_reg[17]_i_22 (\rdata_reg[17]_i_22_n_3 ),
        .\rdata_reg[17]_i_23 (\rdata_reg[17]_i_23_n_3 ),
        .\rdata_reg[17]_i_8 (\rdata_reg[17]_i_8_n_3 ),
        .\rdata_reg[18]_i_11 (\rdata_reg[18]_i_11_n_3 ),
        .\rdata_reg[18]_i_13 (\rdata_reg[18]_i_13_n_3 ),
        .\rdata_reg[18]_i_14 (\rdata_reg[18]_i_14_n_3 ),
        .\rdata_reg[18]_i_15 (\rdata_reg[18]_i_15_n_3 ),
        .\rdata_reg[18]_i_18 (\rdata_reg[18]_i_18_n_3 ),
        .\rdata_reg[18]_i_19 (\rdata_reg[18]_i_19_n_3 ),
        .\rdata_reg[18]_i_20 (\rdata_reg[18]_i_20_n_3 ),
        .\rdata_reg[18]_i_21 (\rdata_reg[18]_i_21_n_3 ),
        .\rdata_reg[18]_i_22 (\rdata_reg[18]_i_22_n_3 ),
        .\rdata_reg[18]_i_23 (\rdata_reg[18]_i_23_n_3 ),
        .\rdata_reg[18]_i_8 (\rdata_reg[18]_i_8_n_3 ),
        .\rdata_reg[19]_i_11 (\rdata_reg[19]_i_11_n_3 ),
        .\rdata_reg[19]_i_13 (\rdata_reg[19]_i_13_n_3 ),
        .\rdata_reg[19]_i_14 (\rdata_reg[19]_i_14_n_3 ),
        .\rdata_reg[19]_i_15 (\rdata_reg[19]_i_15_n_3 ),
        .\rdata_reg[19]_i_18 (\rdata_reg[19]_i_18_n_3 ),
        .\rdata_reg[19]_i_19 (\rdata_reg[19]_i_19_n_3 ),
        .\rdata_reg[19]_i_20 (\rdata_reg[19]_i_20_n_3 ),
        .\rdata_reg[19]_i_21 (\rdata_reg[19]_i_21_n_3 ),
        .\rdata_reg[19]_i_22 (\rdata_reg[19]_i_22_n_3 ),
        .\rdata_reg[19]_i_23 (\rdata_reg[19]_i_23_n_3 ),
        .\rdata_reg[19]_i_8 (\rdata_reg[19]_i_8_n_3 ),
        .\rdata_reg[1]_i_15 (\rdata_reg[1]_i_15_n_3 ),
        .\rdata_reg[1]_i_16 (\rdata_reg[1]_i_16_n_3 ),
        .\rdata_reg[1]_i_17 (\rdata_reg[1]_i_17_n_3 ),
        .\rdata_reg[1]_i_20 (\rdata_reg[1]_i_20_n_3 ),
        .\rdata_reg[1]_i_21 (\rdata_reg[1]_i_21_n_3 ),
        .\rdata_reg[1]_i_23 (\rdata_reg[1]_i_23_n_3 ),
        .\rdata_reg[1]_i_24 (\rdata_reg[1]_i_24_n_3 ),
        .\rdata_reg[1]_i_25 (\rdata_reg[1]_i_25_n_3 ),
        .\rdata_reg[1]_i_26 (\rdata_reg[1]_i_26_n_3 ),
        .\rdata_reg[1]_i_27 (\rdata_reg[1]_i_27_n_3 ),
        .\rdata_reg[1]_i_8 (\rdata_reg[1]_i_8_n_3 ),
        .\rdata_reg[20]_i_11 (\rdata_reg[20]_i_11_n_3 ),
        .\rdata_reg[20]_i_13 (\rdata_reg[20]_i_13_n_3 ),
        .\rdata_reg[20]_i_14 (\rdata_reg[20]_i_14_n_3 ),
        .\rdata_reg[20]_i_15 (\rdata_reg[20]_i_15_n_3 ),
        .\rdata_reg[20]_i_18 (\rdata_reg[20]_i_18_n_3 ),
        .\rdata_reg[20]_i_19 (\rdata_reg[20]_i_19_n_3 ),
        .\rdata_reg[20]_i_20 (\rdata_reg[20]_i_20_n_3 ),
        .\rdata_reg[20]_i_21 (\rdata_reg[20]_i_21_n_3 ),
        .\rdata_reg[20]_i_22 (\rdata_reg[20]_i_22_n_3 ),
        .\rdata_reg[20]_i_23 (\rdata_reg[20]_i_23_n_3 ),
        .\rdata_reg[20]_i_8 (\rdata_reg[20]_i_8_n_3 ),
        .\rdata_reg[21]_i_11 (\rdata_reg[21]_i_11_n_3 ),
        .\rdata_reg[21]_i_13 (\rdata_reg[21]_i_13_n_3 ),
        .\rdata_reg[21]_i_14 (\rdata_reg[21]_i_14_n_3 ),
        .\rdata_reg[21]_i_15 (\rdata_reg[21]_i_15_n_3 ),
        .\rdata_reg[21]_i_18 (\rdata_reg[21]_i_18_n_3 ),
        .\rdata_reg[21]_i_19 (\rdata_reg[21]_i_19_n_3 ),
        .\rdata_reg[21]_i_20 (\rdata_reg[21]_i_20_n_3 ),
        .\rdata_reg[21]_i_21 (\rdata_reg[21]_i_21_n_3 ),
        .\rdata_reg[21]_i_22 (\rdata_reg[21]_i_22_n_3 ),
        .\rdata_reg[21]_i_23 (\rdata_reg[21]_i_23_n_3 ),
        .\rdata_reg[21]_i_8 (\rdata_reg[21]_i_8_n_3 ),
        .\rdata_reg[22]_i_11 (\rdata_reg[22]_i_11_n_3 ),
        .\rdata_reg[22]_i_13 (\rdata_reg[22]_i_13_n_3 ),
        .\rdata_reg[22]_i_14 (\rdata_reg[22]_i_14_n_3 ),
        .\rdata_reg[22]_i_15 (\rdata_reg[22]_i_15_n_3 ),
        .\rdata_reg[22]_i_18 (\rdata_reg[22]_i_18_n_3 ),
        .\rdata_reg[22]_i_19 (\rdata_reg[22]_i_19_n_3 ),
        .\rdata_reg[22]_i_20 (\rdata_reg[22]_i_20_n_3 ),
        .\rdata_reg[22]_i_21 (\rdata_reg[22]_i_21_n_3 ),
        .\rdata_reg[22]_i_22 (\rdata_reg[22]_i_22_n_3 ),
        .\rdata_reg[22]_i_23 (\rdata_reg[22]_i_23_n_3 ),
        .\rdata_reg[22]_i_8 (\rdata_reg[22]_i_8_n_3 ),
        .\rdata_reg[23]_i_11 (\rdata_reg[23]_i_11_n_3 ),
        .\rdata_reg[23]_i_13 (\rdata_reg[23]_i_13_n_3 ),
        .\rdata_reg[23]_i_14 (\rdata_reg[23]_i_14_n_3 ),
        .\rdata_reg[23]_i_15 (\rdata_reg[23]_i_15_n_3 ),
        .\rdata_reg[23]_i_18 (\rdata_reg[23]_i_18_n_3 ),
        .\rdata_reg[23]_i_19 (\rdata_reg[23]_i_19_n_3 ),
        .\rdata_reg[23]_i_20 (\rdata_reg[23]_i_20_n_3 ),
        .\rdata_reg[23]_i_21 (\rdata_reg[23]_i_21_n_3 ),
        .\rdata_reg[23]_i_22 (\rdata_reg[23]_i_22_n_3 ),
        .\rdata_reg[23]_i_23 (\rdata_reg[23]_i_23_n_3 ),
        .\rdata_reg[23]_i_8 (\rdata_reg[23]_i_8_n_3 ),
        .\rdata_reg[24]_i_11 (\rdata_reg[24]_i_11_n_3 ),
        .\rdata_reg[24]_i_13 (\rdata_reg[24]_i_13_n_3 ),
        .\rdata_reg[24]_i_14 (\rdata_reg[24]_i_14_n_3 ),
        .\rdata_reg[24]_i_15 (\rdata_reg[24]_i_15_n_3 ),
        .\rdata_reg[24]_i_18 (\rdata_reg[24]_i_18_n_3 ),
        .\rdata_reg[24]_i_19 (\rdata_reg[24]_i_19_n_3 ),
        .\rdata_reg[24]_i_20 (\rdata_reg[24]_i_20_n_3 ),
        .\rdata_reg[24]_i_21 (\rdata_reg[24]_i_21_n_3 ),
        .\rdata_reg[24]_i_22 (\rdata_reg[24]_i_22_n_3 ),
        .\rdata_reg[24]_i_23 (\rdata_reg[24]_i_23_n_3 ),
        .\rdata_reg[24]_i_8 (\rdata_reg[24]_i_8_n_3 ),
        .\rdata_reg[25]_i_11 (\rdata_reg[25]_i_11_n_3 ),
        .\rdata_reg[25]_i_13 (\rdata_reg[25]_i_13_n_3 ),
        .\rdata_reg[25]_i_14 (\rdata_reg[25]_i_14_n_3 ),
        .\rdata_reg[25]_i_15 (\rdata_reg[25]_i_15_n_3 ),
        .\rdata_reg[25]_i_18 (\rdata_reg[25]_i_18_n_3 ),
        .\rdata_reg[25]_i_19 (\rdata_reg[25]_i_19_n_3 ),
        .\rdata_reg[25]_i_20 (\rdata_reg[25]_i_20_n_3 ),
        .\rdata_reg[25]_i_21 (\rdata_reg[25]_i_21_n_3 ),
        .\rdata_reg[25]_i_22 (\rdata_reg[25]_i_22_n_3 ),
        .\rdata_reg[25]_i_23 (\rdata_reg[25]_i_23_n_3 ),
        .\rdata_reg[25]_i_8 (\rdata_reg[25]_i_8_n_3 ),
        .\rdata_reg[26]_i_11 (\rdata_reg[26]_i_11_n_3 ),
        .\rdata_reg[26]_i_13 (\rdata_reg[26]_i_13_n_3 ),
        .\rdata_reg[26]_i_14 (\rdata_reg[26]_i_14_n_3 ),
        .\rdata_reg[26]_i_15 (\rdata_reg[26]_i_15_n_3 ),
        .\rdata_reg[26]_i_18 (\rdata_reg[26]_i_18_n_3 ),
        .\rdata_reg[26]_i_19 (\rdata_reg[26]_i_19_n_3 ),
        .\rdata_reg[26]_i_20 (\rdata_reg[26]_i_20_n_3 ),
        .\rdata_reg[26]_i_21 (\rdata_reg[26]_i_21_n_3 ),
        .\rdata_reg[26]_i_22 (\rdata_reg[26]_i_22_n_3 ),
        .\rdata_reg[26]_i_23 (\rdata_reg[26]_i_23_n_3 ),
        .\rdata_reg[26]_i_8 (\rdata_reg[26]_i_8_n_3 ),
        .\rdata_reg[27]_i_11 (\rdata_reg[27]_i_11_n_3 ),
        .\rdata_reg[27]_i_13 (\rdata_reg[27]_i_13_n_3 ),
        .\rdata_reg[27]_i_14 (\rdata_reg[27]_i_14_n_3 ),
        .\rdata_reg[27]_i_15 (\rdata_reg[27]_i_15_n_3 ),
        .\rdata_reg[27]_i_18 (\rdata_reg[27]_i_18_n_3 ),
        .\rdata_reg[27]_i_19 (\rdata_reg[27]_i_19_n_3 ),
        .\rdata_reg[27]_i_20 (\rdata_reg[27]_i_20_n_3 ),
        .\rdata_reg[27]_i_21 (\rdata_reg[27]_i_21_n_3 ),
        .\rdata_reg[27]_i_22 (\rdata_reg[27]_i_22_n_3 ),
        .\rdata_reg[27]_i_23 (\rdata_reg[27]_i_23_n_3 ),
        .\rdata_reg[27]_i_8 (\rdata_reg[27]_i_8_n_3 ),
        .\rdata_reg[28]_i_11 (\rdata_reg[28]_i_11_n_3 ),
        .\rdata_reg[28]_i_13 (\rdata_reg[28]_i_13_n_3 ),
        .\rdata_reg[28]_i_14 (\rdata_reg[28]_i_14_n_3 ),
        .\rdata_reg[28]_i_15 (\rdata_reg[28]_i_15_n_3 ),
        .\rdata_reg[28]_i_18 (\rdata_reg[28]_i_18_n_3 ),
        .\rdata_reg[28]_i_19 (\rdata_reg[28]_i_19_n_3 ),
        .\rdata_reg[28]_i_20 (\rdata_reg[28]_i_20_n_3 ),
        .\rdata_reg[28]_i_21 (\rdata_reg[28]_i_21_n_3 ),
        .\rdata_reg[28]_i_22 (\rdata_reg[28]_i_22_n_3 ),
        .\rdata_reg[28]_i_23 (\rdata_reg[28]_i_23_n_3 ),
        .\rdata_reg[28]_i_8 (\rdata_reg[28]_i_8_n_3 ),
        .\rdata_reg[29]_i_11 (\rdata_reg[29]_i_11_n_3 ),
        .\rdata_reg[29]_i_13 (\rdata_reg[29]_i_13_n_3 ),
        .\rdata_reg[29]_i_14 (\rdata_reg[29]_i_14_n_3 ),
        .\rdata_reg[29]_i_15 (\rdata_reg[29]_i_15_n_3 ),
        .\rdata_reg[29]_i_18 (\rdata_reg[29]_i_18_n_3 ),
        .\rdata_reg[29]_i_19 (\rdata_reg[29]_i_19_n_3 ),
        .\rdata_reg[29]_i_20 (\rdata_reg[29]_i_20_n_3 ),
        .\rdata_reg[29]_i_21 (\rdata_reg[29]_i_21_n_3 ),
        .\rdata_reg[29]_i_22 (\rdata_reg[29]_i_22_n_3 ),
        .\rdata_reg[29]_i_23 (\rdata_reg[29]_i_23_n_3 ),
        .\rdata_reg[29]_i_8 (\rdata_reg[29]_i_8_n_3 ),
        .\rdata_reg[2]_i_10 (\rdata_reg[2]_i_10_n_3 ),
        .\rdata_reg[2]_i_13 (\rdata_reg[2]_i_13_n_3 ),
        .\rdata_reg[2]_i_14 (\rdata_reg[2]_i_14_n_3 ),
        .\rdata_reg[2]_i_16 (\rdata_reg[2]_i_16_n_3 ),
        .\rdata_reg[2]_i_18 (\rdata_reg[2]_i_18_n_3 ),
        .\rdata_reg[2]_i_20 (\rdata_reg[2]_i_20_n_3 ),
        .\rdata_reg[2]_i_21 (\rdata_reg[2]_i_21_n_3 ),
        .\rdata_reg[2]_i_22 (\rdata_reg[2]_i_22_n_3 ),
        .\rdata_reg[2]_i_23 (\rdata_reg[2]_i_23_n_3 ),
        .\rdata_reg[2]_i_24 (\rdata_reg[2]_i_24_n_3 ),
        .\rdata_reg[2]_i_8 (\rdata_reg[2]_i_8_n_3 ),
        .\rdata_reg[30]_i_11 (\rdata_reg[30]_i_11_n_3 ),
        .\rdata_reg[30]_i_13 (\rdata_reg[30]_i_13_n_3 ),
        .\rdata_reg[30]_i_14 (\rdata_reg[30]_i_14_n_3 ),
        .\rdata_reg[30]_i_15 (\rdata_reg[30]_i_15_n_3 ),
        .\rdata_reg[30]_i_18 (\rdata_reg[30]_i_18_n_3 ),
        .\rdata_reg[30]_i_19 (\rdata_reg[30]_i_19_n_3 ),
        .\rdata_reg[30]_i_20 (\rdata_reg[30]_i_20_n_3 ),
        .\rdata_reg[30]_i_21 (\rdata_reg[30]_i_21_n_3 ),
        .\rdata_reg[30]_i_22 (\rdata_reg[30]_i_22_n_3 ),
        .\rdata_reg[30]_i_23 (\rdata_reg[30]_i_23_n_3 ),
        .\rdata_reg[30]_i_8 (\rdata_reg[30]_i_8_n_3 ),
        .\rdata_reg[31]_i_12 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_291,cnn_fc_i50_o10_CTRL_s_axi_U_n_292,cnn_fc_i50_o10_CTRL_s_axi_U_n_293,cnn_fc_i50_o10_CTRL_s_axi_U_n_294,cnn_fc_i50_o10_CTRL_s_axi_U_n_295,cnn_fc_i50_o10_CTRL_s_axi_U_n_296,cnn_fc_i50_o10_CTRL_s_axi_U_n_297,cnn_fc_i50_o10_CTRL_s_axi_U_n_298,cnn_fc_i50_o10_CTRL_s_axi_U_n_299,cnn_fc_i50_o10_CTRL_s_axi_U_n_300,cnn_fc_i50_o10_CTRL_s_axi_U_n_301,cnn_fc_i50_o10_CTRL_s_axi_U_n_302,cnn_fc_i50_o10_CTRL_s_axi_U_n_303,cnn_fc_i50_o10_CTRL_s_axi_U_n_304,cnn_fc_i50_o10_CTRL_s_axi_U_n_305,cnn_fc_i50_o10_CTRL_s_axi_U_n_306,cnn_fc_i50_o10_CTRL_s_axi_U_n_307,cnn_fc_i50_o10_CTRL_s_axi_U_n_308,cnn_fc_i50_o10_CTRL_s_axi_U_n_309,cnn_fc_i50_o10_CTRL_s_axi_U_n_310,cnn_fc_i50_o10_CTRL_s_axi_U_n_311,cnn_fc_i50_o10_CTRL_s_axi_U_n_312,cnn_fc_i50_o10_CTRL_s_axi_U_n_313,cnn_fc_i50_o10_CTRL_s_axi_U_n_314,cnn_fc_i50_o10_CTRL_s_axi_U_n_315,cnn_fc_i50_o10_CTRL_s_axi_U_n_316,cnn_fc_i50_o10_CTRL_s_axi_U_n_317,cnn_fc_i50_o10_CTRL_s_axi_U_n_318,cnn_fc_i50_o10_CTRL_s_axi_U_n_319,cnn_fc_i50_o10_CTRL_s_axi_U_n_320,cnn_fc_i50_o10_CTRL_s_axi_U_n_321,cnn_fc_i50_o10_CTRL_s_axi_U_n_322}),
        .\rdata_reg[31]_i_12_0 (\rdata_reg[31]_i_12_n_3 ),
        .\rdata_reg[31]_i_13 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1086),
        .\rdata_reg[31]_i_13_0 (\rdata_reg[31]_i_13_n_3 ),
        .\rdata_reg[31]_i_17 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_99,cnn_fc_i50_o10_CTRL_s_axi_U_n_100,cnn_fc_i50_o10_CTRL_s_axi_U_n_101,cnn_fc_i50_o10_CTRL_s_axi_U_n_102,cnn_fc_i50_o10_CTRL_s_axi_U_n_103,cnn_fc_i50_o10_CTRL_s_axi_U_n_104,cnn_fc_i50_o10_CTRL_s_axi_U_n_105,cnn_fc_i50_o10_CTRL_s_axi_U_n_106,cnn_fc_i50_o10_CTRL_s_axi_U_n_107,cnn_fc_i50_o10_CTRL_s_axi_U_n_108,cnn_fc_i50_o10_CTRL_s_axi_U_n_109,cnn_fc_i50_o10_CTRL_s_axi_U_n_110,cnn_fc_i50_o10_CTRL_s_axi_U_n_111,cnn_fc_i50_o10_CTRL_s_axi_U_n_112,cnn_fc_i50_o10_CTRL_s_axi_U_n_113,cnn_fc_i50_o10_CTRL_s_axi_U_n_114,cnn_fc_i50_o10_CTRL_s_axi_U_n_115,cnn_fc_i50_o10_CTRL_s_axi_U_n_116,cnn_fc_i50_o10_CTRL_s_axi_U_n_117,cnn_fc_i50_o10_CTRL_s_axi_U_n_118,cnn_fc_i50_o10_CTRL_s_axi_U_n_119,cnn_fc_i50_o10_CTRL_s_axi_U_n_120,cnn_fc_i50_o10_CTRL_s_axi_U_n_121,cnn_fc_i50_o10_CTRL_s_axi_U_n_122,cnn_fc_i50_o10_CTRL_s_axi_U_n_123,cnn_fc_i50_o10_CTRL_s_axi_U_n_124,cnn_fc_i50_o10_CTRL_s_axi_U_n_125,cnn_fc_i50_o10_CTRL_s_axi_U_n_126,cnn_fc_i50_o10_CTRL_s_axi_U_n_127,cnn_fc_i50_o10_CTRL_s_axi_U_n_128,cnn_fc_i50_o10_CTRL_s_axi_U_n_129,cnn_fc_i50_o10_CTRL_s_axi_U_n_130}),
        .\rdata_reg[31]_i_17_0 (\rdata_reg[31]_i_17_n_3 ),
        .\rdata_reg[31]_i_18 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1083),
        .\rdata_reg[31]_i_18_0 (\rdata_reg[31]_i_18_n_3 ),
        .\rdata_reg[31]_i_20 (cnn_fc_i50_o10_CTRL_s_axi_U_n_713),
        .\rdata_reg[31]_i_20_0 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1092),
        .\rdata_reg[31]_i_20_1 (\rdata_reg[31]_i_20_n_3 ),
        .\rdata_reg[31]_i_21 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_675,cnn_fc_i50_o10_CTRL_s_axi_U_n_676,cnn_fc_i50_o10_CTRL_s_axi_U_n_677,cnn_fc_i50_o10_CTRL_s_axi_U_n_678,cnn_fc_i50_o10_CTRL_s_axi_U_n_679,cnn_fc_i50_o10_CTRL_s_axi_U_n_680,cnn_fc_i50_o10_CTRL_s_axi_U_n_681,cnn_fc_i50_o10_CTRL_s_axi_U_n_682,cnn_fc_i50_o10_CTRL_s_axi_U_n_683,cnn_fc_i50_o10_CTRL_s_axi_U_n_684,cnn_fc_i50_o10_CTRL_s_axi_U_n_685,cnn_fc_i50_o10_CTRL_s_axi_U_n_686,cnn_fc_i50_o10_CTRL_s_axi_U_n_687,cnn_fc_i50_o10_CTRL_s_axi_U_n_688,cnn_fc_i50_o10_CTRL_s_axi_U_n_689,cnn_fc_i50_o10_CTRL_s_axi_U_n_690,cnn_fc_i50_o10_CTRL_s_axi_U_n_691,cnn_fc_i50_o10_CTRL_s_axi_U_n_692,cnn_fc_i50_o10_CTRL_s_axi_U_n_693,cnn_fc_i50_o10_CTRL_s_axi_U_n_694,cnn_fc_i50_o10_CTRL_s_axi_U_n_695,cnn_fc_i50_o10_CTRL_s_axi_U_n_696,cnn_fc_i50_o10_CTRL_s_axi_U_n_697,cnn_fc_i50_o10_CTRL_s_axi_U_n_698,cnn_fc_i50_o10_CTRL_s_axi_U_n_699,cnn_fc_i50_o10_CTRL_s_axi_U_n_700,cnn_fc_i50_o10_CTRL_s_axi_U_n_701,cnn_fc_i50_o10_CTRL_s_axi_U_n_702,cnn_fc_i50_o10_CTRL_s_axi_U_n_703,cnn_fc_i50_o10_CTRL_s_axi_U_n_704,cnn_fc_i50_o10_CTRL_s_axi_U_n_705,cnn_fc_i50_o10_CTRL_s_axi_U_n_706}),
        .\rdata_reg[31]_i_21_0 (\rdata_reg[31]_i_21_n_3 ),
        .\rdata_reg[31]_i_24 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_611,cnn_fc_i50_o10_CTRL_s_axi_U_n_612,cnn_fc_i50_o10_CTRL_s_axi_U_n_613,cnn_fc_i50_o10_CTRL_s_axi_U_n_614,cnn_fc_i50_o10_CTRL_s_axi_U_n_615,cnn_fc_i50_o10_CTRL_s_axi_U_n_616,cnn_fc_i50_o10_CTRL_s_axi_U_n_617,cnn_fc_i50_o10_CTRL_s_axi_U_n_618,cnn_fc_i50_o10_CTRL_s_axi_U_n_619,cnn_fc_i50_o10_CTRL_s_axi_U_n_620,cnn_fc_i50_o10_CTRL_s_axi_U_n_621,cnn_fc_i50_o10_CTRL_s_axi_U_n_622,cnn_fc_i50_o10_CTRL_s_axi_U_n_623,cnn_fc_i50_o10_CTRL_s_axi_U_n_624,cnn_fc_i50_o10_CTRL_s_axi_U_n_625,cnn_fc_i50_o10_CTRL_s_axi_U_n_626,cnn_fc_i50_o10_CTRL_s_axi_U_n_627,cnn_fc_i50_o10_CTRL_s_axi_U_n_628,cnn_fc_i50_o10_CTRL_s_axi_U_n_629,cnn_fc_i50_o10_CTRL_s_axi_U_n_630,cnn_fc_i50_o10_CTRL_s_axi_U_n_631,cnn_fc_i50_o10_CTRL_s_axi_U_n_632,cnn_fc_i50_o10_CTRL_s_axi_U_n_633,cnn_fc_i50_o10_CTRL_s_axi_U_n_634,cnn_fc_i50_o10_CTRL_s_axi_U_n_635,cnn_fc_i50_o10_CTRL_s_axi_U_n_636,cnn_fc_i50_o10_CTRL_s_axi_U_n_637,cnn_fc_i50_o10_CTRL_s_axi_U_n_638,cnn_fc_i50_o10_CTRL_s_axi_U_n_639,cnn_fc_i50_o10_CTRL_s_axi_U_n_640,cnn_fc_i50_o10_CTRL_s_axi_U_n_641,cnn_fc_i50_o10_CTRL_s_axi_U_n_642}),
        .\rdata_reg[31]_i_24_0 (\rdata_reg[31]_i_24_n_3 ),
        .\rdata_reg[31]_i_25 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1091),
        .\rdata_reg[31]_i_25_0 (\rdata_reg[31]_i_25_n_3 ),
        .\rdata_reg[31]_i_27 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_547,cnn_fc_i50_o10_CTRL_s_axi_U_n_548,cnn_fc_i50_o10_CTRL_s_axi_U_n_549,cnn_fc_i50_o10_CTRL_s_axi_U_n_550,cnn_fc_i50_o10_CTRL_s_axi_U_n_551,cnn_fc_i50_o10_CTRL_s_axi_U_n_552,cnn_fc_i50_o10_CTRL_s_axi_U_n_553,cnn_fc_i50_o10_CTRL_s_axi_U_n_554,cnn_fc_i50_o10_CTRL_s_axi_U_n_555,cnn_fc_i50_o10_CTRL_s_axi_U_n_556,cnn_fc_i50_o10_CTRL_s_axi_U_n_557,cnn_fc_i50_o10_CTRL_s_axi_U_n_558,cnn_fc_i50_o10_CTRL_s_axi_U_n_559,cnn_fc_i50_o10_CTRL_s_axi_U_n_560,cnn_fc_i50_o10_CTRL_s_axi_U_n_561,cnn_fc_i50_o10_CTRL_s_axi_U_n_562,cnn_fc_i50_o10_CTRL_s_axi_U_n_563,cnn_fc_i50_o10_CTRL_s_axi_U_n_564,cnn_fc_i50_o10_CTRL_s_axi_U_n_565,cnn_fc_i50_o10_CTRL_s_axi_U_n_566,cnn_fc_i50_o10_CTRL_s_axi_U_n_567,cnn_fc_i50_o10_CTRL_s_axi_U_n_568,cnn_fc_i50_o10_CTRL_s_axi_U_n_569,cnn_fc_i50_o10_CTRL_s_axi_U_n_570,cnn_fc_i50_o10_CTRL_s_axi_U_n_571,cnn_fc_i50_o10_CTRL_s_axi_U_n_572,cnn_fc_i50_o10_CTRL_s_axi_U_n_573,cnn_fc_i50_o10_CTRL_s_axi_U_n_574,cnn_fc_i50_o10_CTRL_s_axi_U_n_575,cnn_fc_i50_o10_CTRL_s_axi_U_n_576,cnn_fc_i50_o10_CTRL_s_axi_U_n_577,cnn_fc_i50_o10_CTRL_s_axi_U_n_578}),
        .\rdata_reg[31]_i_27_0 (\rdata_reg[31]_i_27_n_3 ),
        .\rdata_reg[31]_i_28 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1090),
        .\rdata_reg[31]_i_28_0 (\rdata_reg[31]_i_28_n_3 ),
        .\rdata_reg[31]_i_31 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_355,cnn_fc_i50_o10_CTRL_s_axi_U_n_356,cnn_fc_i50_o10_CTRL_s_axi_U_n_357,cnn_fc_i50_o10_CTRL_s_axi_U_n_358,cnn_fc_i50_o10_CTRL_s_axi_U_n_359,cnn_fc_i50_o10_CTRL_s_axi_U_n_360,cnn_fc_i50_o10_CTRL_s_axi_U_n_361,cnn_fc_i50_o10_CTRL_s_axi_U_n_362,cnn_fc_i50_o10_CTRL_s_axi_U_n_363,cnn_fc_i50_o10_CTRL_s_axi_U_n_364,cnn_fc_i50_o10_CTRL_s_axi_U_n_365,cnn_fc_i50_o10_CTRL_s_axi_U_n_366,cnn_fc_i50_o10_CTRL_s_axi_U_n_367,cnn_fc_i50_o10_CTRL_s_axi_U_n_368,cnn_fc_i50_o10_CTRL_s_axi_U_n_369,cnn_fc_i50_o10_CTRL_s_axi_U_n_370,cnn_fc_i50_o10_CTRL_s_axi_U_n_371,cnn_fc_i50_o10_CTRL_s_axi_U_n_372,cnn_fc_i50_o10_CTRL_s_axi_U_n_373,cnn_fc_i50_o10_CTRL_s_axi_U_n_374,cnn_fc_i50_o10_CTRL_s_axi_U_n_375,cnn_fc_i50_o10_CTRL_s_axi_U_n_376,cnn_fc_i50_o10_CTRL_s_axi_U_n_377,cnn_fc_i50_o10_CTRL_s_axi_U_n_378,cnn_fc_i50_o10_CTRL_s_axi_U_n_379,cnn_fc_i50_o10_CTRL_s_axi_U_n_380,cnn_fc_i50_o10_CTRL_s_axi_U_n_381,cnn_fc_i50_o10_CTRL_s_axi_U_n_382,cnn_fc_i50_o10_CTRL_s_axi_U_n_383,cnn_fc_i50_o10_CTRL_s_axi_U_n_384,cnn_fc_i50_o10_CTRL_s_axi_U_n_385,cnn_fc_i50_o10_CTRL_s_axi_U_n_386}),
        .\rdata_reg[31]_i_31_0 (\rdata_reg[31]_i_31_n_3 ),
        .\rdata_reg[31]_i_34 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_227,cnn_fc_i50_o10_CTRL_s_axi_U_n_228,cnn_fc_i50_o10_CTRL_s_axi_U_n_229,cnn_fc_i50_o10_CTRL_s_axi_U_n_230,cnn_fc_i50_o10_CTRL_s_axi_U_n_231,cnn_fc_i50_o10_CTRL_s_axi_U_n_232,cnn_fc_i50_o10_CTRL_s_axi_U_n_233,cnn_fc_i50_o10_CTRL_s_axi_U_n_234,cnn_fc_i50_o10_CTRL_s_axi_U_n_235,cnn_fc_i50_o10_CTRL_s_axi_U_n_236,cnn_fc_i50_o10_CTRL_s_axi_U_n_237,cnn_fc_i50_o10_CTRL_s_axi_U_n_238,cnn_fc_i50_o10_CTRL_s_axi_U_n_239,cnn_fc_i50_o10_CTRL_s_axi_U_n_240,cnn_fc_i50_o10_CTRL_s_axi_U_n_241,cnn_fc_i50_o10_CTRL_s_axi_U_n_242,cnn_fc_i50_o10_CTRL_s_axi_U_n_243,cnn_fc_i50_o10_CTRL_s_axi_U_n_244,cnn_fc_i50_o10_CTRL_s_axi_U_n_245,cnn_fc_i50_o10_CTRL_s_axi_U_n_246,cnn_fc_i50_o10_CTRL_s_axi_U_n_247,cnn_fc_i50_o10_CTRL_s_axi_U_n_248,cnn_fc_i50_o10_CTRL_s_axi_U_n_249,cnn_fc_i50_o10_CTRL_s_axi_U_n_250,cnn_fc_i50_o10_CTRL_s_axi_U_n_251,cnn_fc_i50_o10_CTRL_s_axi_U_n_252,cnn_fc_i50_o10_CTRL_s_axi_U_n_253,cnn_fc_i50_o10_CTRL_s_axi_U_n_254,cnn_fc_i50_o10_CTRL_s_axi_U_n_255,cnn_fc_i50_o10_CTRL_s_axi_U_n_256,cnn_fc_i50_o10_CTRL_s_axi_U_n_257,cnn_fc_i50_o10_CTRL_s_axi_U_n_258}),
        .\rdata_reg[31]_i_34_0 (\rdata_reg[31]_i_34_n_3 ),
        .\rdata_reg[31]_i_35 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_163,cnn_fc_i50_o10_CTRL_s_axi_U_n_164,cnn_fc_i50_o10_CTRL_s_axi_U_n_165,cnn_fc_i50_o10_CTRL_s_axi_U_n_166,cnn_fc_i50_o10_CTRL_s_axi_U_n_167,cnn_fc_i50_o10_CTRL_s_axi_U_n_168,cnn_fc_i50_o10_CTRL_s_axi_U_n_169,cnn_fc_i50_o10_CTRL_s_axi_U_n_170,cnn_fc_i50_o10_CTRL_s_axi_U_n_171,cnn_fc_i50_o10_CTRL_s_axi_U_n_172,cnn_fc_i50_o10_CTRL_s_axi_U_n_173,cnn_fc_i50_o10_CTRL_s_axi_U_n_174,cnn_fc_i50_o10_CTRL_s_axi_U_n_175,cnn_fc_i50_o10_CTRL_s_axi_U_n_176,cnn_fc_i50_o10_CTRL_s_axi_U_n_177,cnn_fc_i50_o10_CTRL_s_axi_U_n_178,cnn_fc_i50_o10_CTRL_s_axi_U_n_179,cnn_fc_i50_o10_CTRL_s_axi_U_n_180,cnn_fc_i50_o10_CTRL_s_axi_U_n_181,cnn_fc_i50_o10_CTRL_s_axi_U_n_182,cnn_fc_i50_o10_CTRL_s_axi_U_n_183,cnn_fc_i50_o10_CTRL_s_axi_U_n_184,cnn_fc_i50_o10_CTRL_s_axi_U_n_185,cnn_fc_i50_o10_CTRL_s_axi_U_n_186,cnn_fc_i50_o10_CTRL_s_axi_U_n_187,cnn_fc_i50_o10_CTRL_s_axi_U_n_188,cnn_fc_i50_o10_CTRL_s_axi_U_n_189,cnn_fc_i50_o10_CTRL_s_axi_U_n_190,cnn_fc_i50_o10_CTRL_s_axi_U_n_191,cnn_fc_i50_o10_CTRL_s_axi_U_n_192,cnn_fc_i50_o10_CTRL_s_axi_U_n_193,cnn_fc_i50_o10_CTRL_s_axi_U_n_194}),
        .\rdata_reg[31]_i_35_0 (\rdata_reg[31]_i_35_n_3 ),
        .\rdata_reg[31]_i_37 (\rdata_reg[31]_i_37_n_3 ),
        .\rdata_reg[31]_i_43 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_483,cnn_fc_i50_o10_CTRL_s_axi_U_n_484,cnn_fc_i50_o10_CTRL_s_axi_U_n_485,cnn_fc_i50_o10_CTRL_s_axi_U_n_486,cnn_fc_i50_o10_CTRL_s_axi_U_n_487,cnn_fc_i50_o10_CTRL_s_axi_U_n_488,cnn_fc_i50_o10_CTRL_s_axi_U_n_489,cnn_fc_i50_o10_CTRL_s_axi_U_n_490,cnn_fc_i50_o10_CTRL_s_axi_U_n_491,cnn_fc_i50_o10_CTRL_s_axi_U_n_492,cnn_fc_i50_o10_CTRL_s_axi_U_n_493,cnn_fc_i50_o10_CTRL_s_axi_U_n_494,cnn_fc_i50_o10_CTRL_s_axi_U_n_495,cnn_fc_i50_o10_CTRL_s_axi_U_n_496,cnn_fc_i50_o10_CTRL_s_axi_U_n_497,cnn_fc_i50_o10_CTRL_s_axi_U_n_498,cnn_fc_i50_o10_CTRL_s_axi_U_n_499,cnn_fc_i50_o10_CTRL_s_axi_U_n_500,cnn_fc_i50_o10_CTRL_s_axi_U_n_501,cnn_fc_i50_o10_CTRL_s_axi_U_n_502,cnn_fc_i50_o10_CTRL_s_axi_U_n_503,cnn_fc_i50_o10_CTRL_s_axi_U_n_504,cnn_fc_i50_o10_CTRL_s_axi_U_n_505,cnn_fc_i50_o10_CTRL_s_axi_U_n_506,cnn_fc_i50_o10_CTRL_s_axi_U_n_507,cnn_fc_i50_o10_CTRL_s_axi_U_n_508,cnn_fc_i50_o10_CTRL_s_axi_U_n_509,cnn_fc_i50_o10_CTRL_s_axi_U_n_510,cnn_fc_i50_o10_CTRL_s_axi_U_n_511,cnn_fc_i50_o10_CTRL_s_axi_U_n_512,cnn_fc_i50_o10_CTRL_s_axi_U_n_513,cnn_fc_i50_o10_CTRL_s_axi_U_n_514}),
        .\rdata_reg[31]_i_43_0 (\rdata_reg[31]_i_43_n_3 ),
        .\rdata_reg[31]_i_44 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_419,cnn_fc_i50_o10_CTRL_s_axi_U_n_420,cnn_fc_i50_o10_CTRL_s_axi_U_n_421,cnn_fc_i50_o10_CTRL_s_axi_U_n_422,cnn_fc_i50_o10_CTRL_s_axi_U_n_423,cnn_fc_i50_o10_CTRL_s_axi_U_n_424,cnn_fc_i50_o10_CTRL_s_axi_U_n_425,cnn_fc_i50_o10_CTRL_s_axi_U_n_426,cnn_fc_i50_o10_CTRL_s_axi_U_n_427,cnn_fc_i50_o10_CTRL_s_axi_U_n_428,cnn_fc_i50_o10_CTRL_s_axi_U_n_429,cnn_fc_i50_o10_CTRL_s_axi_U_n_430,cnn_fc_i50_o10_CTRL_s_axi_U_n_431,cnn_fc_i50_o10_CTRL_s_axi_U_n_432,cnn_fc_i50_o10_CTRL_s_axi_U_n_433,cnn_fc_i50_o10_CTRL_s_axi_U_n_434,cnn_fc_i50_o10_CTRL_s_axi_U_n_435,cnn_fc_i50_o10_CTRL_s_axi_U_n_436,cnn_fc_i50_o10_CTRL_s_axi_U_n_437,cnn_fc_i50_o10_CTRL_s_axi_U_n_438,cnn_fc_i50_o10_CTRL_s_axi_U_n_439,cnn_fc_i50_o10_CTRL_s_axi_U_n_440,cnn_fc_i50_o10_CTRL_s_axi_U_n_441,cnn_fc_i50_o10_CTRL_s_axi_U_n_442,cnn_fc_i50_o10_CTRL_s_axi_U_n_443,cnn_fc_i50_o10_CTRL_s_axi_U_n_444,cnn_fc_i50_o10_CTRL_s_axi_U_n_445,cnn_fc_i50_o10_CTRL_s_axi_U_n_446,cnn_fc_i50_o10_CTRL_s_axi_U_n_447,cnn_fc_i50_o10_CTRL_s_axi_U_n_448,cnn_fc_i50_o10_CTRL_s_axi_U_n_449,cnn_fc_i50_o10_CTRL_s_axi_U_n_450}),
        .\rdata_reg[31]_i_44_0 (\rdata_reg[31]_i_44_n_3 ),
        .\rdata_reg[3]_i_10 (\rdata_reg[3]_i_10_n_3 ),
        .\rdata_reg[3]_i_13 (\rdata_reg[3]_i_13_n_3 ),
        .\rdata_reg[3]_i_14 (\rdata_reg[3]_i_14_n_3 ),
        .\rdata_reg[3]_i_16 (\rdata_reg[3]_i_16_n_3 ),
        .\rdata_reg[3]_i_18 (\rdata_reg[3]_i_18_n_3 ),
        .\rdata_reg[3]_i_20 (\rdata_reg[3]_i_20_n_3 ),
        .\rdata_reg[3]_i_21 (\rdata_reg[3]_i_21_n_3 ),
        .\rdata_reg[3]_i_22 (\rdata_reg[3]_i_22_n_3 ),
        .\rdata_reg[3]_i_23 (\rdata_reg[3]_i_23_n_3 ),
        .\rdata_reg[3]_i_24 (\rdata_reg[3]_i_24_n_3 ),
        .\rdata_reg[3]_i_8 (\rdata_reg[3]_i_8_n_3 ),
        .\rdata_reg[4]_i_11 (\rdata_reg[4]_i_11_n_3 ),
        .\rdata_reg[4]_i_13 (\rdata_reg[4]_i_13_n_3 ),
        .\rdata_reg[4]_i_14 (\rdata_reg[4]_i_14_n_3 ),
        .\rdata_reg[4]_i_15 (\rdata_reg[4]_i_15_n_3 ),
        .\rdata_reg[4]_i_18 (\rdata_reg[4]_i_18_n_3 ),
        .\rdata_reg[4]_i_19 (\rdata_reg[4]_i_19_n_3 ),
        .\rdata_reg[4]_i_20 (\rdata_reg[4]_i_20_n_3 ),
        .\rdata_reg[4]_i_21 (\rdata_reg[4]_i_21_n_3 ),
        .\rdata_reg[4]_i_22 (\rdata_reg[4]_i_22_n_3 ),
        .\rdata_reg[4]_i_23 (\rdata_reg[4]_i_23_n_3 ),
        .\rdata_reg[4]_i_8 (\rdata_reg[4]_i_8_n_3 ),
        .\rdata_reg[5]_i_11 (\rdata_reg[5]_i_11_n_3 ),
        .\rdata_reg[5]_i_13 (\rdata_reg[5]_i_13_n_3 ),
        .\rdata_reg[5]_i_14 (\rdata_reg[5]_i_14_n_3 ),
        .\rdata_reg[5]_i_15 (\rdata_reg[5]_i_15_n_3 ),
        .\rdata_reg[5]_i_18 (\rdata_reg[5]_i_18_n_3 ),
        .\rdata_reg[5]_i_19 (\rdata_reg[5]_i_19_n_3 ),
        .\rdata_reg[5]_i_20 (\rdata_reg[5]_i_20_n_3 ),
        .\rdata_reg[5]_i_21 (\rdata_reg[5]_i_21_n_3 ),
        .\rdata_reg[5]_i_22 (\rdata_reg[5]_i_22_n_3 ),
        .\rdata_reg[5]_i_23 (\rdata_reg[5]_i_23_n_3 ),
        .\rdata_reg[5]_i_8 (\rdata_reg[5]_i_8_n_3 ),
        .\rdata_reg[6]_i_11 (\rdata_reg[6]_i_11_n_3 ),
        .\rdata_reg[6]_i_13 (\rdata_reg[6]_i_13_n_3 ),
        .\rdata_reg[6]_i_14 (\rdata_reg[6]_i_14_n_3 ),
        .\rdata_reg[6]_i_15 (\rdata_reg[6]_i_15_n_3 ),
        .\rdata_reg[6]_i_18 (\rdata_reg[6]_i_18_n_3 ),
        .\rdata_reg[6]_i_19 (\rdata_reg[6]_i_19_n_3 ),
        .\rdata_reg[6]_i_20 (\rdata_reg[6]_i_20_n_3 ),
        .\rdata_reg[6]_i_21 (\rdata_reg[6]_i_21_n_3 ),
        .\rdata_reg[6]_i_22 (\rdata_reg[6]_i_22_n_3 ),
        .\rdata_reg[6]_i_23 (\rdata_reg[6]_i_23_n_3 ),
        .\rdata_reg[6]_i_8 (\rdata_reg[6]_i_8_n_3 ),
        .\rdata_reg[7]_i_10 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1082),
        .\rdata_reg[7]_i_10_0 (\rdata_reg[7]_i_10_n_3 ),
        .\rdata_reg[7]_i_13 (\rdata_reg[7]_i_13_n_3 ),
        .\rdata_reg[7]_i_14 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1087),
        .\rdata_reg[7]_i_14_0 (\rdata_reg[7]_i_14_n_3 ),
        .\rdata_reg[7]_i_17 (\rdata_reg[7]_i_17_n_3 ),
        .\rdata_reg[7]_i_18 (\rdata_reg[7]_i_18_n_3 ),
        .\rdata_reg[7]_i_21 (\rdata_reg[7]_i_21_n_3 ),
        .\rdata_reg[7]_i_22 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1089),
        .\rdata_reg[7]_i_22_0 (\rdata_reg[7]_i_22_n_3 ),
        .\rdata_reg[7]_i_25 (\rdata_reg[7]_i_25_n_3 ),
        .\rdata_reg[7]_i_26 (cnn_fc_i50_o10_CTRL_s_axi_U_n_1084),
        .\rdata_reg[7]_i_26_0 (\rdata_reg[7]_i_26_n_3 ),
        .\rdata_reg[7]_i_29 (\rdata_reg[7]_i_29_n_3 ),
        .\rdata_reg[7]_i_32 (\rdata_reg[7]_i_32_n_3 ),
        .\rdata_reg[7]_i_33 (\rdata_reg[7]_i_33_n_3 ),
        .\rdata_reg[7]_i_35 (\rdata_reg[7]_i_35_n_3 ),
        .\rdata_reg[7]_i_37 (\rdata_reg[7]_i_37_n_3 ),
        .\rdata_reg[7]_i_9 (\rdata_reg[7]_i_9_n_3 ),
        .\rdata_reg[8]_i_11 (\rdata_reg[8]_i_11_n_3 ),
        .\rdata_reg[8]_i_13 (\rdata_reg[8]_i_13_n_3 ),
        .\rdata_reg[8]_i_14 (\rdata_reg[8]_i_14_n_3 ),
        .\rdata_reg[8]_i_15 (\rdata_reg[8]_i_15_n_3 ),
        .\rdata_reg[8]_i_18 (\rdata_reg[8]_i_18_n_3 ),
        .\rdata_reg[8]_i_19 (\rdata_reg[8]_i_19_n_3 ),
        .\rdata_reg[8]_i_20 (\rdata_reg[8]_i_20_n_3 ),
        .\rdata_reg[8]_i_21 (\rdata_reg[8]_i_21_n_3 ),
        .\rdata_reg[8]_i_22 (\rdata_reg[8]_i_22_n_3 ),
        .\rdata_reg[8]_i_23 (\rdata_reg[8]_i_23_n_3 ),
        .\rdata_reg[8]_i_8 (\rdata_reg[8]_i_8_n_3 ),
        .\rdata_reg[9]_i_11 (\rdata_reg[9]_i_11_n_3 ),
        .\rdata_reg[9]_i_13 (\rdata_reg[9]_i_13_n_3 ),
        .\rdata_reg[9]_i_14 (\rdata_reg[9]_i_14_n_3 ),
        .\rdata_reg[9]_i_15 (\rdata_reg[9]_i_15_n_3 ),
        .\rdata_reg[9]_i_18 (\rdata_reg[9]_i_18_n_3 ),
        .\rdata_reg[9]_i_19 (\rdata_reg[9]_i_19_n_3 ),
        .\rdata_reg[9]_i_20 (\rdata_reg[9]_i_20_n_3 ),
        .\rdata_reg[9]_i_21 (\rdata_reg[9]_i_21_n_3 ),
        .\rdata_reg[9]_i_22 (\rdata_reg[9]_i_22_n_3 ),
        .\rdata_reg[9]_i_23 (\rdata_reg[9]_i_23_n_3 ),
        .\rdata_reg[9]_i_8 (\rdata_reg[9]_i_8_n_3 ),
        .\result_9_17_reg_590_reg[31]_i_16 ({cnn_fc_i50_o10_CTRL_s_axi_U_n_643,cnn_fc_i50_o10_CTRL_s_axi_U_n_644,cnn_fc_i50_o10_CTRL_s_axi_U_n_645,cnn_fc_i50_o10_CTRL_s_axi_U_n_646,cnn_fc_i50_o10_CTRL_s_axi_U_n_647,cnn_fc_i50_o10_CTRL_s_axi_U_n_648,cnn_fc_i50_o10_CTRL_s_axi_U_n_649,cnn_fc_i50_o10_CTRL_s_axi_U_n_650,cnn_fc_i50_o10_CTRL_s_axi_U_n_651,cnn_fc_i50_o10_CTRL_s_axi_U_n_652,cnn_fc_i50_o10_CTRL_s_axi_U_n_653,cnn_fc_i50_o10_CTRL_s_axi_U_n_654,cnn_fc_i50_o10_CTRL_s_axi_U_n_655,cnn_fc_i50_o10_CTRL_s_axi_U_n_656,cnn_fc_i50_o10_CTRL_s_axi_U_n_657,cnn_fc_i50_o10_CTRL_s_axi_U_n_658,cnn_fc_i50_o10_CTRL_s_axi_U_n_659,cnn_fc_i50_o10_CTRL_s_axi_U_n_660,cnn_fc_i50_o10_CTRL_s_axi_U_n_661,cnn_fc_i50_o10_CTRL_s_axi_U_n_662,cnn_fc_i50_o10_CTRL_s_axi_U_n_663,cnn_fc_i50_o10_CTRL_s_axi_U_n_664,cnn_fc_i50_o10_CTRL_s_axi_U_n_665,cnn_fc_i50_o10_CTRL_s_axi_U_n_666,cnn_fc_i50_o10_CTRL_s_axi_U_n_667,cnn_fc_i50_o10_CTRL_s_axi_U_n_668,cnn_fc_i50_o10_CTRL_s_axi_U_n_669,cnn_fc_i50_o10_CTRL_s_axi_U_n_670,cnn_fc_i50_o10_CTRL_s_axi_U_n_671,cnn_fc_i50_o10_CTRL_s_axi_U_n_672,cnn_fc_i50_o10_CTRL_s_axi_U_n_673,cnn_fc_i50_o10_CTRL_s_axi_U_n_674}),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_0_q0(weight_0_q0),
        .weight_1_q0(weight_1_q0),
        .weight_2_q0(weight_2_q0),
        .weight_3_q0(weight_3_q0),
        .weight_4_q0(weight_4_q0),
        .weight_5_q0(weight_5_q0),
        .weight_6_q0(weight_6_q0),
        .weight_7_q0(weight_7_q0),
        .weight_8_q0(weight_8_q0),
        .weight_9_q0(weight_9_q0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud cnn_fc_i50_o10_mucud_U3
       (.Q(ap_CS_fsm_state3),
        .\gen_write[1].mem_reg ({cnn_fc_i50_o10_CTRL_s_axi_U_n_643,cnn_fc_i50_o10_CTRL_s_axi_U_n_644,cnn_fc_i50_o10_CTRL_s_axi_U_n_645,cnn_fc_i50_o10_CTRL_s_axi_U_n_646,cnn_fc_i50_o10_CTRL_s_axi_U_n_647,cnn_fc_i50_o10_CTRL_s_axi_U_n_648,cnn_fc_i50_o10_CTRL_s_axi_U_n_649,cnn_fc_i50_o10_CTRL_s_axi_U_n_650,cnn_fc_i50_o10_CTRL_s_axi_U_n_651,cnn_fc_i50_o10_CTRL_s_axi_U_n_652,cnn_fc_i50_o10_CTRL_s_axi_U_n_653,cnn_fc_i50_o10_CTRL_s_axi_U_n_654,cnn_fc_i50_o10_CTRL_s_axi_U_n_655,cnn_fc_i50_o10_CTRL_s_axi_U_n_656,cnn_fc_i50_o10_CTRL_s_axi_U_n_657,cnn_fc_i50_o10_CTRL_s_axi_U_n_658,cnn_fc_i50_o10_CTRL_s_axi_U_n_659,cnn_fc_i50_o10_CTRL_s_axi_U_n_660,cnn_fc_i50_o10_CTRL_s_axi_U_n_661,cnn_fc_i50_o10_CTRL_s_axi_U_n_662,cnn_fc_i50_o10_CTRL_s_axi_U_n_663,cnn_fc_i50_o10_CTRL_s_axi_U_n_664,cnn_fc_i50_o10_CTRL_s_axi_U_n_665,cnn_fc_i50_o10_CTRL_s_axi_U_n_666,cnn_fc_i50_o10_CTRL_s_axi_U_n_667,cnn_fc_i50_o10_CTRL_s_axi_U_n_668,cnn_fc_i50_o10_CTRL_s_axi_U_n_669,cnn_fc_i50_o10_CTRL_s_axi_U_n_670,cnn_fc_i50_o10_CTRL_s_axi_U_n_671,cnn_fc_i50_o10_CTRL_s_axi_U_n_672,cnn_fc_i50_o10_CTRL_s_axi_U_n_673,cnn_fc_i50_o10_CTRL_s_axi_U_n_674}),
        .\i1_reg_601_reg[3] (i1_reg_601),
        .out({cnn_fc_i50_o10_mucud_U3_n_3,cnn_fc_i50_o10_mucud_U3_n_4,cnn_fc_i50_o10_mucud_U3_n_5,cnn_fc_i50_o10_mucud_U3_n_6,cnn_fc_i50_o10_mucud_U3_n_7,cnn_fc_i50_o10_mucud_U3_n_8,cnn_fc_i50_o10_mucud_U3_n_9,cnn_fc_i50_o10_mucud_U3_n_10,cnn_fc_i50_o10_mucud_U3_n_11,cnn_fc_i50_o10_mucud_U3_n_12,cnn_fc_i50_o10_mucud_U3_n_13,cnn_fc_i50_o10_mucud_U3_n_14,cnn_fc_i50_o10_mucud_U3_n_15,cnn_fc_i50_o10_mucud_U3_n_16,cnn_fc_i50_o10_mucud_U3_n_17,cnn_fc_i50_o10_mucud_U3_n_18,cnn_fc_i50_o10_mucud_U3_n_19,cnn_fc_i50_o10_mucud_U3_n_20,cnn_fc_i50_o10_mucud_U3_n_21,cnn_fc_i50_o10_mucud_U3_n_22,cnn_fc_i50_o10_mucud_U3_n_23,cnn_fc_i50_o10_mucud_U3_n_24,cnn_fc_i50_o10_mucud_U3_n_25,cnn_fc_i50_o10_mucud_U3_n_26,cnn_fc_i50_o10_mucud_U3_n_27,cnn_fc_i50_o10_mucud_U3_n_28,cnn_fc_i50_o10_mucud_U3_n_29,cnn_fc_i50_o10_mucud_U3_n_30,cnn_fc_i50_o10_mucud_U3_n_31,cnn_fc_i50_o10_mucud_U3_n_32,cnn_fc_i50_o10_mucud_U3_n_33,cnn_fc_i50_o10_mucud_U3_n_34}),
        .\result_8_2_reg_502_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_259,cnn_fc_i50_o10_mucud_U3_n_260,cnn_fc_i50_o10_mucud_U3_n_261,cnn_fc_i50_o10_mucud_U3_n_262,cnn_fc_i50_o10_mucud_U3_n_263,cnn_fc_i50_o10_mucud_U3_n_264,cnn_fc_i50_o10_mucud_U3_n_265,cnn_fc_i50_o10_mucud_U3_n_266,cnn_fc_i50_o10_mucud_U3_n_267,cnn_fc_i50_o10_mucud_U3_n_268,cnn_fc_i50_o10_mucud_U3_n_269,cnn_fc_i50_o10_mucud_U3_n_270,cnn_fc_i50_o10_mucud_U3_n_271,cnn_fc_i50_o10_mucud_U3_n_272,cnn_fc_i50_o10_mucud_U3_n_273,cnn_fc_i50_o10_mucud_U3_n_274,cnn_fc_i50_o10_mucud_U3_n_275,cnn_fc_i50_o10_mucud_U3_n_276,cnn_fc_i50_o10_mucud_U3_n_277,cnn_fc_i50_o10_mucud_U3_n_278,cnn_fc_i50_o10_mucud_U3_n_279,cnn_fc_i50_o10_mucud_U3_n_280,cnn_fc_i50_o10_mucud_U3_n_281,cnn_fc_i50_o10_mucud_U3_n_282,cnn_fc_i50_o10_mucud_U3_n_283,cnn_fc_i50_o10_mucud_U3_n_284,cnn_fc_i50_o10_mucud_U3_n_285,cnn_fc_i50_o10_mucud_U3_n_286,cnn_fc_i50_o10_mucud_U3_n_287,cnn_fc_i50_o10_mucud_U3_n_288,cnn_fc_i50_o10_mucud_U3_n_289,cnn_fc_i50_o10_mucud_U3_n_290}),
        .\result_8_2_reg_502_reg[31]_0 ({\result_8_2_reg_502_reg_n_3_[31] ,\result_8_2_reg_502_reg_n_3_[30] ,\result_8_2_reg_502_reg_n_3_[29] ,\result_8_2_reg_502_reg_n_3_[28] ,\result_8_2_reg_502_reg_n_3_[27] ,\result_8_2_reg_502_reg_n_3_[26] ,\result_8_2_reg_502_reg_n_3_[25] ,\result_8_2_reg_502_reg_n_3_[24] ,\result_8_2_reg_502_reg_n_3_[23] ,\result_8_2_reg_502_reg_n_3_[22] ,\result_8_2_reg_502_reg_n_3_[21] ,\result_8_2_reg_502_reg_n_3_[20] ,\result_8_2_reg_502_reg_n_3_[19] ,\result_8_2_reg_502_reg_n_3_[18] ,\result_8_2_reg_502_reg_n_3_[17] ,\result_8_2_reg_502_reg_n_3_[16] ,\result_8_2_reg_502_reg_n_3_[15] ,\result_8_2_reg_502_reg_n_3_[14] ,\result_8_2_reg_502_reg_n_3_[13] ,\result_8_2_reg_502_reg_n_3_[12] ,\result_8_2_reg_502_reg_n_3_[11] ,\result_8_2_reg_502_reg_n_3_[10] ,\result_8_2_reg_502_reg_n_3_[9] ,\result_8_2_reg_502_reg_n_3_[8] ,\result_8_2_reg_502_reg_n_3_[7] ,\result_8_2_reg_502_reg_n_3_[6] ,\result_8_2_reg_502_reg_n_3_[5] ,\result_8_2_reg_502_reg_n_3_[4] ,\result_8_2_reg_502_reg_n_3_[3] ,\result_8_2_reg_502_reg_n_3_[2] ,\result_8_2_reg_502_reg_n_3_[1] ,\result_8_2_reg_502_reg_n_3_[0] }),
        .\result_9_11_reg_557_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_99,cnn_fc_i50_o10_mucud_U3_n_100,cnn_fc_i50_o10_mucud_U3_n_101,cnn_fc_i50_o10_mucud_U3_n_102,cnn_fc_i50_o10_mucud_U3_n_103,cnn_fc_i50_o10_mucud_U3_n_104,cnn_fc_i50_o10_mucud_U3_n_105,cnn_fc_i50_o10_mucud_U3_n_106,cnn_fc_i50_o10_mucud_U3_n_107,cnn_fc_i50_o10_mucud_U3_n_108,cnn_fc_i50_o10_mucud_U3_n_109,cnn_fc_i50_o10_mucud_U3_n_110,cnn_fc_i50_o10_mucud_U3_n_111,cnn_fc_i50_o10_mucud_U3_n_112,cnn_fc_i50_o10_mucud_U3_n_113,cnn_fc_i50_o10_mucud_U3_n_114,cnn_fc_i50_o10_mucud_U3_n_115,cnn_fc_i50_o10_mucud_U3_n_116,cnn_fc_i50_o10_mucud_U3_n_117,cnn_fc_i50_o10_mucud_U3_n_118,cnn_fc_i50_o10_mucud_U3_n_119,cnn_fc_i50_o10_mucud_U3_n_120,cnn_fc_i50_o10_mucud_U3_n_121,cnn_fc_i50_o10_mucud_U3_n_122,cnn_fc_i50_o10_mucud_U3_n_123,cnn_fc_i50_o10_mucud_U3_n_124,cnn_fc_i50_o10_mucud_U3_n_125,cnn_fc_i50_o10_mucud_U3_n_126,cnn_fc_i50_o10_mucud_U3_n_127,cnn_fc_i50_o10_mucud_U3_n_128,cnn_fc_i50_o10_mucud_U3_n_129,cnn_fc_i50_o10_mucud_U3_n_130}),
        .\result_9_11_reg_557_reg[31]_0 ({\result_9_11_reg_557_reg_n_3_[31] ,\result_9_11_reg_557_reg_n_3_[30] ,\result_9_11_reg_557_reg_n_3_[29] ,\result_9_11_reg_557_reg_n_3_[28] ,\result_9_11_reg_557_reg_n_3_[27] ,\result_9_11_reg_557_reg_n_3_[26] ,\result_9_11_reg_557_reg_n_3_[25] ,\result_9_11_reg_557_reg_n_3_[24] ,\result_9_11_reg_557_reg_n_3_[23] ,\result_9_11_reg_557_reg_n_3_[22] ,\result_9_11_reg_557_reg_n_3_[21] ,\result_9_11_reg_557_reg_n_3_[20] ,\result_9_11_reg_557_reg_n_3_[19] ,\result_9_11_reg_557_reg_n_3_[18] ,\result_9_11_reg_557_reg_n_3_[17] ,\result_9_11_reg_557_reg_n_3_[16] ,\result_9_11_reg_557_reg_n_3_[15] ,\result_9_11_reg_557_reg_n_3_[14] ,\result_9_11_reg_557_reg_n_3_[13] ,\result_9_11_reg_557_reg_n_3_[12] ,\result_9_11_reg_557_reg_n_3_[11] ,\result_9_11_reg_557_reg_n_3_[10] ,\result_9_11_reg_557_reg_n_3_[9] ,\result_9_11_reg_557_reg_n_3_[8] ,\result_9_11_reg_557_reg_n_3_[7] ,\result_9_11_reg_557_reg_n_3_[6] ,\result_9_11_reg_557_reg_n_3_[5] ,\result_9_11_reg_557_reg_n_3_[4] ,\result_9_11_reg_557_reg_n_3_[3] ,\result_9_11_reg_557_reg_n_3_[2] ,\result_9_11_reg_557_reg_n_3_[1] ,\result_9_11_reg_557_reg_n_3_[0] }),
        .\result_9_13_reg_568_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_67,cnn_fc_i50_o10_mucud_U3_n_68,cnn_fc_i50_o10_mucud_U3_n_69,cnn_fc_i50_o10_mucud_U3_n_70,cnn_fc_i50_o10_mucud_U3_n_71,cnn_fc_i50_o10_mucud_U3_n_72,cnn_fc_i50_o10_mucud_U3_n_73,cnn_fc_i50_o10_mucud_U3_n_74,cnn_fc_i50_o10_mucud_U3_n_75,cnn_fc_i50_o10_mucud_U3_n_76,cnn_fc_i50_o10_mucud_U3_n_77,cnn_fc_i50_o10_mucud_U3_n_78,cnn_fc_i50_o10_mucud_U3_n_79,cnn_fc_i50_o10_mucud_U3_n_80,cnn_fc_i50_o10_mucud_U3_n_81,cnn_fc_i50_o10_mucud_U3_n_82,cnn_fc_i50_o10_mucud_U3_n_83,cnn_fc_i50_o10_mucud_U3_n_84,cnn_fc_i50_o10_mucud_U3_n_85,cnn_fc_i50_o10_mucud_U3_n_86,cnn_fc_i50_o10_mucud_U3_n_87,cnn_fc_i50_o10_mucud_U3_n_88,cnn_fc_i50_o10_mucud_U3_n_89,cnn_fc_i50_o10_mucud_U3_n_90,cnn_fc_i50_o10_mucud_U3_n_91,cnn_fc_i50_o10_mucud_U3_n_92,cnn_fc_i50_o10_mucud_U3_n_93,cnn_fc_i50_o10_mucud_U3_n_94,cnn_fc_i50_o10_mucud_U3_n_95,cnn_fc_i50_o10_mucud_U3_n_96,cnn_fc_i50_o10_mucud_U3_n_97,cnn_fc_i50_o10_mucud_U3_n_98}),
        .\result_9_13_reg_568_reg[31]_0 ({\result_9_13_reg_568_reg_n_3_[31] ,\result_9_13_reg_568_reg_n_3_[30] ,\result_9_13_reg_568_reg_n_3_[29] ,\result_9_13_reg_568_reg_n_3_[28] ,\result_9_13_reg_568_reg_n_3_[27] ,\result_9_13_reg_568_reg_n_3_[26] ,\result_9_13_reg_568_reg_n_3_[25] ,\result_9_13_reg_568_reg_n_3_[24] ,\result_9_13_reg_568_reg_n_3_[23] ,\result_9_13_reg_568_reg_n_3_[22] ,\result_9_13_reg_568_reg_n_3_[21] ,\result_9_13_reg_568_reg_n_3_[20] ,\result_9_13_reg_568_reg_n_3_[19] ,\result_9_13_reg_568_reg_n_3_[18] ,\result_9_13_reg_568_reg_n_3_[17] ,\result_9_13_reg_568_reg_n_3_[16] ,\result_9_13_reg_568_reg_n_3_[15] ,\result_9_13_reg_568_reg_n_3_[14] ,\result_9_13_reg_568_reg_n_3_[13] ,\result_9_13_reg_568_reg_n_3_[12] ,\result_9_13_reg_568_reg_n_3_[11] ,\result_9_13_reg_568_reg_n_3_[10] ,\result_9_13_reg_568_reg_n_3_[9] ,\result_9_13_reg_568_reg_n_3_[8] ,\result_9_13_reg_568_reg_n_3_[7] ,\result_9_13_reg_568_reg_n_3_[6] ,\result_9_13_reg_568_reg_n_3_[5] ,\result_9_13_reg_568_reg_n_3_[4] ,\result_9_13_reg_568_reg_n_3_[3] ,\result_9_13_reg_568_reg_n_3_[2] ,\result_9_13_reg_568_reg_n_3_[1] ,\result_9_13_reg_568_reg_n_3_[0] }),
        .\result_9_15_reg_579_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_35,cnn_fc_i50_o10_mucud_U3_n_36,cnn_fc_i50_o10_mucud_U3_n_37,cnn_fc_i50_o10_mucud_U3_n_38,cnn_fc_i50_o10_mucud_U3_n_39,cnn_fc_i50_o10_mucud_U3_n_40,cnn_fc_i50_o10_mucud_U3_n_41,cnn_fc_i50_o10_mucud_U3_n_42,cnn_fc_i50_o10_mucud_U3_n_43,cnn_fc_i50_o10_mucud_U3_n_44,cnn_fc_i50_o10_mucud_U3_n_45,cnn_fc_i50_o10_mucud_U3_n_46,cnn_fc_i50_o10_mucud_U3_n_47,cnn_fc_i50_o10_mucud_U3_n_48,cnn_fc_i50_o10_mucud_U3_n_49,cnn_fc_i50_o10_mucud_U3_n_50,cnn_fc_i50_o10_mucud_U3_n_51,cnn_fc_i50_o10_mucud_U3_n_52,cnn_fc_i50_o10_mucud_U3_n_53,cnn_fc_i50_o10_mucud_U3_n_54,cnn_fc_i50_o10_mucud_U3_n_55,cnn_fc_i50_o10_mucud_U3_n_56,cnn_fc_i50_o10_mucud_U3_n_57,cnn_fc_i50_o10_mucud_U3_n_58,cnn_fc_i50_o10_mucud_U3_n_59,cnn_fc_i50_o10_mucud_U3_n_60,cnn_fc_i50_o10_mucud_U3_n_61,cnn_fc_i50_o10_mucud_U3_n_62,cnn_fc_i50_o10_mucud_U3_n_63,cnn_fc_i50_o10_mucud_U3_n_64,cnn_fc_i50_o10_mucud_U3_n_65,cnn_fc_i50_o10_mucud_U3_n_66}),
        .\result_9_15_reg_579_reg[31]_0 ({\result_9_15_reg_579_reg_n_3_[31] ,\result_9_15_reg_579_reg_n_3_[30] ,\result_9_15_reg_579_reg_n_3_[29] ,\result_9_15_reg_579_reg_n_3_[28] ,\result_9_15_reg_579_reg_n_3_[27] ,\result_9_15_reg_579_reg_n_3_[26] ,\result_9_15_reg_579_reg_n_3_[25] ,\result_9_15_reg_579_reg_n_3_[24] ,\result_9_15_reg_579_reg_n_3_[23] ,\result_9_15_reg_579_reg_n_3_[22] ,\result_9_15_reg_579_reg_n_3_[21] ,\result_9_15_reg_579_reg_n_3_[20] ,\result_9_15_reg_579_reg_n_3_[19] ,\result_9_15_reg_579_reg_n_3_[18] ,\result_9_15_reg_579_reg_n_3_[17] ,\result_9_15_reg_579_reg_n_3_[16] ,\result_9_15_reg_579_reg_n_3_[15] ,\result_9_15_reg_579_reg_n_3_[14] ,\result_9_15_reg_579_reg_n_3_[13] ,\result_9_15_reg_579_reg_n_3_[12] ,\result_9_15_reg_579_reg_n_3_[11] ,\result_9_15_reg_579_reg_n_3_[10] ,\result_9_15_reg_579_reg_n_3_[9] ,\result_9_15_reg_579_reg_n_3_[8] ,\result_9_15_reg_579_reg_n_3_[7] ,\result_9_15_reg_579_reg_n_3_[6] ,\result_9_15_reg_579_reg_n_3_[5] ,\result_9_15_reg_579_reg_n_3_[4] ,\result_9_15_reg_579_reg_n_3_[3] ,\result_9_15_reg_579_reg_n_3_[2] ,\result_9_15_reg_579_reg_n_3_[1] ,\result_9_15_reg_579_reg_n_3_[0] }),
        .\result_9_17_reg_590_reg[11]_i_14 (\result_9_17_reg_590_reg[11]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[11]_i_15 (\result_9_17_reg_590_reg[11]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[11]_i_16 (\result_9_17_reg_590_reg[11]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[11]_i_17 (\result_9_17_reg_590_reg[11]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[15]_i_14 (\result_9_17_reg_590_reg[15]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[15]_i_15 (\result_9_17_reg_590_reg[15]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[15]_i_16 (\result_9_17_reg_590_reg[15]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[15]_i_17 (\result_9_17_reg_590_reg[15]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[19]_i_14 (\result_9_17_reg_590_reg[19]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[19]_i_15 (\result_9_17_reg_590_reg[19]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[19]_i_16 (\result_9_17_reg_590_reg[19]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[19]_i_17 (\result_9_17_reg_590_reg[19]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[23]_i_14 (\result_9_17_reg_590_reg[23]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[23]_i_15 (\result_9_17_reg_590_reg[23]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[23]_i_16 (\result_9_17_reg_590_reg[23]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[23]_i_17 (\result_9_17_reg_590_reg[23]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[27]_i_14 (\result_9_17_reg_590_reg[27]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[27]_i_15 (\result_9_17_reg_590_reg[27]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[27]_i_16 (\result_9_17_reg_590_reg[27]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[27]_i_17 (\result_9_17_reg_590_reg[27]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[31] ({\result_9_17_reg_590_reg_n_3_[31] ,\result_9_17_reg_590_reg_n_3_[30] ,\result_9_17_reg_590_reg_n_3_[29] ,\result_9_17_reg_590_reg_n_3_[28] ,\result_9_17_reg_590_reg_n_3_[27] ,\result_9_17_reg_590_reg_n_3_[26] ,\result_9_17_reg_590_reg_n_3_[25] ,\result_9_17_reg_590_reg_n_3_[24] ,\result_9_17_reg_590_reg_n_3_[23] ,\result_9_17_reg_590_reg_n_3_[22] ,\result_9_17_reg_590_reg_n_3_[21] ,\result_9_17_reg_590_reg_n_3_[20] ,\result_9_17_reg_590_reg_n_3_[19] ,\result_9_17_reg_590_reg_n_3_[18] ,\result_9_17_reg_590_reg_n_3_[17] ,\result_9_17_reg_590_reg_n_3_[16] ,\result_9_17_reg_590_reg_n_3_[15] ,\result_9_17_reg_590_reg_n_3_[14] ,\result_9_17_reg_590_reg_n_3_[13] ,\result_9_17_reg_590_reg_n_3_[12] ,\result_9_17_reg_590_reg_n_3_[11] ,\result_9_17_reg_590_reg_n_3_[10] ,\result_9_17_reg_590_reg_n_3_[9] ,\result_9_17_reg_590_reg_n_3_[8] ,\result_9_17_reg_590_reg_n_3_[7] ,\result_9_17_reg_590_reg_n_3_[6] ,\result_9_17_reg_590_reg_n_3_[5] ,\result_9_17_reg_590_reg_n_3_[4] ,\result_9_17_reg_590_reg_n_3_[3] ,\result_9_17_reg_590_reg_n_3_[2] ,\result_9_17_reg_590_reg_n_3_[1] ,\result_9_17_reg_590_reg_n_3_[0] }),
        .\result_9_17_reg_590_reg[31]_i_15 (\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[31]_i_16 (\result_9_17_reg_590_reg[31]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[31]_i_17 (\result_9_17_reg_590_reg[31]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[31]_i_18 (\result_9_17_reg_590_reg[31]_i_18_n_3 ),
        .\result_9_17_reg_590_reg[31]_i_19 (\result_9_17_reg_590_reg[31]_i_19_n_3 ),
        .\result_9_17_reg_590_reg[3]_i_14 (\result_9_17_reg_590_reg[3]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[3]_i_15 (\result_9_17_reg_590_reg[3]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[3]_i_16 (\result_9_17_reg_590_reg[3]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[3]_i_17 (\result_9_17_reg_590_reg[3]_i_17_n_3 ),
        .\result_9_17_reg_590_reg[7]_i_14 (\result_9_17_reg_590_reg[7]_i_14_n_3 ),
        .\result_9_17_reg_590_reg[7]_i_15 (\result_9_17_reg_590_reg[7]_i_15_n_3 ),
        .\result_9_17_reg_590_reg[7]_i_16 (\result_9_17_reg_590_reg[7]_i_16_n_3 ),
        .\result_9_17_reg_590_reg[7]_i_17 (\result_9_17_reg_590_reg[7]_i_17_n_3 ),
        .\result_9_20_reg_535_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_163,cnn_fc_i50_o10_mucud_U3_n_164,cnn_fc_i50_o10_mucud_U3_n_165,cnn_fc_i50_o10_mucud_U3_n_166,cnn_fc_i50_o10_mucud_U3_n_167,cnn_fc_i50_o10_mucud_U3_n_168,cnn_fc_i50_o10_mucud_U3_n_169,cnn_fc_i50_o10_mucud_U3_n_170,cnn_fc_i50_o10_mucud_U3_n_171,cnn_fc_i50_o10_mucud_U3_n_172,cnn_fc_i50_o10_mucud_U3_n_173,cnn_fc_i50_o10_mucud_U3_n_174,cnn_fc_i50_o10_mucud_U3_n_175,cnn_fc_i50_o10_mucud_U3_n_176,cnn_fc_i50_o10_mucud_U3_n_177,cnn_fc_i50_o10_mucud_U3_n_178,cnn_fc_i50_o10_mucud_U3_n_179,cnn_fc_i50_o10_mucud_U3_n_180,cnn_fc_i50_o10_mucud_U3_n_181,cnn_fc_i50_o10_mucud_U3_n_182,cnn_fc_i50_o10_mucud_U3_n_183,cnn_fc_i50_o10_mucud_U3_n_184,cnn_fc_i50_o10_mucud_U3_n_185,cnn_fc_i50_o10_mucud_U3_n_186,cnn_fc_i50_o10_mucud_U3_n_187,cnn_fc_i50_o10_mucud_U3_n_188,cnn_fc_i50_o10_mucud_U3_n_189,cnn_fc_i50_o10_mucud_U3_n_190,cnn_fc_i50_o10_mucud_U3_n_191,cnn_fc_i50_o10_mucud_U3_n_192,cnn_fc_i50_o10_mucud_U3_n_193,cnn_fc_i50_o10_mucud_U3_n_194}),
        .\result_9_20_reg_535_reg[31]_0 ({\result_9_20_reg_535_reg_n_3_[31] ,\result_9_20_reg_535_reg_n_3_[30] ,\result_9_20_reg_535_reg_n_3_[29] ,\result_9_20_reg_535_reg_n_3_[28] ,\result_9_20_reg_535_reg_n_3_[27] ,\result_9_20_reg_535_reg_n_3_[26] ,\result_9_20_reg_535_reg_n_3_[25] ,\result_9_20_reg_535_reg_n_3_[24] ,\result_9_20_reg_535_reg_n_3_[23] ,\result_9_20_reg_535_reg_n_3_[22] ,\result_9_20_reg_535_reg_n_3_[21] ,\result_9_20_reg_535_reg_n_3_[20] ,\result_9_20_reg_535_reg_n_3_[19] ,\result_9_20_reg_535_reg_n_3_[18] ,\result_9_20_reg_535_reg_n_3_[17] ,\result_9_20_reg_535_reg_n_3_[16] ,\result_9_20_reg_535_reg_n_3_[15] ,\result_9_20_reg_535_reg_n_3_[14] ,\result_9_20_reg_535_reg_n_3_[13] ,\result_9_20_reg_535_reg_n_3_[12] ,\result_9_20_reg_535_reg_n_3_[11] ,\result_9_20_reg_535_reg_n_3_[10] ,\result_9_20_reg_535_reg_n_3_[9] ,\result_9_20_reg_535_reg_n_3_[8] ,\result_9_20_reg_535_reg_n_3_[7] ,\result_9_20_reg_535_reg_n_3_[6] ,\result_9_20_reg_535_reg_n_3_[5] ,\result_9_20_reg_535_reg_n_3_[4] ,\result_9_20_reg_535_reg_n_3_[3] ,\result_9_20_reg_535_reg_n_3_[2] ,\result_9_20_reg_535_reg_n_3_[1] ,\result_9_20_reg_535_reg_n_3_[0] }),
        .\result_9_2_reg_491_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_291,cnn_fc_i50_o10_mucud_U3_n_292,cnn_fc_i50_o10_mucud_U3_n_293,cnn_fc_i50_o10_mucud_U3_n_294,cnn_fc_i50_o10_mucud_U3_n_295,cnn_fc_i50_o10_mucud_U3_n_296,cnn_fc_i50_o10_mucud_U3_n_297,cnn_fc_i50_o10_mucud_U3_n_298,cnn_fc_i50_o10_mucud_U3_n_299,cnn_fc_i50_o10_mucud_U3_n_300,cnn_fc_i50_o10_mucud_U3_n_301,cnn_fc_i50_o10_mucud_U3_n_302,cnn_fc_i50_o10_mucud_U3_n_303,cnn_fc_i50_o10_mucud_U3_n_304,cnn_fc_i50_o10_mucud_U3_n_305,cnn_fc_i50_o10_mucud_U3_n_306,cnn_fc_i50_o10_mucud_U3_n_307,cnn_fc_i50_o10_mucud_U3_n_308,cnn_fc_i50_o10_mucud_U3_n_309,cnn_fc_i50_o10_mucud_U3_n_310,cnn_fc_i50_o10_mucud_U3_n_311,cnn_fc_i50_o10_mucud_U3_n_312,cnn_fc_i50_o10_mucud_U3_n_313,cnn_fc_i50_o10_mucud_U3_n_314,cnn_fc_i50_o10_mucud_U3_n_315,cnn_fc_i50_o10_mucud_U3_n_316,cnn_fc_i50_o10_mucud_U3_n_317,cnn_fc_i50_o10_mucud_U3_n_318,cnn_fc_i50_o10_mucud_U3_n_319,cnn_fc_i50_o10_mucud_U3_n_320,cnn_fc_i50_o10_mucud_U3_n_321,cnn_fc_i50_o10_mucud_U3_n_322}),
        .\result_9_2_reg_491_reg[31]_0 ({\result_9_2_reg_491_reg_n_3_[31] ,\result_9_2_reg_491_reg_n_3_[30] ,\result_9_2_reg_491_reg_n_3_[29] ,\result_9_2_reg_491_reg_n_3_[28] ,\result_9_2_reg_491_reg_n_3_[27] ,\result_9_2_reg_491_reg_n_3_[26] ,\result_9_2_reg_491_reg_n_3_[25] ,\result_9_2_reg_491_reg_n_3_[24] ,\result_9_2_reg_491_reg_n_3_[23] ,\result_9_2_reg_491_reg_n_3_[22] ,\result_9_2_reg_491_reg_n_3_[21] ,\result_9_2_reg_491_reg_n_3_[20] ,\result_9_2_reg_491_reg_n_3_[19] ,\result_9_2_reg_491_reg_n_3_[18] ,\result_9_2_reg_491_reg_n_3_[17] ,\result_9_2_reg_491_reg_n_3_[16] ,\result_9_2_reg_491_reg_n_3_[15] ,\result_9_2_reg_491_reg_n_3_[14] ,\result_9_2_reg_491_reg_n_3_[13] ,\result_9_2_reg_491_reg_n_3_[12] ,\result_9_2_reg_491_reg_n_3_[11] ,\result_9_2_reg_491_reg_n_3_[10] ,\result_9_2_reg_491_reg_n_3_[9] ,\result_9_2_reg_491_reg_n_3_[8] ,\result_9_2_reg_491_reg_n_3_[7] ,\result_9_2_reg_491_reg_n_3_[6] ,\result_9_2_reg_491_reg_n_3_[5] ,\result_9_2_reg_491_reg_n_3_[4] ,\result_9_2_reg_491_reg_n_3_[3] ,\result_9_2_reg_491_reg_n_3_[2] ,\result_9_2_reg_491_reg_n_3_[1] ,\result_9_2_reg_491_reg_n_3_[0] }),
        .\result_9_3_reg_546_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_131,cnn_fc_i50_o10_mucud_U3_n_132,cnn_fc_i50_o10_mucud_U3_n_133,cnn_fc_i50_o10_mucud_U3_n_134,cnn_fc_i50_o10_mucud_U3_n_135,cnn_fc_i50_o10_mucud_U3_n_136,cnn_fc_i50_o10_mucud_U3_n_137,cnn_fc_i50_o10_mucud_U3_n_138,cnn_fc_i50_o10_mucud_U3_n_139,cnn_fc_i50_o10_mucud_U3_n_140,cnn_fc_i50_o10_mucud_U3_n_141,cnn_fc_i50_o10_mucud_U3_n_142,cnn_fc_i50_o10_mucud_U3_n_143,cnn_fc_i50_o10_mucud_U3_n_144,cnn_fc_i50_o10_mucud_U3_n_145,cnn_fc_i50_o10_mucud_U3_n_146,cnn_fc_i50_o10_mucud_U3_n_147,cnn_fc_i50_o10_mucud_U3_n_148,cnn_fc_i50_o10_mucud_U3_n_149,cnn_fc_i50_o10_mucud_U3_n_150,cnn_fc_i50_o10_mucud_U3_n_151,cnn_fc_i50_o10_mucud_U3_n_152,cnn_fc_i50_o10_mucud_U3_n_153,cnn_fc_i50_o10_mucud_U3_n_154,cnn_fc_i50_o10_mucud_U3_n_155,cnn_fc_i50_o10_mucud_U3_n_156,cnn_fc_i50_o10_mucud_U3_n_157,cnn_fc_i50_o10_mucud_U3_n_158,cnn_fc_i50_o10_mucud_U3_n_159,cnn_fc_i50_o10_mucud_U3_n_160,cnn_fc_i50_o10_mucud_U3_n_161,cnn_fc_i50_o10_mucud_U3_n_162}),
        .\result_9_3_reg_546_reg[31]_0 ({\result_9_3_reg_546_reg_n_3_[31] ,\result_9_3_reg_546_reg_n_3_[30] ,\result_9_3_reg_546_reg_n_3_[29] ,\result_9_3_reg_546_reg_n_3_[28] ,\result_9_3_reg_546_reg_n_3_[27] ,\result_9_3_reg_546_reg_n_3_[26] ,\result_9_3_reg_546_reg_n_3_[25] ,\result_9_3_reg_546_reg_n_3_[24] ,\result_9_3_reg_546_reg_n_3_[23] ,\result_9_3_reg_546_reg_n_3_[22] ,\result_9_3_reg_546_reg_n_3_[21] ,\result_9_3_reg_546_reg_n_3_[20] ,\result_9_3_reg_546_reg_n_3_[19] ,\result_9_3_reg_546_reg_n_3_[18] ,\result_9_3_reg_546_reg_n_3_[17] ,\result_9_3_reg_546_reg_n_3_[16] ,\result_9_3_reg_546_reg_n_3_[15] ,\result_9_3_reg_546_reg_n_3_[14] ,\result_9_3_reg_546_reg_n_3_[13] ,\result_9_3_reg_546_reg_n_3_[12] ,\result_9_3_reg_546_reg_n_3_[11] ,\result_9_3_reg_546_reg_n_3_[10] ,\result_9_3_reg_546_reg_n_3_[9] ,\result_9_3_reg_546_reg_n_3_[8] ,\result_9_3_reg_546_reg_n_3_[7] ,\result_9_3_reg_546_reg_n_3_[6] ,\result_9_3_reg_546_reg_n_3_[5] ,\result_9_3_reg_546_reg_n_3_[4] ,\result_9_3_reg_546_reg_n_3_[3] ,\result_9_3_reg_546_reg_n_3_[2] ,\result_9_3_reg_546_reg_n_3_[1] ,\result_9_3_reg_546_reg_n_3_[0] }),
        .\result_9_7_reg_513_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_227,cnn_fc_i50_o10_mucud_U3_n_228,cnn_fc_i50_o10_mucud_U3_n_229,cnn_fc_i50_o10_mucud_U3_n_230,cnn_fc_i50_o10_mucud_U3_n_231,cnn_fc_i50_o10_mucud_U3_n_232,cnn_fc_i50_o10_mucud_U3_n_233,cnn_fc_i50_o10_mucud_U3_n_234,cnn_fc_i50_o10_mucud_U3_n_235,cnn_fc_i50_o10_mucud_U3_n_236,cnn_fc_i50_o10_mucud_U3_n_237,cnn_fc_i50_o10_mucud_U3_n_238,cnn_fc_i50_o10_mucud_U3_n_239,cnn_fc_i50_o10_mucud_U3_n_240,cnn_fc_i50_o10_mucud_U3_n_241,cnn_fc_i50_o10_mucud_U3_n_242,cnn_fc_i50_o10_mucud_U3_n_243,cnn_fc_i50_o10_mucud_U3_n_244,cnn_fc_i50_o10_mucud_U3_n_245,cnn_fc_i50_o10_mucud_U3_n_246,cnn_fc_i50_o10_mucud_U3_n_247,cnn_fc_i50_o10_mucud_U3_n_248,cnn_fc_i50_o10_mucud_U3_n_249,cnn_fc_i50_o10_mucud_U3_n_250,cnn_fc_i50_o10_mucud_U3_n_251,cnn_fc_i50_o10_mucud_U3_n_252,cnn_fc_i50_o10_mucud_U3_n_253,cnn_fc_i50_o10_mucud_U3_n_254,cnn_fc_i50_o10_mucud_U3_n_255,cnn_fc_i50_o10_mucud_U3_n_256,cnn_fc_i50_o10_mucud_U3_n_257,cnn_fc_i50_o10_mucud_U3_n_258}),
        .\result_9_7_reg_513_reg[31]_0 ({\result_9_7_reg_513_reg_n_3_[31] ,\result_9_7_reg_513_reg_n_3_[30] ,\result_9_7_reg_513_reg_n_3_[29] ,\result_9_7_reg_513_reg_n_3_[28] ,\result_9_7_reg_513_reg_n_3_[27] ,\result_9_7_reg_513_reg_n_3_[26] ,\result_9_7_reg_513_reg_n_3_[25] ,\result_9_7_reg_513_reg_n_3_[24] ,\result_9_7_reg_513_reg_n_3_[23] ,\result_9_7_reg_513_reg_n_3_[22] ,\result_9_7_reg_513_reg_n_3_[21] ,\result_9_7_reg_513_reg_n_3_[20] ,\result_9_7_reg_513_reg_n_3_[19] ,\result_9_7_reg_513_reg_n_3_[18] ,\result_9_7_reg_513_reg_n_3_[17] ,\result_9_7_reg_513_reg_n_3_[16] ,\result_9_7_reg_513_reg_n_3_[15] ,\result_9_7_reg_513_reg_n_3_[14] ,\result_9_7_reg_513_reg_n_3_[13] ,\result_9_7_reg_513_reg_n_3_[12] ,\result_9_7_reg_513_reg_n_3_[11] ,\result_9_7_reg_513_reg_n_3_[10] ,\result_9_7_reg_513_reg_n_3_[9] ,\result_9_7_reg_513_reg_n_3_[8] ,\result_9_7_reg_513_reg_n_3_[7] ,\result_9_7_reg_513_reg_n_3_[6] ,\result_9_7_reg_513_reg_n_3_[5] ,\result_9_7_reg_513_reg_n_3_[4] ,\result_9_7_reg_513_reg_n_3_[3] ,\result_9_7_reg_513_reg_n_3_[2] ,\result_9_7_reg_513_reg_n_3_[1] ,\result_9_7_reg_513_reg_n_3_[0] }),
        .\result_9_9_reg_524_reg[31] ({cnn_fc_i50_o10_mucud_U3_n_195,cnn_fc_i50_o10_mucud_U3_n_196,cnn_fc_i50_o10_mucud_U3_n_197,cnn_fc_i50_o10_mucud_U3_n_198,cnn_fc_i50_o10_mucud_U3_n_199,cnn_fc_i50_o10_mucud_U3_n_200,cnn_fc_i50_o10_mucud_U3_n_201,cnn_fc_i50_o10_mucud_U3_n_202,cnn_fc_i50_o10_mucud_U3_n_203,cnn_fc_i50_o10_mucud_U3_n_204,cnn_fc_i50_o10_mucud_U3_n_205,cnn_fc_i50_o10_mucud_U3_n_206,cnn_fc_i50_o10_mucud_U3_n_207,cnn_fc_i50_o10_mucud_U3_n_208,cnn_fc_i50_o10_mucud_U3_n_209,cnn_fc_i50_o10_mucud_U3_n_210,cnn_fc_i50_o10_mucud_U3_n_211,cnn_fc_i50_o10_mucud_U3_n_212,cnn_fc_i50_o10_mucud_U3_n_213,cnn_fc_i50_o10_mucud_U3_n_214,cnn_fc_i50_o10_mucud_U3_n_215,cnn_fc_i50_o10_mucud_U3_n_216,cnn_fc_i50_o10_mucud_U3_n_217,cnn_fc_i50_o10_mucud_U3_n_218,cnn_fc_i50_o10_mucud_U3_n_219,cnn_fc_i50_o10_mucud_U3_n_220,cnn_fc_i50_o10_mucud_U3_n_221,cnn_fc_i50_o10_mucud_U3_n_222,cnn_fc_i50_o10_mucud_U3_n_223,cnn_fc_i50_o10_mucud_U3_n_224,cnn_fc_i50_o10_mucud_U3_n_225,cnn_fc_i50_o10_mucud_U3_n_226}),
        .\result_9_9_reg_524_reg[31]_0 ({\result_9_9_reg_524_reg_n_3_[31] ,\result_9_9_reg_524_reg_n_3_[30] ,\result_9_9_reg_524_reg_n_3_[29] ,\result_9_9_reg_524_reg_n_3_[28] ,\result_9_9_reg_524_reg_n_3_[27] ,\result_9_9_reg_524_reg_n_3_[26] ,\result_9_9_reg_524_reg_n_3_[25] ,\result_9_9_reg_524_reg_n_3_[24] ,\result_9_9_reg_524_reg_n_3_[23] ,\result_9_9_reg_524_reg_n_3_[22] ,\result_9_9_reg_524_reg_n_3_[21] ,\result_9_9_reg_524_reg_n_3_[20] ,\result_9_9_reg_524_reg_n_3_[19] ,\result_9_9_reg_524_reg_n_3_[18] ,\result_9_9_reg_524_reg_n_3_[17] ,\result_9_9_reg_524_reg_n_3_[16] ,\result_9_9_reg_524_reg_n_3_[15] ,\result_9_9_reg_524_reg_n_3_[14] ,\result_9_9_reg_524_reg_n_3_[13] ,\result_9_9_reg_524_reg_n_3_[12] ,\result_9_9_reg_524_reg_n_3_[11] ,\result_9_9_reg_524_reg_n_3_[10] ,\result_9_9_reg_524_reg_n_3_[9] ,\result_9_9_reg_524_reg_n_3_[8] ,\result_9_9_reg_524_reg_n_3_[7] ,\result_9_9_reg_524_reg_n_3_[6] ,\result_9_9_reg_524_reg_n_3_[5] ,\result_9_9_reg_524_reg_n_3_[4] ,\result_9_9_reg_524_reg_n_3_[3] ,\result_9_9_reg_524_reg_n_3_[2] ,\result_9_9_reg_524_reg_n_3_[1] ,\result_9_9_reg_524_reg_n_3_[0] }));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0 cnn_fc_i50_o10_mucud_U4
       (.Q(outStream_V_data_V_1_ack_in),
        .data_1_fu_1615_p12(data_1_fu_1615_p12),
        .outStream_V_data_V_1_payload_A(outStream_V_data_V_1_payload_A[31]),
        .\outStream_V_data_V_1_payload_A_reg[30] (cnn_fc_i50_o10_mucud_U4_n_5),
        .\outStream_V_data_V_1_payload_A_reg[31] (cnn_fc_i50_o10_mucud_U4_n_3),
        .outStream_V_data_V_1_payload_B(outStream_V_data_V_1_payload_B[31]),
        .\outStream_V_data_V_1_payload_B_reg[30] (cnn_fc_i50_o10_mucud_U4_n_6),
        .\outStream_V_data_V_1_payload_B_reg[31] (cnn_fc_i50_o10_mucud_U4_n_4),
        .outStream_V_data_V_1_sel_wr(outStream_V_data_V_1_sel_wr),
        .\outStream_V_data_V_1_state_reg[0] (\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .result_0_4_reg_712_reg(result_0_4_reg_712_reg),
        .result_1_4_reg_701_reg(result_1_4_reg_701_reg),
        .result_2_4_reg_690_reg(result_2_4_reg_690_reg),
        .result_3_4_reg_679_reg(result_3_4_reg_679_reg),
        .result_4_4_reg_668_reg(result_4_4_reg_668_reg),
        .result_5_4_reg_657_reg(result_5_4_reg_657_reg),
        .result_6_4_reg_646_reg(result_6_4_reg_646_reg),
        .result_7_4_reg_635_reg(result_7_4_reg_635_reg),
        .result_8_4_reg_624_reg(result_8_4_reg_624_reg),
        .result_9_4_reg_613_reg(result_9_4_reg_613_reg),
        .tmp_8_reg_1909(tmp_8_reg_1909),
        .\writeCount_assign_reg_734_reg[3] (writeCount_assign_reg_734));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h551555D5)) 
    \col_reg_1918[0]_i_1 
       (.I0(writeCount_assign_reg_734[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\exitcond_reg_1914_reg_n_3_[0] ),
        .I4(col_reg_1918_reg__0[0]),
        .O(col_fu_1602_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_reg_1918[1]_i_1 
       (.I0(writeCount_assign_reg_734[0]),
        .I1(col_reg_1918_reg__0[0]),
        .I2(writeCount_assign_reg_734[1]),
        .I3(writeCount_assign_phi_fu_738_p41),
        .I4(col_reg_1918_reg__0[1]),
        .O(col_fu_1602_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \col_reg_1918[2]_i_1 
       (.I0(writeCount_assign_phi_fu_738_p4),
        .I1(col_reg_1918_reg__0[1]),
        .I2(writeCount_assign_reg_734[1]),
        .I3(writeCount_assign_reg_734[2]),
        .I4(writeCount_assign_phi_fu_738_p41),
        .I5(col_reg_1918_reg__0[2]),
        .O(col_fu_1602_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \col_reg_1918[2]_i_2 
       (.I0(col_reg_1918_reg__0[0]),
        .I1(\exitcond_reg_1914_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(writeCount_assign_reg_734[0]),
        .O(writeCount_assign_phi_fu_738_p4));
  LUT2 #(
    .INIT(4'h8)) 
    \col_reg_1918[3]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(p_51_in),
        .O(col_reg_19180));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \col_reg_1918[3]_i_2 
       (.I0(\col_reg_1918[3]_i_4_n_3 ),
        .I1(col_reg_1918_reg__0[2]),
        .I2(writeCount_assign_reg_734[2]),
        .I3(writeCount_assign_reg_734[3]),
        .I4(writeCount_assign_phi_fu_738_p41),
        .I5(col_reg_1918_reg__0[3]),
        .O(col_fu_1602_p2[3]));
  LUT6 #(
    .INIT(64'hAA8AAA00AA8AAA8A)) 
    \col_reg_1918[3]_i_3 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\exitcond_reg_1914_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(outStream_V_data_V_1_ack_in),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(p_51_in));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \col_reg_1918[3]_i_4 
       (.I0(writeCount_assign_reg_734[1]),
        .I1(col_reg_1918_reg__0[1]),
        .I2(writeCount_assign_reg_734[0]),
        .I3(writeCount_assign_phi_fu_738_p41),
        .I4(col_reg_1918_reg__0[0]),
        .O(\col_reg_1918[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \col_reg_1918[3]_i_5 
       (.I0(\exitcond_reg_1914_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(writeCount_assign_phi_fu_738_p41));
  FDRE \col_reg_1918_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_19180),
        .D(col_fu_1602_p2[0]),
        .Q(col_reg_1918_reg__0[0]),
        .R(1'b0));
  FDRE \col_reg_1918_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_19180),
        .D(col_fu_1602_p2[1]),
        .Q(col_reg_1918_reg__0[1]),
        .R(1'b0));
  FDRE \col_reg_1918_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_19180),
        .D(col_fu_1602_p2[2]),
        .Q(col_reg_1918_reg__0[2]),
        .R(1'b0));
  FDRE \col_reg_1918_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_19180),
        .D(col_fu_1602_p2[3]),
        .Q(col_reg_1918_reg__0[3]),
        .R(1'b0));
  FDRE \ctrl_read_reg_1673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1048),
        .Q(ctrl_read_reg_1673),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond2_reg_1736[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond2_reg_1736_reg_n_3_[0] ),
        .O(\exitcond2_reg_1736[0]_i_1_n_3 ));
  FDRE \exitcond2_reg_1736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond2_reg_1736[0]_i_1_n_3 ),
        .Q(\exitcond2_reg_1736_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \exitcond3_reg_1800[0]_i_1 
       (.I0(row_reg_723_reg[2]),
        .I1(row_reg_723_reg[3]),
        .I2(row_reg_723_reg[1]),
        .I3(row_reg_723_reg[0]),
        .I4(row_reg_723_reg[5]),
        .I5(row_reg_723_reg[4]),
        .O(\exitcond3_reg_1800[0]_i_1_n_3 ));
  FDRE \exitcond3_reg_1800_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\exitcond3_reg_1800[0]_i_1_n_3 ),
        .Q(\exitcond3_reg_1800_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_1914[0]_i_1 
       (.I0(\exitcond_reg_1914[0]_i_2_n_3 ),
        .I1(p_51_in),
        .I2(\exitcond_reg_1914_reg_n_3_[0] ),
        .O(\exitcond_reg_1914[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \exitcond_reg_1914[0]_i_2 
       (.I0(col_reg_1918_reg__0[0]),
        .I1(col_reg_1918_reg__0[1]),
        .I2(col_reg_1918_reg__0[2]),
        .I3(col_reg_1918_reg__0[3]),
        .I4(writeCount_assign_phi_fu_738_p41),
        .I5(\exitcond_reg_1914[0]_i_3_n_3 ),
        .O(\exitcond_reg_1914[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \exitcond_reg_1914[0]_i_3 
       (.I0(writeCount_assign_reg_734[0]),
        .I1(writeCount_assign_reg_734[1]),
        .I2(writeCount_assign_reg_734[2]),
        .I3(writeCount_assign_reg_734[3]),
        .O(\exitcond_reg_1914[0]_i_3_n_3 ));
  FDRE \exitcond_reg_1914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_1914[0]_i_1_n_3 ),
        .Q(\exitcond_reg_1914_reg_n_3_[0] ),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul grp_fixed_point_mul_fu_746
       (.CO(grp_fixed_point_mul_fu_753_n_5),
        .D({cnn_fc_i50_o10_CTRL_s_axi_U_n_727,b_assign_fu_66_p3_8}),
        .O({grp_fixed_point_mul_fu_746_n_44,grp_fixed_point_mul_fu_746_n_45,grp_fixed_point_mul_fu_746_n_46,grp_fixed_point_mul_fu_746_n_47}),
        .Q(inStream_V_data_V_0_payload_A),
        .S({grp_fixed_point_mul_fu_746_n_8,grp_fixed_point_mul_fu_746_n_9,grp_fixed_point_mul_fu_746_n_10,grp_fixed_point_mul_fu_746_n_11}),
        .\a_assign_reg_127_reg[31]_0 (grp_fixed_point_mul_fu_746_n_130),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_9),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_10),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_11),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(ap_pipeline_reg_pp0_iter6_b_read_reg_117_12),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(ap_pipeline_reg_pp0_iter6_b_read_reg_117_13),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(ap_pipeline_reg_pp0_iter6_b_read_reg_117_14),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(ap_pipeline_reg_pp0_iter6_b_read_reg_117_15),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(ap_pipeline_reg_pp0_iter6_b_read_reg_117_16),
        .\exitcond3_reg_1800_reg[0] (\exitcond3_reg_1800_reg_n_3_[0] ),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .inStream_V_data_V_0_sel(inStream_V_data_V_0_sel),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .p_66_in(p_66_in),
        .result_0_4_reg_712_reg(result_0_4_reg_712_reg),
        .\result_0_4_reg_712_reg[11] ({grp_fixed_point_mul_fu_746_n_52,grp_fixed_point_mul_fu_746_n_53,grp_fixed_point_mul_fu_746_n_54,grp_fixed_point_mul_fu_746_n_55}),
        .\result_0_4_reg_712_reg[15] ({grp_fixed_point_mul_fu_746_n_56,grp_fixed_point_mul_fu_746_n_57,grp_fixed_point_mul_fu_746_n_58,grp_fixed_point_mul_fu_746_n_59}),
        .\result_0_4_reg_712_reg[19] ({grp_fixed_point_mul_fu_746_n_60,grp_fixed_point_mul_fu_746_n_61,grp_fixed_point_mul_fu_746_n_62,grp_fixed_point_mul_fu_746_n_63}),
        .\result_0_4_reg_712_reg[23] ({grp_fixed_point_mul_fu_746_n_64,grp_fixed_point_mul_fu_746_n_65,grp_fixed_point_mul_fu_746_n_66,grp_fixed_point_mul_fu_746_n_67}),
        .\result_0_4_reg_712_reg[27] ({grp_fixed_point_mul_fu_746_n_68,grp_fixed_point_mul_fu_746_n_69,grp_fixed_point_mul_fu_746_n_70,grp_fixed_point_mul_fu_746_n_71}),
        .\result_0_4_reg_712_reg[31] ({grp_fixed_point_mul_fu_746_n_72,grp_fixed_point_mul_fu_746_n_73,grp_fixed_point_mul_fu_746_n_74,grp_fixed_point_mul_fu_746_n_75}),
        .\result_0_4_reg_712_reg[7] ({grp_fixed_point_mul_fu_746_n_48,grp_fixed_point_mul_fu_746_n_49,grp_fixed_point_mul_fu_746_n_50,grp_fixed_point_mul_fu_746_n_51}),
        .result_1_4_reg_701_reg(result_1_4_reg_701_reg[31:22]),
        .\result_1_4_reg_701_reg[23] ({grp_fixed_point_mul_fu_746_n_80,grp_fixed_point_mul_fu_746_n_81}),
        .\result_1_4_reg_701_reg[27] ({grp_fixed_point_mul_fu_746_n_76,grp_fixed_point_mul_fu_746_n_77,grp_fixed_point_mul_fu_746_n_78,grp_fixed_point_mul_fu_746_n_79}),
        .\result_1_4_reg_701_reg[31] (grp_fixed_point_mul_fu_746_n_7),
        .result_2_4_reg_690_reg(result_2_4_reg_690_reg[31:22]),
        .\result_2_4_reg_690_reg[23] ({grp_fixed_point_mul_fu_746_n_86,grp_fixed_point_mul_fu_746_n_87}),
        .\result_2_4_reg_690_reg[27] ({grp_fixed_point_mul_fu_746_n_82,grp_fixed_point_mul_fu_746_n_83,grp_fixed_point_mul_fu_746_n_84,grp_fixed_point_mul_fu_746_n_85}),
        .\result_2_4_reg_690_reg[31] ({grp_fixed_point_mul_fu_746_n_12,grp_fixed_point_mul_fu_746_n_13,grp_fixed_point_mul_fu_746_n_14,grp_fixed_point_mul_fu_746_n_15}),
        .result_3_4_reg_679_reg(result_3_4_reg_679_reg[31:22]),
        .\result_3_4_reg_679_reg[23] ({grp_fixed_point_mul_fu_746_n_92,grp_fixed_point_mul_fu_746_n_93}),
        .\result_3_4_reg_679_reg[27] ({grp_fixed_point_mul_fu_746_n_88,grp_fixed_point_mul_fu_746_n_89,grp_fixed_point_mul_fu_746_n_90,grp_fixed_point_mul_fu_746_n_91}),
        .\result_3_4_reg_679_reg[31] ({grp_fixed_point_mul_fu_746_n_16,grp_fixed_point_mul_fu_746_n_17,grp_fixed_point_mul_fu_746_n_18,grp_fixed_point_mul_fu_746_n_19}),
        .result_4_4_reg_668_reg(result_4_4_reg_668_reg[31:22]),
        .\result_4_4_reg_668_reg[23] ({grp_fixed_point_mul_fu_746_n_98,grp_fixed_point_mul_fu_746_n_99}),
        .\result_4_4_reg_668_reg[27] ({grp_fixed_point_mul_fu_746_n_94,grp_fixed_point_mul_fu_746_n_95,grp_fixed_point_mul_fu_746_n_96,grp_fixed_point_mul_fu_746_n_97}),
        .\result_4_4_reg_668_reg[31] ({grp_fixed_point_mul_fu_746_n_20,grp_fixed_point_mul_fu_746_n_21,grp_fixed_point_mul_fu_746_n_22,grp_fixed_point_mul_fu_746_n_23}),
        .result_5_4_reg_657_reg(result_5_4_reg_657_reg[31:22]),
        .\result_5_4_reg_657_reg[23] ({grp_fixed_point_mul_fu_746_n_104,grp_fixed_point_mul_fu_746_n_105}),
        .\result_5_4_reg_657_reg[27] ({grp_fixed_point_mul_fu_746_n_100,grp_fixed_point_mul_fu_746_n_101,grp_fixed_point_mul_fu_746_n_102,grp_fixed_point_mul_fu_746_n_103}),
        .\result_5_4_reg_657_reg[31] (grp_fixed_point_mul_fu_746_n_6),
        .\result_5_4_reg_657_reg[31]_0 ({grp_fixed_point_mul_fu_746_n_24,grp_fixed_point_mul_fu_746_n_25,grp_fixed_point_mul_fu_746_n_26,grp_fixed_point_mul_fu_746_n_27}),
        .result_6_4_reg_646_reg(result_6_4_reg_646_reg[31:22]),
        .\result_6_4_reg_646_reg[23] ({grp_fixed_point_mul_fu_746_n_110,grp_fixed_point_mul_fu_746_n_111}),
        .\result_6_4_reg_646_reg[27] ({grp_fixed_point_mul_fu_746_n_106,grp_fixed_point_mul_fu_746_n_107,grp_fixed_point_mul_fu_746_n_108,grp_fixed_point_mul_fu_746_n_109}),
        .\result_6_4_reg_646_reg[31] ({grp_fixed_point_mul_fu_746_n_28,grp_fixed_point_mul_fu_746_n_29,grp_fixed_point_mul_fu_746_n_30,grp_fixed_point_mul_fu_746_n_31}),
        .result_7_4_reg_635_reg(result_7_4_reg_635_reg[31:22]),
        .\result_7_4_reg_635_reg[23] ({grp_fixed_point_mul_fu_746_n_116,grp_fixed_point_mul_fu_746_n_117}),
        .\result_7_4_reg_635_reg[27] ({grp_fixed_point_mul_fu_746_n_112,grp_fixed_point_mul_fu_746_n_113,grp_fixed_point_mul_fu_746_n_114,grp_fixed_point_mul_fu_746_n_115}),
        .\result_7_4_reg_635_reg[31] ({grp_fixed_point_mul_fu_746_n_32,grp_fixed_point_mul_fu_746_n_33,grp_fixed_point_mul_fu_746_n_34,grp_fixed_point_mul_fu_746_n_35}),
        .\result_8_2_reg_502_reg[31] ({\result_8_2_reg_502_reg_n_3_[31] ,\result_8_2_reg_502_reg_n_3_[30] ,\result_8_2_reg_502_reg_n_3_[29] ,\result_8_2_reg_502_reg_n_3_[28] ,\result_8_2_reg_502_reg_n_3_[27] ,\result_8_2_reg_502_reg_n_3_[26] ,\result_8_2_reg_502_reg_n_3_[25] ,\result_8_2_reg_502_reg_n_3_[24] ,\result_8_2_reg_502_reg_n_3_[23] ,\result_8_2_reg_502_reg_n_3_[22] }),
        .result_8_4_reg_624_reg(result_8_4_reg_624_reg[31:22]),
        .\result_8_4_reg_624_reg[23] ({grp_fixed_point_mul_fu_746_n_122,grp_fixed_point_mul_fu_746_n_123}),
        .\result_8_4_reg_624_reg[27] ({grp_fixed_point_mul_fu_746_n_118,grp_fixed_point_mul_fu_746_n_119,grp_fixed_point_mul_fu_746_n_120,grp_fixed_point_mul_fu_746_n_121}),
        .\result_8_4_reg_624_reg[31] ({grp_fixed_point_mul_fu_746_n_36,grp_fixed_point_mul_fu_746_n_37,grp_fixed_point_mul_fu_746_n_38,grp_fixed_point_mul_fu_746_n_39}),
        .\result_9_11_reg_557_reg[31] ({\result_9_11_reg_557_reg_n_3_[31] ,\result_9_11_reg_557_reg_n_3_[30] ,\result_9_11_reg_557_reg_n_3_[29] ,\result_9_11_reg_557_reg_n_3_[28] ,\result_9_11_reg_557_reg_n_3_[27] ,\result_9_11_reg_557_reg_n_3_[26] ,\result_9_11_reg_557_reg_n_3_[25] ,\result_9_11_reg_557_reg_n_3_[24] ,\result_9_11_reg_557_reg_n_3_[23] ,\result_9_11_reg_557_reg_n_3_[22] }),
        .\result_9_13_reg_568_reg[31] ({\result_9_13_reg_568_reg_n_3_[31] ,\result_9_13_reg_568_reg_n_3_[30] ,\result_9_13_reg_568_reg_n_3_[29] ,\result_9_13_reg_568_reg_n_3_[28] ,\result_9_13_reg_568_reg_n_3_[27] ,\result_9_13_reg_568_reg_n_3_[26] ,\result_9_13_reg_568_reg_n_3_[25] ,\result_9_13_reg_568_reg_n_3_[24] ,\result_9_13_reg_568_reg_n_3_[23] ,\result_9_13_reg_568_reg_n_3_[22] }),
        .\result_9_15_reg_579_reg[31] ({\result_9_15_reg_579_reg_n_3_[31] ,\result_9_15_reg_579_reg_n_3_[30] ,\result_9_15_reg_579_reg_n_3_[29] ,\result_9_15_reg_579_reg_n_3_[28] ,\result_9_15_reg_579_reg_n_3_[27] ,\result_9_15_reg_579_reg_n_3_[26] ,\result_9_15_reg_579_reg_n_3_[25] ,\result_9_15_reg_579_reg_n_3_[24] ,\result_9_15_reg_579_reg_n_3_[23] ,\result_9_15_reg_579_reg_n_3_[22] }),
        .\result_9_17_reg_590_reg[31] ({\result_9_17_reg_590_reg_n_3_[31] ,\result_9_17_reg_590_reg_n_3_[30] ,\result_9_17_reg_590_reg_n_3_[29] ,\result_9_17_reg_590_reg_n_3_[28] ,\result_9_17_reg_590_reg_n_3_[27] ,\result_9_17_reg_590_reg_n_3_[26] ,\result_9_17_reg_590_reg_n_3_[25] ,\result_9_17_reg_590_reg_n_3_[24] ,\result_9_17_reg_590_reg_n_3_[23] ,\result_9_17_reg_590_reg_n_3_[22] ,\result_9_17_reg_590_reg_n_3_[21] ,\result_9_17_reg_590_reg_n_3_[20] ,\result_9_17_reg_590_reg_n_3_[19] ,\result_9_17_reg_590_reg_n_3_[18] ,\result_9_17_reg_590_reg_n_3_[17] ,\result_9_17_reg_590_reg_n_3_[16] ,\result_9_17_reg_590_reg_n_3_[15] ,\result_9_17_reg_590_reg_n_3_[14] ,\result_9_17_reg_590_reg_n_3_[13] ,\result_9_17_reg_590_reg_n_3_[12] ,\result_9_17_reg_590_reg_n_3_[11] ,\result_9_17_reg_590_reg_n_3_[10] ,\result_9_17_reg_590_reg_n_3_[9] ,\result_9_17_reg_590_reg_n_3_[8] ,\result_9_17_reg_590_reg_n_3_[7] ,\result_9_17_reg_590_reg_n_3_[6] ,\result_9_17_reg_590_reg_n_3_[5] ,\result_9_17_reg_590_reg_n_3_[4] ,\result_9_17_reg_590_reg_n_3_[3] ,\result_9_17_reg_590_reg_n_3_[2] ,\result_9_17_reg_590_reg_n_3_[1] ,\result_9_17_reg_590_reg_n_3_[0] }),
        .\result_9_20_reg_535_reg[31] ({\result_9_20_reg_535_reg_n_3_[31] ,\result_9_20_reg_535_reg_n_3_[30] ,\result_9_20_reg_535_reg_n_3_[29] ,\result_9_20_reg_535_reg_n_3_[28] ,\result_9_20_reg_535_reg_n_3_[27] ,\result_9_20_reg_535_reg_n_3_[26] ,\result_9_20_reg_535_reg_n_3_[25] ,\result_9_20_reg_535_reg_n_3_[24] ,\result_9_20_reg_535_reg_n_3_[23] ,\result_9_20_reg_535_reg_n_3_[22] }),
        .\result_9_2_reg_491_reg[31] ({\result_9_2_reg_491_reg_n_3_[31] ,\result_9_2_reg_491_reg_n_3_[30] ,\result_9_2_reg_491_reg_n_3_[29] ,\result_9_2_reg_491_reg_n_3_[28] ,\result_9_2_reg_491_reg_n_3_[27] ,\result_9_2_reg_491_reg_n_3_[26] ,\result_9_2_reg_491_reg_n_3_[25] ,\result_9_2_reg_491_reg_n_3_[24] ,\result_9_2_reg_491_reg_n_3_[23] ,\result_9_2_reg_491_reg_n_3_[22] }),
        .\result_9_3_reg_546_reg[31] ({\result_9_3_reg_546_reg_n_3_[31] ,\result_9_3_reg_546_reg_n_3_[30] ,\result_9_3_reg_546_reg_n_3_[29] ,\result_9_3_reg_546_reg_n_3_[28] ,\result_9_3_reg_546_reg_n_3_[27] ,\result_9_3_reg_546_reg_n_3_[26] ,\result_9_3_reg_546_reg_n_3_[25] ,\result_9_3_reg_546_reg_n_3_[24] ,\result_9_3_reg_546_reg_n_3_[23] ,\result_9_3_reg_546_reg_n_3_[22] }),
        .result_9_4_reg_613_reg(result_9_4_reg_613_reg[31:22]),
        .\result_9_4_reg_613_reg[23] ({grp_fixed_point_mul_fu_746_n_128,grp_fixed_point_mul_fu_746_n_129}),
        .\result_9_4_reg_613_reg[27] ({grp_fixed_point_mul_fu_746_n_124,grp_fixed_point_mul_fu_746_n_125,grp_fixed_point_mul_fu_746_n_126,grp_fixed_point_mul_fu_746_n_127}),
        .\result_9_4_reg_613_reg[31] ({grp_fixed_point_mul_fu_746_n_40,grp_fixed_point_mul_fu_746_n_41,grp_fixed_point_mul_fu_746_n_42,grp_fixed_point_mul_fu_746_n_43}),
        .\result_9_7_reg_513_reg[31] ({\result_9_7_reg_513_reg_n_3_[31] ,\result_9_7_reg_513_reg_n_3_[30] ,\result_9_7_reg_513_reg_n_3_[29] ,\result_9_7_reg_513_reg_n_3_[28] ,\result_9_7_reg_513_reg_n_3_[27] ,\result_9_7_reg_513_reg_n_3_[26] ,\result_9_7_reg_513_reg_n_3_[25] ,\result_9_7_reg_513_reg_n_3_[24] ,\result_9_7_reg_513_reg_n_3_[23] ,\result_9_7_reg_513_reg_n_3_[22] }),
        .\result_9_9_reg_524_reg[31] ({\result_9_9_reg_524_reg_n_3_[31] ,\result_9_9_reg_524_reg_n_3_[30] ,\result_9_9_reg_524_reg_n_3_[29] ,\result_9_9_reg_524_reg_n_3_[28] ,\result_9_9_reg_524_reg_n_3_[27] ,\result_9_9_reg_524_reg_n_3_[26] ,\result_9_9_reg_524_reg_n_3_[25] ,\result_9_9_reg_524_reg_n_3_[24] ,\result_9_9_reg_524_reg_n_3_[23] ,\result_9_9_reg_524_reg_n_3_[22] }),
        .\tmp_3_reg_137_reg[21]_0 (grp_fixed_point_mul_fu_760_n_4),
        .\tmp_3_reg_137_reg[21]_1 (grp_fixed_point_mul_fu_767_n_4),
        .\tmp_3_reg_137_reg[21]_2 (grp_fixed_point_mul_fu_774_n_4),
        .\tmp_3_reg_137_reg[21]_3 (grp_fixed_point_mul_fu_781_n_4),
        .\tmp_3_reg_137_reg[21]_4 (grp_fixed_point_mul_fu_788_n_4),
        .\tmp_3_reg_137_reg[21]_5 (grp_fixed_point_mul_fu_795_n_4),
        .\tmp_3_reg_137_reg[21]_6 (grp_fixed_point_mul_fu_802_n_4),
        .\tmp_3_reg_137_reg[21]_7 (grp_fixed_point_mul_fu_809_n_4),
        .weight_0_q0(weight_0_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1 grp_fixed_point_mul_fu_753
       (.CO(grp_fixed_point_mul_fu_753_n_5),
        .D({cnn_fc_i50_o10_CTRL_s_axi_U_n_759,b_assign_fu_66_p3_7}),
        .O({grp_fixed_point_mul_fu_753_n_6,grp_fixed_point_mul_fu_753_n_7,grp_fixed_point_mul_fu_753_n_8,grp_fixed_point_mul_fu_753_n_9}),
        .Q(inStream_V_data_V_0_payload_A[30:0]),
        .S({grp_fixed_point_mul_fu_746_n_8,grp_fixed_point_mul_fu_746_n_9,grp_fixed_point_mul_fu_746_n_10,grp_fixed_point_mul_fu_746_n_11}),
        .\a_assign_reg_127_reg[4]_0 (grp_fixed_point_mul_fu_753_n_4),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 (grp_fixed_point_mul_fu_746_n_7),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0 ({grp_fixed_point_mul_fu_746_n_80,grp_fixed_point_mul_fu_746_n_81}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1 ({grp_fixed_point_mul_fu_746_n_76,grp_fixed_point_mul_fu_746_n_77,grp_fixed_point_mul_fu_746_n_78,grp_fixed_point_mul_fu_746_n_79}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[30] (inStream_V_data_V_0_payload_B[30:0]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_1_4_reg_701_reg(result_1_4_reg_701_reg[21:0]),
        .\result_1_4_reg_701_reg[11] ({grp_fixed_point_mul_fu_753_n_14,grp_fixed_point_mul_fu_753_n_15,grp_fixed_point_mul_fu_753_n_16,grp_fixed_point_mul_fu_753_n_17}),
        .\result_1_4_reg_701_reg[15] ({grp_fixed_point_mul_fu_753_n_18,grp_fixed_point_mul_fu_753_n_19,grp_fixed_point_mul_fu_753_n_20,grp_fixed_point_mul_fu_753_n_21}),
        .\result_1_4_reg_701_reg[19] ({grp_fixed_point_mul_fu_753_n_22,grp_fixed_point_mul_fu_753_n_23,grp_fixed_point_mul_fu_753_n_24,grp_fixed_point_mul_fu_753_n_25}),
        .\result_1_4_reg_701_reg[23] ({grp_fixed_point_mul_fu_753_n_26,grp_fixed_point_mul_fu_753_n_27,grp_fixed_point_mul_fu_753_n_28,grp_fixed_point_mul_fu_753_n_29}),
        .\result_1_4_reg_701_reg[27] ({grp_fixed_point_mul_fu_753_n_30,grp_fixed_point_mul_fu_753_n_31,grp_fixed_point_mul_fu_753_n_32,grp_fixed_point_mul_fu_753_n_33}),
        .\result_1_4_reg_701_reg[31] ({grp_fixed_point_mul_fu_753_n_34,grp_fixed_point_mul_fu_753_n_35,grp_fixed_point_mul_fu_753_n_36,grp_fixed_point_mul_fu_753_n_37}),
        .\result_1_4_reg_701_reg[7] ({grp_fixed_point_mul_fu_753_n_10,grp_fixed_point_mul_fu_753_n_11,grp_fixed_point_mul_fu_753_n_12,grp_fixed_point_mul_fu_753_n_13}),
        .\result_9_15_reg_579_reg[21] ({\result_9_15_reg_579_reg_n_3_[21] ,\result_9_15_reg_579_reg_n_3_[20] ,\result_9_15_reg_579_reg_n_3_[19] ,\result_9_15_reg_579_reg_n_3_[18] ,\result_9_15_reg_579_reg_n_3_[17] ,\result_9_15_reg_579_reg_n_3_[16] ,\result_9_15_reg_579_reg_n_3_[15] ,\result_9_15_reg_579_reg_n_3_[14] ,\result_9_15_reg_579_reg_n_3_[13] ,\result_9_15_reg_579_reg_n_3_[12] ,\result_9_15_reg_579_reg_n_3_[11] ,\result_9_15_reg_579_reg_n_3_[10] ,\result_9_15_reg_579_reg_n_3_[9] ,\result_9_15_reg_579_reg_n_3_[8] ,\result_9_15_reg_579_reg_n_3_[7] ,\result_9_15_reg_579_reg_n_3_[6] ,\result_9_15_reg_579_reg_n_3_[5] ,\result_9_15_reg_579_reg_n_3_[4] ,\result_9_15_reg_579_reg_n_3_[3] ,\result_9_15_reg_579_reg_n_3_[2] ,\result_9_15_reg_579_reg_n_3_[1] ,\result_9_15_reg_579_reg_n_3_[0] }),
        .weight_1_q0(weight_1_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2 grp_fixed_point_mul_fu_760
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_791,b_assign_fu_66_p3_6}),
        .O({grp_fixed_point_mul_fu_760_n_5,grp_fixed_point_mul_fu_760_n_6,grp_fixed_point_mul_fu_760_n_7,grp_fixed_point_mul_fu_760_n_8}),
        .Q(inStream_V_data_V_0_payload_A[30:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep (grp_fixed_point_mul_fu_746_n_6),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ({grp_fixed_point_mul_fu_746_n_86,grp_fixed_point_mul_fu_746_n_87}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ({grp_fixed_point_mul_fu_746_n_82,grp_fixed_point_mul_fu_746_n_83,grp_fixed_point_mul_fu_746_n_84,grp_fixed_point_mul_fu_746_n_85}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ({grp_fixed_point_mul_fu_746_n_12,grp_fixed_point_mul_fu_746_n_13,grp_fixed_point_mul_fu_746_n_14,grp_fixed_point_mul_fu_746_n_15}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_9),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[30] (inStream_V_data_V_0_payload_B[30:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_2_4_reg_690_reg(result_2_4_reg_690_reg[21:0]),
        .\result_2_4_reg_690_reg[11] ({grp_fixed_point_mul_fu_760_n_13,grp_fixed_point_mul_fu_760_n_14,grp_fixed_point_mul_fu_760_n_15,grp_fixed_point_mul_fu_760_n_16}),
        .\result_2_4_reg_690_reg[15] ({grp_fixed_point_mul_fu_760_n_17,grp_fixed_point_mul_fu_760_n_18,grp_fixed_point_mul_fu_760_n_19,grp_fixed_point_mul_fu_760_n_20}),
        .\result_2_4_reg_690_reg[19] ({grp_fixed_point_mul_fu_760_n_21,grp_fixed_point_mul_fu_760_n_22,grp_fixed_point_mul_fu_760_n_23,grp_fixed_point_mul_fu_760_n_24}),
        .\result_2_4_reg_690_reg[23] ({grp_fixed_point_mul_fu_760_n_25,grp_fixed_point_mul_fu_760_n_26,grp_fixed_point_mul_fu_760_n_27,grp_fixed_point_mul_fu_760_n_28}),
        .\result_2_4_reg_690_reg[27] ({grp_fixed_point_mul_fu_760_n_29,grp_fixed_point_mul_fu_760_n_30,grp_fixed_point_mul_fu_760_n_31,grp_fixed_point_mul_fu_760_n_32}),
        .\result_2_4_reg_690_reg[31] (grp_fixed_point_mul_fu_760_n_4),
        .\result_2_4_reg_690_reg[31]_0 ({grp_fixed_point_mul_fu_760_n_33,grp_fixed_point_mul_fu_760_n_34,grp_fixed_point_mul_fu_760_n_35,grp_fixed_point_mul_fu_760_n_36}),
        .\result_2_4_reg_690_reg[7] ({grp_fixed_point_mul_fu_760_n_9,grp_fixed_point_mul_fu_760_n_10,grp_fixed_point_mul_fu_760_n_11,grp_fixed_point_mul_fu_760_n_12}),
        .\result_9_13_reg_568_reg[21] ({\result_9_13_reg_568_reg_n_3_[21] ,\result_9_13_reg_568_reg_n_3_[20] ,\result_9_13_reg_568_reg_n_3_[19] ,\result_9_13_reg_568_reg_n_3_[18] ,\result_9_13_reg_568_reg_n_3_[17] ,\result_9_13_reg_568_reg_n_3_[16] ,\result_9_13_reg_568_reg_n_3_[15] ,\result_9_13_reg_568_reg_n_3_[14] ,\result_9_13_reg_568_reg_n_3_[13] ,\result_9_13_reg_568_reg_n_3_[12] ,\result_9_13_reg_568_reg_n_3_[11] ,\result_9_13_reg_568_reg_n_3_[10] ,\result_9_13_reg_568_reg_n_3_[9] ,\result_9_13_reg_568_reg_n_3_[8] ,\result_9_13_reg_568_reg_n_3_[7] ,\result_9_13_reg_568_reg_n_3_[6] ,\result_9_13_reg_568_reg_n_3_[5] ,\result_9_13_reg_568_reg_n_3_[4] ,\result_9_13_reg_568_reg_n_3_[3] ,\result_9_13_reg_568_reg_n_3_[2] ,\result_9_13_reg_568_reg_n_3_[1] ,\result_9_13_reg_568_reg_n_3_[0] }),
        .weight_2_q0(weight_2_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3 grp_fixed_point_mul_fu_767
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_823,b_assign_fu_66_p3_5}),
        .O({grp_fixed_point_mul_fu_767_n_5,grp_fixed_point_mul_fu_767_n_6,grp_fixed_point_mul_fu_767_n_7,grp_fixed_point_mul_fu_767_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep (grp_fixed_point_mul_fu_746_n_6),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ({grp_fixed_point_mul_fu_746_n_92,grp_fixed_point_mul_fu_746_n_93}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ({grp_fixed_point_mul_fu_746_n_88,grp_fixed_point_mul_fu_746_n_89,grp_fixed_point_mul_fu_746_n_90,grp_fixed_point_mul_fu_746_n_91}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ({grp_fixed_point_mul_fu_746_n_16,grp_fixed_point_mul_fu_746_n_17,grp_fixed_point_mul_fu_746_n_18,grp_fixed_point_mul_fu_746_n_19}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_10),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_3_4_reg_679_reg(result_3_4_reg_679_reg[21:0]),
        .\result_3_4_reg_679_reg[11] ({grp_fixed_point_mul_fu_767_n_13,grp_fixed_point_mul_fu_767_n_14,grp_fixed_point_mul_fu_767_n_15,grp_fixed_point_mul_fu_767_n_16}),
        .\result_3_4_reg_679_reg[15] ({grp_fixed_point_mul_fu_767_n_17,grp_fixed_point_mul_fu_767_n_18,grp_fixed_point_mul_fu_767_n_19,grp_fixed_point_mul_fu_767_n_20}),
        .\result_3_4_reg_679_reg[19] ({grp_fixed_point_mul_fu_767_n_21,grp_fixed_point_mul_fu_767_n_22,grp_fixed_point_mul_fu_767_n_23,grp_fixed_point_mul_fu_767_n_24}),
        .\result_3_4_reg_679_reg[23] ({grp_fixed_point_mul_fu_767_n_25,grp_fixed_point_mul_fu_767_n_26,grp_fixed_point_mul_fu_767_n_27,grp_fixed_point_mul_fu_767_n_28}),
        .\result_3_4_reg_679_reg[27] ({grp_fixed_point_mul_fu_767_n_29,grp_fixed_point_mul_fu_767_n_30,grp_fixed_point_mul_fu_767_n_31,grp_fixed_point_mul_fu_767_n_32}),
        .\result_3_4_reg_679_reg[31] (grp_fixed_point_mul_fu_767_n_4),
        .\result_3_4_reg_679_reg[31]_0 ({grp_fixed_point_mul_fu_767_n_33,grp_fixed_point_mul_fu_767_n_34,grp_fixed_point_mul_fu_767_n_35,grp_fixed_point_mul_fu_767_n_36}),
        .\result_3_4_reg_679_reg[7] ({grp_fixed_point_mul_fu_767_n_9,grp_fixed_point_mul_fu_767_n_10,grp_fixed_point_mul_fu_767_n_11,grp_fixed_point_mul_fu_767_n_12}),
        .\result_9_11_reg_557_reg[21] ({\result_9_11_reg_557_reg_n_3_[21] ,\result_9_11_reg_557_reg_n_3_[20] ,\result_9_11_reg_557_reg_n_3_[19] ,\result_9_11_reg_557_reg_n_3_[18] ,\result_9_11_reg_557_reg_n_3_[17] ,\result_9_11_reg_557_reg_n_3_[16] ,\result_9_11_reg_557_reg_n_3_[15] ,\result_9_11_reg_557_reg_n_3_[14] ,\result_9_11_reg_557_reg_n_3_[13] ,\result_9_11_reg_557_reg_n_3_[12] ,\result_9_11_reg_557_reg_n_3_[11] ,\result_9_11_reg_557_reg_n_3_[10] ,\result_9_11_reg_557_reg_n_3_[9] ,\result_9_11_reg_557_reg_n_3_[8] ,\result_9_11_reg_557_reg_n_3_[7] ,\result_9_11_reg_557_reg_n_3_[6] ,\result_9_11_reg_557_reg_n_3_[5] ,\result_9_11_reg_557_reg_n_3_[4] ,\result_9_11_reg_557_reg_n_3_[3] ,\result_9_11_reg_557_reg_n_3_[2] ,\result_9_11_reg_557_reg_n_3_[1] ,\result_9_11_reg_557_reg_n_3_[0] }),
        .weight_3_q0(weight_3_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4 grp_fixed_point_mul_fu_774
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_855,b_assign_fu_66_p3_4}),
        .O({grp_fixed_point_mul_fu_774_n_5,grp_fixed_point_mul_fu_774_n_6,grp_fixed_point_mul_fu_774_n_7,grp_fixed_point_mul_fu_774_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep (grp_fixed_point_mul_fu_746_n_6),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ({grp_fixed_point_mul_fu_746_n_98,grp_fixed_point_mul_fu_746_n_99}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ({grp_fixed_point_mul_fu_746_n_94,grp_fixed_point_mul_fu_746_n_95,grp_fixed_point_mul_fu_746_n_96,grp_fixed_point_mul_fu_746_n_97}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ({grp_fixed_point_mul_fu_746_n_20,grp_fixed_point_mul_fu_746_n_21,grp_fixed_point_mul_fu_746_n_22,grp_fixed_point_mul_fu_746_n_23}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_11),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_4_4_reg_668_reg(result_4_4_reg_668_reg[21:0]),
        .\result_4_4_reg_668_reg[11] ({grp_fixed_point_mul_fu_774_n_13,grp_fixed_point_mul_fu_774_n_14,grp_fixed_point_mul_fu_774_n_15,grp_fixed_point_mul_fu_774_n_16}),
        .\result_4_4_reg_668_reg[15] ({grp_fixed_point_mul_fu_774_n_17,grp_fixed_point_mul_fu_774_n_18,grp_fixed_point_mul_fu_774_n_19,grp_fixed_point_mul_fu_774_n_20}),
        .\result_4_4_reg_668_reg[19] ({grp_fixed_point_mul_fu_774_n_21,grp_fixed_point_mul_fu_774_n_22,grp_fixed_point_mul_fu_774_n_23,grp_fixed_point_mul_fu_774_n_24}),
        .\result_4_4_reg_668_reg[23] ({grp_fixed_point_mul_fu_774_n_25,grp_fixed_point_mul_fu_774_n_26,grp_fixed_point_mul_fu_774_n_27,grp_fixed_point_mul_fu_774_n_28}),
        .\result_4_4_reg_668_reg[27] ({grp_fixed_point_mul_fu_774_n_29,grp_fixed_point_mul_fu_774_n_30,grp_fixed_point_mul_fu_774_n_31,grp_fixed_point_mul_fu_774_n_32}),
        .\result_4_4_reg_668_reg[31] (grp_fixed_point_mul_fu_774_n_4),
        .\result_4_4_reg_668_reg[31]_0 ({grp_fixed_point_mul_fu_774_n_33,grp_fixed_point_mul_fu_774_n_34,grp_fixed_point_mul_fu_774_n_35,grp_fixed_point_mul_fu_774_n_36}),
        .\result_4_4_reg_668_reg[7] ({grp_fixed_point_mul_fu_774_n_9,grp_fixed_point_mul_fu_774_n_10,grp_fixed_point_mul_fu_774_n_11,grp_fixed_point_mul_fu_774_n_12}),
        .\result_9_3_reg_546_reg[21] ({\result_9_3_reg_546_reg_n_3_[21] ,\result_9_3_reg_546_reg_n_3_[20] ,\result_9_3_reg_546_reg_n_3_[19] ,\result_9_3_reg_546_reg_n_3_[18] ,\result_9_3_reg_546_reg_n_3_[17] ,\result_9_3_reg_546_reg_n_3_[16] ,\result_9_3_reg_546_reg_n_3_[15] ,\result_9_3_reg_546_reg_n_3_[14] ,\result_9_3_reg_546_reg_n_3_[13] ,\result_9_3_reg_546_reg_n_3_[12] ,\result_9_3_reg_546_reg_n_3_[11] ,\result_9_3_reg_546_reg_n_3_[10] ,\result_9_3_reg_546_reg_n_3_[9] ,\result_9_3_reg_546_reg_n_3_[8] ,\result_9_3_reg_546_reg_n_3_[7] ,\result_9_3_reg_546_reg_n_3_[6] ,\result_9_3_reg_546_reg_n_3_[5] ,\result_9_3_reg_546_reg_n_3_[4] ,\result_9_3_reg_546_reg_n_3_[3] ,\result_9_3_reg_546_reg_n_3_[2] ,\result_9_3_reg_546_reg_n_3_[1] ,\result_9_3_reg_546_reg_n_3_[0] }),
        .weight_4_q0(weight_4_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5 grp_fixed_point_mul_fu_781
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_887,b_assign_fu_66_p3_3}),
        .O({grp_fixed_point_mul_fu_781_n_5,grp_fixed_point_mul_fu_781_n_6,grp_fixed_point_mul_fu_781_n_7,grp_fixed_point_mul_fu_781_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep (grp_fixed_point_mul_fu_746_n_6),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ({grp_fixed_point_mul_fu_746_n_104,grp_fixed_point_mul_fu_746_n_105}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ({grp_fixed_point_mul_fu_746_n_100,grp_fixed_point_mul_fu_746_n_101,grp_fixed_point_mul_fu_746_n_102,grp_fixed_point_mul_fu_746_n_103}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ({grp_fixed_point_mul_fu_746_n_24,grp_fixed_point_mul_fu_746_n_25,grp_fixed_point_mul_fu_746_n_26,grp_fixed_point_mul_fu_746_n_27}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_12),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_5_4_reg_657_reg(result_5_4_reg_657_reg[21:0]),
        .\result_5_4_reg_657_reg[11] ({grp_fixed_point_mul_fu_781_n_13,grp_fixed_point_mul_fu_781_n_14,grp_fixed_point_mul_fu_781_n_15,grp_fixed_point_mul_fu_781_n_16}),
        .\result_5_4_reg_657_reg[15] ({grp_fixed_point_mul_fu_781_n_17,grp_fixed_point_mul_fu_781_n_18,grp_fixed_point_mul_fu_781_n_19,grp_fixed_point_mul_fu_781_n_20}),
        .\result_5_4_reg_657_reg[19] ({grp_fixed_point_mul_fu_781_n_21,grp_fixed_point_mul_fu_781_n_22,grp_fixed_point_mul_fu_781_n_23,grp_fixed_point_mul_fu_781_n_24}),
        .\result_5_4_reg_657_reg[23] ({grp_fixed_point_mul_fu_781_n_25,grp_fixed_point_mul_fu_781_n_26,grp_fixed_point_mul_fu_781_n_27,grp_fixed_point_mul_fu_781_n_28}),
        .\result_5_4_reg_657_reg[27] ({grp_fixed_point_mul_fu_781_n_29,grp_fixed_point_mul_fu_781_n_30,grp_fixed_point_mul_fu_781_n_31,grp_fixed_point_mul_fu_781_n_32}),
        .\result_5_4_reg_657_reg[31] (grp_fixed_point_mul_fu_781_n_4),
        .\result_5_4_reg_657_reg[31]_0 ({grp_fixed_point_mul_fu_781_n_33,grp_fixed_point_mul_fu_781_n_34,grp_fixed_point_mul_fu_781_n_35,grp_fixed_point_mul_fu_781_n_36}),
        .\result_5_4_reg_657_reg[7] ({grp_fixed_point_mul_fu_781_n_9,grp_fixed_point_mul_fu_781_n_10,grp_fixed_point_mul_fu_781_n_11,grp_fixed_point_mul_fu_781_n_12}),
        .\result_9_20_reg_535_reg[21] ({\result_9_20_reg_535_reg_n_3_[21] ,\result_9_20_reg_535_reg_n_3_[20] ,\result_9_20_reg_535_reg_n_3_[19] ,\result_9_20_reg_535_reg_n_3_[18] ,\result_9_20_reg_535_reg_n_3_[17] ,\result_9_20_reg_535_reg_n_3_[16] ,\result_9_20_reg_535_reg_n_3_[15] ,\result_9_20_reg_535_reg_n_3_[14] ,\result_9_20_reg_535_reg_n_3_[13] ,\result_9_20_reg_535_reg_n_3_[12] ,\result_9_20_reg_535_reg_n_3_[11] ,\result_9_20_reg_535_reg_n_3_[10] ,\result_9_20_reg_535_reg_n_3_[9] ,\result_9_20_reg_535_reg_n_3_[8] ,\result_9_20_reg_535_reg_n_3_[7] ,\result_9_20_reg_535_reg_n_3_[6] ,\result_9_20_reg_535_reg_n_3_[5] ,\result_9_20_reg_535_reg_n_3_[4] ,\result_9_20_reg_535_reg_n_3_[3] ,\result_9_20_reg_535_reg_n_3_[2] ,\result_9_20_reg_535_reg_n_3_[1] ,\result_9_20_reg_535_reg_n_3_[0] }),
        .weight_5_q0(weight_5_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6 grp_fixed_point_mul_fu_788
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_919,b_assign_fu_66_p3_2}),
        .O({grp_fixed_point_mul_fu_788_n_5,grp_fixed_point_mul_fu_788_n_6,grp_fixed_point_mul_fu_788_n_7,grp_fixed_point_mul_fu_788_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ({grp_fixed_point_mul_fu_746_n_110,grp_fixed_point_mul_fu_746_n_111}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ({grp_fixed_point_mul_fu_746_n_106,grp_fixed_point_mul_fu_746_n_107,grp_fixed_point_mul_fu_746_n_108,grp_fixed_point_mul_fu_746_n_109}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ({grp_fixed_point_mul_fu_746_n_28,grp_fixed_point_mul_fu_746_n_29,grp_fixed_point_mul_fu_746_n_30,grp_fixed_point_mul_fu_746_n_31}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_13),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__0(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .result_6_4_reg_646_reg(result_6_4_reg_646_reg[21:0]),
        .\result_6_4_reg_646_reg[11] ({grp_fixed_point_mul_fu_788_n_13,grp_fixed_point_mul_fu_788_n_14,grp_fixed_point_mul_fu_788_n_15,grp_fixed_point_mul_fu_788_n_16}),
        .\result_6_4_reg_646_reg[15] ({grp_fixed_point_mul_fu_788_n_17,grp_fixed_point_mul_fu_788_n_18,grp_fixed_point_mul_fu_788_n_19,grp_fixed_point_mul_fu_788_n_20}),
        .\result_6_4_reg_646_reg[19] ({grp_fixed_point_mul_fu_788_n_21,grp_fixed_point_mul_fu_788_n_22,grp_fixed_point_mul_fu_788_n_23,grp_fixed_point_mul_fu_788_n_24}),
        .\result_6_4_reg_646_reg[23] ({grp_fixed_point_mul_fu_788_n_25,grp_fixed_point_mul_fu_788_n_26,grp_fixed_point_mul_fu_788_n_27,grp_fixed_point_mul_fu_788_n_28}),
        .\result_6_4_reg_646_reg[27] ({grp_fixed_point_mul_fu_788_n_29,grp_fixed_point_mul_fu_788_n_30,grp_fixed_point_mul_fu_788_n_31,grp_fixed_point_mul_fu_788_n_32}),
        .\result_6_4_reg_646_reg[31] (grp_fixed_point_mul_fu_788_n_4),
        .\result_6_4_reg_646_reg[31]_0 ({grp_fixed_point_mul_fu_788_n_33,grp_fixed_point_mul_fu_788_n_34,grp_fixed_point_mul_fu_788_n_35,grp_fixed_point_mul_fu_788_n_36}),
        .\result_6_4_reg_646_reg[7] ({grp_fixed_point_mul_fu_788_n_9,grp_fixed_point_mul_fu_788_n_10,grp_fixed_point_mul_fu_788_n_11,grp_fixed_point_mul_fu_788_n_12}),
        .\result_9_9_reg_524_reg[21] ({\result_9_9_reg_524_reg_n_3_[21] ,\result_9_9_reg_524_reg_n_3_[20] ,\result_9_9_reg_524_reg_n_3_[19] ,\result_9_9_reg_524_reg_n_3_[18] ,\result_9_9_reg_524_reg_n_3_[17] ,\result_9_9_reg_524_reg_n_3_[16] ,\result_9_9_reg_524_reg_n_3_[15] ,\result_9_9_reg_524_reg_n_3_[14] ,\result_9_9_reg_524_reg_n_3_[13] ,\result_9_9_reg_524_reg_n_3_[12] ,\result_9_9_reg_524_reg_n_3_[11] ,\result_9_9_reg_524_reg_n_3_[10] ,\result_9_9_reg_524_reg_n_3_[9] ,\result_9_9_reg_524_reg_n_3_[8] ,\result_9_9_reg_524_reg_n_3_[7] ,\result_9_9_reg_524_reg_n_3_[6] ,\result_9_9_reg_524_reg_n_3_[5] ,\result_9_9_reg_524_reg_n_3_[4] ,\result_9_9_reg_524_reg_n_3_[3] ,\result_9_9_reg_524_reg_n_3_[2] ,\result_9_9_reg_524_reg_n_3_[1] ,\result_9_9_reg_524_reg_n_3_[0] }),
        .weight_6_q0(weight_6_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7 grp_fixed_point_mul_fu_795
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_951,b_assign_fu_66_p3_1}),
        .O({grp_fixed_point_mul_fu_795_n_5,grp_fixed_point_mul_fu_795_n_6,grp_fixed_point_mul_fu_795_n_7,grp_fixed_point_mul_fu_795_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ({grp_fixed_point_mul_fu_746_n_116,grp_fixed_point_mul_fu_746_n_117}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ({grp_fixed_point_mul_fu_746_n_112,grp_fixed_point_mul_fu_746_n_113,grp_fixed_point_mul_fu_746_n_114,grp_fixed_point_mul_fu_746_n_115}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ({grp_fixed_point_mul_fu_746_n_32,grp_fixed_point_mul_fu_746_n_33,grp_fixed_point_mul_fu_746_n_34,grp_fixed_point_mul_fu_746_n_35}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_14),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .p_66_in(p_66_in),
        .result_7_4_reg_635_reg(result_7_4_reg_635_reg[21:0]),
        .\result_7_4_reg_635_reg[11] ({grp_fixed_point_mul_fu_795_n_13,grp_fixed_point_mul_fu_795_n_14,grp_fixed_point_mul_fu_795_n_15,grp_fixed_point_mul_fu_795_n_16}),
        .\result_7_4_reg_635_reg[15] ({grp_fixed_point_mul_fu_795_n_17,grp_fixed_point_mul_fu_795_n_18,grp_fixed_point_mul_fu_795_n_19,grp_fixed_point_mul_fu_795_n_20}),
        .\result_7_4_reg_635_reg[19] ({grp_fixed_point_mul_fu_795_n_21,grp_fixed_point_mul_fu_795_n_22,grp_fixed_point_mul_fu_795_n_23,grp_fixed_point_mul_fu_795_n_24}),
        .\result_7_4_reg_635_reg[23] ({grp_fixed_point_mul_fu_795_n_25,grp_fixed_point_mul_fu_795_n_26,grp_fixed_point_mul_fu_795_n_27,grp_fixed_point_mul_fu_795_n_28}),
        .\result_7_4_reg_635_reg[27] ({grp_fixed_point_mul_fu_795_n_29,grp_fixed_point_mul_fu_795_n_30,grp_fixed_point_mul_fu_795_n_31,grp_fixed_point_mul_fu_795_n_32}),
        .\result_7_4_reg_635_reg[31] (grp_fixed_point_mul_fu_795_n_4),
        .\result_7_4_reg_635_reg[31]_0 ({grp_fixed_point_mul_fu_795_n_33,grp_fixed_point_mul_fu_795_n_34,grp_fixed_point_mul_fu_795_n_35,grp_fixed_point_mul_fu_795_n_36}),
        .\result_7_4_reg_635_reg[7] ({grp_fixed_point_mul_fu_795_n_9,grp_fixed_point_mul_fu_795_n_10,grp_fixed_point_mul_fu_795_n_11,grp_fixed_point_mul_fu_795_n_12}),
        .\result_9_7_reg_513_reg[21] ({\result_9_7_reg_513_reg_n_3_[21] ,\result_9_7_reg_513_reg_n_3_[20] ,\result_9_7_reg_513_reg_n_3_[19] ,\result_9_7_reg_513_reg_n_3_[18] ,\result_9_7_reg_513_reg_n_3_[17] ,\result_9_7_reg_513_reg_n_3_[16] ,\result_9_7_reg_513_reg_n_3_[15] ,\result_9_7_reg_513_reg_n_3_[14] ,\result_9_7_reg_513_reg_n_3_[13] ,\result_9_7_reg_513_reg_n_3_[12] ,\result_9_7_reg_513_reg_n_3_[11] ,\result_9_7_reg_513_reg_n_3_[10] ,\result_9_7_reg_513_reg_n_3_[9] ,\result_9_7_reg_513_reg_n_3_[8] ,\result_9_7_reg_513_reg_n_3_[7] ,\result_9_7_reg_513_reg_n_3_[6] ,\result_9_7_reg_513_reg_n_3_[5] ,\result_9_7_reg_513_reg_n_3_[4] ,\result_9_7_reg_513_reg_n_3_[3] ,\result_9_7_reg_513_reg_n_3_[2] ,\result_9_7_reg_513_reg_n_3_[1] ,\result_9_7_reg_513_reg_n_3_[0] }),
        .weight_7_q0(weight_7_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8 grp_fixed_point_mul_fu_802
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_983,b_assign_fu_66_p3_0}),
        .O({grp_fixed_point_mul_fu_802_n_5,grp_fixed_point_mul_fu_802_n_6,grp_fixed_point_mul_fu_802_n_7,grp_fixed_point_mul_fu_802_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ({grp_fixed_point_mul_fu_746_n_122,grp_fixed_point_mul_fu_746_n_123}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ({grp_fixed_point_mul_fu_746_n_118,grp_fixed_point_mul_fu_746_n_119,grp_fixed_point_mul_fu_746_n_120,grp_fixed_point_mul_fu_746_n_121}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ({grp_fixed_point_mul_fu_746_n_36,grp_fixed_point_mul_fu_746_n_37,grp_fixed_point_mul_fu_746_n_38,grp_fixed_point_mul_fu_746_n_39}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_15),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__1(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .p_66_in(p_66_in),
        .\result_8_2_reg_502_reg[21] ({\result_8_2_reg_502_reg_n_3_[21] ,\result_8_2_reg_502_reg_n_3_[20] ,\result_8_2_reg_502_reg_n_3_[19] ,\result_8_2_reg_502_reg_n_3_[18] ,\result_8_2_reg_502_reg_n_3_[17] ,\result_8_2_reg_502_reg_n_3_[16] ,\result_8_2_reg_502_reg_n_3_[15] ,\result_8_2_reg_502_reg_n_3_[14] ,\result_8_2_reg_502_reg_n_3_[13] ,\result_8_2_reg_502_reg_n_3_[12] ,\result_8_2_reg_502_reg_n_3_[11] ,\result_8_2_reg_502_reg_n_3_[10] ,\result_8_2_reg_502_reg_n_3_[9] ,\result_8_2_reg_502_reg_n_3_[8] ,\result_8_2_reg_502_reg_n_3_[7] ,\result_8_2_reg_502_reg_n_3_[6] ,\result_8_2_reg_502_reg_n_3_[5] ,\result_8_2_reg_502_reg_n_3_[4] ,\result_8_2_reg_502_reg_n_3_[3] ,\result_8_2_reg_502_reg_n_3_[2] ,\result_8_2_reg_502_reg_n_3_[1] ,\result_8_2_reg_502_reg_n_3_[0] }),
        .result_8_4_reg_624_reg(result_8_4_reg_624_reg[21:0]),
        .\result_8_4_reg_624_reg[11] ({grp_fixed_point_mul_fu_802_n_13,grp_fixed_point_mul_fu_802_n_14,grp_fixed_point_mul_fu_802_n_15,grp_fixed_point_mul_fu_802_n_16}),
        .\result_8_4_reg_624_reg[15] ({grp_fixed_point_mul_fu_802_n_17,grp_fixed_point_mul_fu_802_n_18,grp_fixed_point_mul_fu_802_n_19,grp_fixed_point_mul_fu_802_n_20}),
        .\result_8_4_reg_624_reg[19] ({grp_fixed_point_mul_fu_802_n_21,grp_fixed_point_mul_fu_802_n_22,grp_fixed_point_mul_fu_802_n_23,grp_fixed_point_mul_fu_802_n_24}),
        .\result_8_4_reg_624_reg[23] ({grp_fixed_point_mul_fu_802_n_25,grp_fixed_point_mul_fu_802_n_26,grp_fixed_point_mul_fu_802_n_27,grp_fixed_point_mul_fu_802_n_28}),
        .\result_8_4_reg_624_reg[27] ({grp_fixed_point_mul_fu_802_n_29,grp_fixed_point_mul_fu_802_n_30,grp_fixed_point_mul_fu_802_n_31,grp_fixed_point_mul_fu_802_n_32}),
        .\result_8_4_reg_624_reg[31] (grp_fixed_point_mul_fu_802_n_4),
        .\result_8_4_reg_624_reg[31]_0 ({grp_fixed_point_mul_fu_802_n_33,grp_fixed_point_mul_fu_802_n_34,grp_fixed_point_mul_fu_802_n_35,grp_fixed_point_mul_fu_802_n_36}),
        .\result_8_4_reg_624_reg[7] ({grp_fixed_point_mul_fu_802_n_9,grp_fixed_point_mul_fu_802_n_10,grp_fixed_point_mul_fu_802_n_11,grp_fixed_point_mul_fu_802_n_12}),
        .weight_8_q0(weight_8_q0));
  design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9 grp_fixed_point_mul_fu_809
       (.D({cnn_fc_i50_o10_CTRL_s_axi_U_n_1015,b_assign_fu_66_p3}),
        .O({grp_fixed_point_mul_fu_809_n_5,grp_fixed_point_mul_fu_809_n_6,grp_fixed_point_mul_fu_809_n_7,grp_fixed_point_mul_fu_809_n_8}),
        .Q(inStream_V_data_V_0_payload_A[31:1]),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ({grp_fixed_point_mul_fu_746_n_128,grp_fixed_point_mul_fu_746_n_129}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ({grp_fixed_point_mul_fu_746_n_124,grp_fixed_point_mul_fu_746_n_125,grp_fixed_point_mul_fu_746_n_126,grp_fixed_point_mul_fu_746_n_127}),
        .\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ({grp_fixed_point_mul_fu_746_n_40,grp_fixed_point_mul_fu_746_n_41,grp_fixed_point_mul_fu_746_n_42,grp_fixed_point_mul_fu_746_n_43}),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_16),
        .in0(a_assign_reg_127),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep (\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_A_reg[31]_rep__0 (\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B[31:1]),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep (\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep_0 (grp_fixed_point_mul_fu_746_n_130),
        .\inStream_V_data_V_0_payload_B_reg[31]_rep__0 (\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .inStream_V_data_V_0_sel(inStream_V_data_V_0_sel),
        .inStream_V_data_V_0_sel_rd_reg_rep(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep_0(grp_fixed_point_mul_fu_753_n_4),
        .inStream_V_data_V_0_sel_rd_reg_rep__2(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .inStream_V_data_V_0_sel_rd_reg_rep__3(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .p_66_in(p_66_in),
        .\result_9_2_reg_491_reg[21] ({\result_9_2_reg_491_reg_n_3_[21] ,\result_9_2_reg_491_reg_n_3_[20] ,\result_9_2_reg_491_reg_n_3_[19] ,\result_9_2_reg_491_reg_n_3_[18] ,\result_9_2_reg_491_reg_n_3_[17] ,\result_9_2_reg_491_reg_n_3_[16] ,\result_9_2_reg_491_reg_n_3_[15] ,\result_9_2_reg_491_reg_n_3_[14] ,\result_9_2_reg_491_reg_n_3_[13] ,\result_9_2_reg_491_reg_n_3_[12] ,\result_9_2_reg_491_reg_n_3_[11] ,\result_9_2_reg_491_reg_n_3_[10] ,\result_9_2_reg_491_reg_n_3_[9] ,\result_9_2_reg_491_reg_n_3_[8] ,\result_9_2_reg_491_reg_n_3_[7] ,\result_9_2_reg_491_reg_n_3_[6] ,\result_9_2_reg_491_reg_n_3_[5] ,\result_9_2_reg_491_reg_n_3_[4] ,\result_9_2_reg_491_reg_n_3_[3] ,\result_9_2_reg_491_reg_n_3_[2] ,\result_9_2_reg_491_reg_n_3_[1] ,\result_9_2_reg_491_reg_n_3_[0] }),
        .result_9_4_reg_613_reg(result_9_4_reg_613_reg[21:0]),
        .\result_9_4_reg_613_reg[11] ({grp_fixed_point_mul_fu_809_n_13,grp_fixed_point_mul_fu_809_n_14,grp_fixed_point_mul_fu_809_n_15,grp_fixed_point_mul_fu_809_n_16}),
        .\result_9_4_reg_613_reg[15] ({grp_fixed_point_mul_fu_809_n_17,grp_fixed_point_mul_fu_809_n_18,grp_fixed_point_mul_fu_809_n_19,grp_fixed_point_mul_fu_809_n_20}),
        .\result_9_4_reg_613_reg[19] ({grp_fixed_point_mul_fu_809_n_21,grp_fixed_point_mul_fu_809_n_22,grp_fixed_point_mul_fu_809_n_23,grp_fixed_point_mul_fu_809_n_24}),
        .\result_9_4_reg_613_reg[23] ({grp_fixed_point_mul_fu_809_n_25,grp_fixed_point_mul_fu_809_n_26,grp_fixed_point_mul_fu_809_n_27,grp_fixed_point_mul_fu_809_n_28}),
        .\result_9_4_reg_613_reg[27] ({grp_fixed_point_mul_fu_809_n_29,grp_fixed_point_mul_fu_809_n_30,grp_fixed_point_mul_fu_809_n_31,grp_fixed_point_mul_fu_809_n_32}),
        .\result_9_4_reg_613_reg[31] (grp_fixed_point_mul_fu_809_n_4),
        .\result_9_4_reg_613_reg[31]_0 ({grp_fixed_point_mul_fu_809_n_33,grp_fixed_point_mul_fu_809_n_34,grp_fixed_point_mul_fu_809_n_35,grp_fixed_point_mul_fu_809_n_36}),
        .\result_9_4_reg_613_reg[7] ({grp_fixed_point_mul_fu_809_n_9,grp_fixed_point_mul_fu_809_n_10,grp_fixed_point_mul_fu_809_n_11,grp_fixed_point_mul_fu_809_n_12}),
        .weight_9_q0(weight_9_q0));
  FDRE \i1_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bias_address0[0]),
        .Q(i1_reg_601[0]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bias_address0[1]),
        .Q(i1_reg_601[1]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bias_address0[2]),
        .Q(i1_reg_601[2]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bias_address0[3]),
        .Q(i1_reg_601[3]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h551555D5)) 
    \i_2_reg_1740[0]_i_1 
       (.I0(i1_reg_601[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond2_reg_1736_reg_n_3_[0] ),
        .I4(i_2_reg_1740_reg__0[0]),
        .O(i_2_fu_1122_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \i_2_reg_1740[1]_i_1 
       (.I0(i1_reg_601[0]),
        .I1(i_2_reg_1740_reg__0[0]),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_6011),
        .I4(i_2_reg_1740_reg__0[1]),
        .O(i_2_fu_1122_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \i_2_reg_1740[2]_i_1 
       (.I0(bias_address0[0]),
        .I1(i_2_reg_1740_reg__0[1]),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[2]),
        .I4(i1_reg_6011),
        .I5(i_2_reg_1740_reg__0[2]),
        .O(i_2_fu_1122_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_1740[3]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(bias_ce0));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \i_2_reg_1740[3]_i_2 
       (.I0(\i_2_reg_1740[3]_i_3_n_3 ),
        .I1(i_2_reg_1740_reg__0[2]),
        .I2(i1_reg_601[2]),
        .I3(i1_reg_601[3]),
        .I4(i1_reg_6011),
        .I5(i_2_reg_1740_reg__0[3]),
        .O(i_2_fu_1122_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \i_2_reg_1740[3]_i_3 
       (.I0(i1_reg_601[1]),
        .I1(i_2_reg_1740_reg__0[1]),
        .I2(i1_reg_601[0]),
        .I3(i1_reg_6011),
        .I4(i_2_reg_1740_reg__0[0]),
        .O(\i_2_reg_1740[3]_i_3_n_3 ));
  FDRE \i_2_reg_1740_reg[0] 
       (.C(ap_clk),
        .CE(bias_ce0),
        .D(i_2_fu_1122_p2[0]),
        .Q(i_2_reg_1740_reg__0[0]),
        .R(1'b0));
  FDRE \i_2_reg_1740_reg[1] 
       (.C(ap_clk),
        .CE(bias_ce0),
        .D(i_2_fu_1122_p2[1]),
        .Q(i_2_reg_1740_reg__0[1]),
        .R(1'b0));
  FDRE \i_2_reg_1740_reg[2] 
       (.C(ap_clk),
        .CE(bias_ce0),
        .D(i_2_fu_1122_p2[2]),
        .Q(i_2_reg_1740_reg__0[2]),
        .R(1'b0));
  FDRE \i_2_reg_1740_reg[3] 
       (.C(ap_clk),
        .CE(bias_ce0),
        .D(i_2_fu_1122_p2[3]),
        .Q(i_2_reg_1740_reg__0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_480[0]_i_1 
       (.I0(i_reg_480_reg__0[0]),
        .O(\i_reg_480[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_480[1]_i_1 
       (.I0(i_reg_480_reg__0[0]),
        .I1(i_reg_480_reg__0[1]),
        .O(i_1_fu_822_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_480[2]_i_1 
       (.I0(i_reg_480_reg__0[0]),
        .I1(i_reg_480_reg__0[1]),
        .I2(i_reg_480_reg__0[2]),
        .O(i_1_fu_822_p2[2]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \i_reg_480[3]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(i_reg_480_reg__0[0]),
        .I2(i_reg_480_reg__0[1]),
        .I3(i_reg_480_reg__0[2]),
        .I4(i_reg_480_reg__0[3]),
        .O(i_reg_48005_out));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_480[3]_i_3 
       (.I0(i_reg_480_reg__0[1]),
        .I1(i_reg_480_reg__0[0]),
        .I2(i_reg_480_reg__0[2]),
        .I3(i_reg_480_reg__0[3]),
        .O(i_1_fu_822_p2[3]));
  FDRE \i_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_48005_out),
        .D(\i_reg_480[0]_i_1_n_3 ),
        .Q(i_reg_480_reg__0[0]),
        .R(i_reg_480));
  FDRE \i_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_48005_out),
        .D(i_1_fu_822_p2[1]),
        .Q(i_reg_480_reg__0[1]),
        .R(i_reg_480));
  FDRE \i_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_48005_out),
        .D(i_1_fu_822_p2[2]),
        .Q(i_reg_480_reg__0[2]),
        .R(i_reg_480));
  FDRE \i_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_48005_out),
        .D(i_1_fu_822_p2[3]),
        .Q(i_reg_480_reg__0[3]),
        .R(i_reg_480));
  LUT3 #(
    .INIT(8'h0D)) 
    \inStream_V_data_V_0_payload_A[31]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_load_A));
  FDRE \inStream_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[0]),
        .Q(inStream_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[10]),
        .Q(inStream_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[11]),
        .Q(inStream_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[12]),
        .Q(inStream_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[13]),
        .Q(inStream_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[14]),
        .Q(inStream_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[15]),
        .Q(inStream_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[16]),
        .Q(inStream_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[17]),
        .Q(inStream_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[18]),
        .Q(inStream_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[19]),
        .Q(inStream_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[1]),
        .Q(inStream_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[20]),
        .Q(inStream_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[21]),
        .Q(inStream_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[22]),
        .Q(inStream_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[23]),
        .Q(inStream_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[24]),
        .Q(inStream_V_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[25]),
        .Q(inStream_V_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[26]),
        .Q(inStream_V_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[27]),
        .Q(inStream_V_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[28]),
        .Q(inStream_V_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[29]),
        .Q(inStream_V_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[2]),
        .Q(inStream_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[30]),
        .Q(inStream_V_data_V_0_payload_A[30]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_A_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[31]),
        .Q(inStream_V_data_V_0_payload_A[31]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_A_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_A_reg[31]_rep 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[31]),
        .Q(\inStream_V_data_V_0_payload_A_reg[31]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_A_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_A_reg[31]_rep__0 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[31]),
        .Q(\inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3 ),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[3]),
        .Q(inStream_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[4]),
        .Q(inStream_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[5]),
        .Q(inStream_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[6]),
        .Q(inStream_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[7]),
        .Q(inStream_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[8]),
        .Q(inStream_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[9]),
        .Q(inStream_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \inStream_V_data_V_0_payload_B[31]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_load_B));
  FDRE \inStream_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[0]),
        .Q(inStream_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[10]),
        .Q(inStream_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[11]),
        .Q(inStream_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[12]),
        .Q(inStream_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[13]),
        .Q(inStream_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[14]),
        .Q(inStream_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[15]),
        .Q(inStream_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[16]),
        .Q(inStream_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[17]),
        .Q(inStream_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[18]),
        .Q(inStream_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[19]),
        .Q(inStream_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[1]),
        .Q(inStream_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[20]),
        .Q(inStream_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[21]),
        .Q(inStream_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[22]),
        .Q(inStream_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[23]),
        .Q(inStream_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[24]),
        .Q(inStream_V_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[25]),
        .Q(inStream_V_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[26]),
        .Q(inStream_V_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[27]),
        .Q(inStream_V_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[28]),
        .Q(inStream_V_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[29]),
        .Q(inStream_V_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[2]),
        .Q(inStream_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[30]),
        .Q(inStream_V_data_V_0_payload_B[30]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_B_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[31]),
        .Q(inStream_V_data_V_0_payload_B[31]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_B_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_B_reg[31]_rep 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[31]),
        .Q(\inStream_V_data_V_0_payload_B_reg[31]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_payload_B_reg[31]" *) 
  FDRE \inStream_V_data_V_0_payload_B_reg[31]_rep__0 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[31]),
        .Q(\inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3 ),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[3]),
        .Q(inStream_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[4]),
        .Q(inStream_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[5]),
        .Q(inStream_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[6]),
        .Q(inStream_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[7]),
        .Q(inStream_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[8]),
        .Q(inStream_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[9]),
        .Q(inStream_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_i_1
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_i_1_n_3));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_i_1_n_3),
        .Q(inStream_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_rep_i_1_n_3),
        .Q(inStream_V_data_V_0_sel_rd_reg_rep_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3),
        .Q(inStream_V_data_V_0_sel_rd_reg_rep__0_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3),
        .Q(inStream_V_data_V_0_sel_rd_reg_rep__1_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3),
        .Q(inStream_V_data_V_0_sel_rd_reg_rep__2_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "inStream_V_data_V_0_sel_rd_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg_rep__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3),
        .Q(inStream_V_data_V_0_sel_rd_reg_rep__3_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_rep_i_1
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_rep_i_1_n_3));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_rep_i_1__0
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_rep_i_1__1
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_rep_i_1__2
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    inStream_V_data_V_0_sel_rd_rep_i_1__3
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p_66_in),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3));
  LUT3 #(
    .INIT(8'h78)) 
    inStream_V_data_V_0_sel_wr_i_1
       (.I0(inStream_TVALID),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_wr_i_1_n_3),
        .Q(inStream_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \inStream_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I2(inStream_V_data_V_0_ack_in),
        .I3(p_133_in),
        .I4(inStream_TVALID),
        .O(\inStream_V_data_V_0_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \inStream_V_data_V_0_state[0]_i_2 
       (.I0(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(p_66_in),
        .O(p_133_in));
  LUT6 #(
    .INIT(64'h40FF4040FFFFFFFF)) 
    \inStream_V_data_V_0_state[1]_i_1 
       (.I0(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(p_66_in),
        .I3(inStream_TVALID),
        .I4(inStream_V_data_V_0_ack_in),
        .I5(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .O(inStream_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inStream_V_data_V_0_state[0]_i_1_n_3 ),
        .Q(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_state),
        .Q(inStream_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \inStream_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(p_133_in),
        .I2(inStream_TVALID),
        .I3(\inStream_V_dest_V_0_state_reg_n_3_[0] ),
        .I4(inStream_TREADY),
        .O(\inStream_V_dest_V_0_state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h40FF4040FFFFFFFF)) 
    \inStream_V_dest_V_0_state[1]_i_2 
       (.I0(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(p_66_in),
        .I3(inStream_TVALID),
        .I4(inStream_TREADY),
        .I5(\inStream_V_dest_V_0_state_reg_n_3_[0] ),
        .O(inStream_V_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inStream_V_dest_V_0_state[0]_i_1_n_3 ),
        .Q(\inStream_V_dest_V_0_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_dest_V_0_state),
        .Q(inStream_TREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[0]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[0]),
        .I1(outStream_V_data_V_1_payload_A[0]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[10]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[10]),
        .I1(outStream_V_data_V_1_payload_A[10]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[11]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[11]),
        .I1(outStream_V_data_V_1_payload_A[11]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[12]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[12]),
        .I1(outStream_V_data_V_1_payload_A[12]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[13]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[13]),
        .I1(outStream_V_data_V_1_payload_A[13]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[14]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[14]),
        .I1(outStream_V_data_V_1_payload_A[14]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[15]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[15]),
        .I1(outStream_V_data_V_1_payload_A[15]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[16]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[16]),
        .I1(outStream_V_data_V_1_payload_A[16]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[17]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[17]),
        .I1(outStream_V_data_V_1_payload_A[17]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[18]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[18]),
        .I1(outStream_V_data_V_1_payload_A[18]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[19]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[19]),
        .I1(outStream_V_data_V_1_payload_A[19]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[1]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[1]),
        .I1(outStream_V_data_V_1_payload_A[1]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[20]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[20]),
        .I1(outStream_V_data_V_1_payload_A[20]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[21]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[21]),
        .I1(outStream_V_data_V_1_payload_A[21]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[22]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[22]),
        .I1(outStream_V_data_V_1_payload_A[22]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[23]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[23]),
        .I1(outStream_V_data_V_1_payload_A[23]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[24]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[24]),
        .I1(outStream_V_data_V_1_payload_A[24]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[25]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[25]),
        .I1(outStream_V_data_V_1_payload_A[25]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[26]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[26]),
        .I1(outStream_V_data_V_1_payload_A[26]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[27]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[27]),
        .I1(outStream_V_data_V_1_payload_A[27]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[28]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[28]),
        .I1(outStream_V_data_V_1_payload_A[28]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[29]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[29]),
        .I1(outStream_V_data_V_1_payload_A[29]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[2]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[2]),
        .I1(outStream_V_data_V_1_payload_A[2]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[30]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[30]),
        .I1(outStream_V_data_V_1_payload_A[30]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[31]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[31]),
        .I1(outStream_V_data_V_1_payload_A[31]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[3]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[3]),
        .I1(outStream_V_data_V_1_payload_A[3]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[4]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[4]),
        .I1(outStream_V_data_V_1_payload_A[4]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[5]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[5]),
        .I1(outStream_V_data_V_1_payload_A[5]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[6]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[6]),
        .I1(outStream_V_data_V_1_payload_A[6]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[7]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[7]),
        .I1(outStream_V_data_V_1_payload_A[7]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[8]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[8]),
        .I1(outStream_V_data_V_1_payload_A[8]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[9]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[9]),
        .I1(outStream_V_data_V_1_payload_A[9]),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TLAST[0]_INST_0 
       (.I0(outStream_V_last_V_1_payload_B),
        .I1(outStream_V_last_V_1_sel),
        .I2(outStream_V_last_V_1_payload_A),
        .O(outStream_TLAST));
  LUT3 #(
    .INIT(8'h0D)) 
    \outStream_V_data_V_1_payload_A[30]_i_2 
       (.I0(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_load_A));
  FDRE \outStream_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[0]),
        .Q(outStream_V_data_V_1_payload_A[0]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[10]),
        .Q(outStream_V_data_V_1_payload_A[10]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[11]),
        .Q(outStream_V_data_V_1_payload_A[11]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[12]),
        .Q(outStream_V_data_V_1_payload_A[12]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[13]),
        .Q(outStream_V_data_V_1_payload_A[13]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[14]),
        .Q(outStream_V_data_V_1_payload_A[14]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[15]),
        .Q(outStream_V_data_V_1_payload_A[15]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[16]),
        .Q(outStream_V_data_V_1_payload_A[16]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[17]),
        .Q(outStream_V_data_V_1_payload_A[17]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[18]),
        .Q(outStream_V_data_V_1_payload_A[18]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[19]),
        .Q(outStream_V_data_V_1_payload_A[19]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[1]),
        .Q(outStream_V_data_V_1_payload_A[1]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[20]),
        .Q(outStream_V_data_V_1_payload_A[20]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[21]),
        .Q(outStream_V_data_V_1_payload_A[21]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[22]),
        .Q(outStream_V_data_V_1_payload_A[22]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[23]),
        .Q(outStream_V_data_V_1_payload_A[23]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[24]),
        .Q(outStream_V_data_V_1_payload_A[24]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[25]),
        .Q(outStream_V_data_V_1_payload_A[25]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[26]),
        .Q(outStream_V_data_V_1_payload_A[26]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[27]),
        .Q(outStream_V_data_V_1_payload_A[27]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[28]),
        .Q(outStream_V_data_V_1_payload_A[28]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[29]),
        .Q(outStream_V_data_V_1_payload_A[29]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[2]),
        .Q(outStream_V_data_V_1_payload_A[2]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[30]),
        .Q(outStream_V_data_V_1_payload_A[30]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_mucud_U4_n_3),
        .Q(outStream_V_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \outStream_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[3]),
        .Q(outStream_V_data_V_1_payload_A[3]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[4]),
        .Q(outStream_V_data_V_1_payload_A[4]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[5]),
        .Q(outStream_V_data_V_1_payload_A[5]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[6]),
        .Q(outStream_V_data_V_1_payload_A[6]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[7]),
        .Q(outStream_V_data_V_1_payload_A[7]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[8]),
        .Q(outStream_V_data_V_1_payload_A[8]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  FDRE \outStream_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(data_1_fu_1615_p12[9]),
        .Q(outStream_V_data_V_1_payload_A[9]),
        .R(cnn_fc_i50_o10_mucud_U4_n_5));
  LUT3 #(
    .INIT(8'hD0)) 
    \outStream_V_data_V_1_payload_B[30]_i_2 
       (.I0(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_load_B));
  FDRE \outStream_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[0]),
        .Q(outStream_V_data_V_1_payload_B[0]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[10]),
        .Q(outStream_V_data_V_1_payload_B[10]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[11]),
        .Q(outStream_V_data_V_1_payload_B[11]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[12]),
        .Q(outStream_V_data_V_1_payload_B[12]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[13]),
        .Q(outStream_V_data_V_1_payload_B[13]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[14]),
        .Q(outStream_V_data_V_1_payload_B[14]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[15]),
        .Q(outStream_V_data_V_1_payload_B[15]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[16]),
        .Q(outStream_V_data_V_1_payload_B[16]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[17]),
        .Q(outStream_V_data_V_1_payload_B[17]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[18]),
        .Q(outStream_V_data_V_1_payload_B[18]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[19]),
        .Q(outStream_V_data_V_1_payload_B[19]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[1]),
        .Q(outStream_V_data_V_1_payload_B[1]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[20]),
        .Q(outStream_V_data_V_1_payload_B[20]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[21]),
        .Q(outStream_V_data_V_1_payload_B[21]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[22]),
        .Q(outStream_V_data_V_1_payload_B[22]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[23]),
        .Q(outStream_V_data_V_1_payload_B[23]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[24]),
        .Q(outStream_V_data_V_1_payload_B[24]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[25]),
        .Q(outStream_V_data_V_1_payload_B[25]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[26]),
        .Q(outStream_V_data_V_1_payload_B[26]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[27]),
        .Q(outStream_V_data_V_1_payload_B[27]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[28]),
        .Q(outStream_V_data_V_1_payload_B[28]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[29]),
        .Q(outStream_V_data_V_1_payload_B[29]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[2]),
        .Q(outStream_V_data_V_1_payload_B[2]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[30]),
        .Q(outStream_V_data_V_1_payload_B[30]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_mucud_U4_n_4),
        .Q(outStream_V_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \outStream_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[3]),
        .Q(outStream_V_data_V_1_payload_B[3]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[4]),
        .Q(outStream_V_data_V_1_payload_B[4]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[5]),
        .Q(outStream_V_data_V_1_payload_B[5]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[6]),
        .Q(outStream_V_data_V_1_payload_B[6]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[7]),
        .Q(outStream_V_data_V_1_payload_B[7]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[8]),
        .Q(outStream_V_data_V_1_payload_B[8]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  FDRE \outStream_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(data_1_fu_1615_p12[9]),
        .Q(outStream_V_data_V_1_payload_B[9]),
        .R(cnn_fc_i50_o10_mucud_U4_n_6));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_data_V_1_sel_rd_i_1
       (.I0(outStream_TREADY),
        .I1(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_V_data_V_1_sel_rd_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_data_V_1_sel_rd_i_1_n_3),
        .Q(outStream_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_data_V_1_sel_wr_i_1
       (.I0(outStream_V_data_V_1_ack_in),
        .I1(p_114_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_data_V_1_sel_wr_i_1_n_3),
        .Q(outStream_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \outStream_V_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_data_V_1_ack_in),
        .I3(outStream_TREADY),
        .I4(p_114_in),
        .O(\outStream_V_data_V_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_data_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_data_V_1_ack_in),
        .I3(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_data_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_data_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_data_V_1_state),
        .Q(outStream_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \outStream_V_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(outStream_TVALID),
        .I2(outStream_V_dest_V_1_ack_in),
        .I3(outStream_TREADY),
        .I4(p_114_in),
        .O(\outStream_V_dest_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_dest_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_dest_V_1_ack_in),
        .I3(outStream_TVALID),
        .O(outStream_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_dest_V_1_state[0]_i_1_n_3 ),
        .Q(outStream_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_dest_V_1_state),
        .Q(outStream_V_dest_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \outStream_V_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\outStream_V_id_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_id_V_1_ack_in),
        .I3(outStream_TREADY),
        .I4(p_114_in),
        .O(\outStream_V_id_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_id_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_id_V_1_ack_in),
        .I3(\outStream_V_id_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_id_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_id_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_id_V_1_state),
        .Q(outStream_V_id_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \outStream_V_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\outStream_V_keep_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_keep_V_1_ack_in),
        .I3(outStream_TREADY),
        .I4(p_114_in),
        .O(\outStream_V_keep_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_keep_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_keep_V_1_ack_in),
        .I3(\outStream_V_keep_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_keep_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_keep_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_keep_V_1_state),
        .Q(outStream_V_keep_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \outStream_V_last_V_1_payload_A[0]_i_1 
       (.I0(tmp_last_V_fu_1608_p2),
        .I1(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_last_V_1_ack_in),
        .I3(outStream_V_last_V_1_sel_wr),
        .I4(outStream_V_last_V_1_payload_A),
        .O(\outStream_V_last_V_1_payload_A[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \outStream_V_last_V_1_payload_A[0]_i_2 
       (.I0(writeCount_assign_reg_734[1]),
        .I1(writeCount_assign_reg_734[0]),
        .I2(writeCount_assign_reg_734[2]),
        .I3(writeCount_assign_reg_734[3]),
        .O(tmp_last_V_fu_1608_p2));
  FDRE \outStream_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_payload_A[0]_i_1_n_3 ),
        .Q(outStream_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \outStream_V_last_V_1_payload_B[0]_i_1 
       (.I0(tmp_last_V_fu_1608_p2),
        .I1(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .I2(outStream_V_last_V_1_ack_in),
        .I3(outStream_V_last_V_1_sel_wr),
        .I4(outStream_V_last_V_1_payload_B),
        .O(\outStream_V_last_V_1_payload_B[0]_i_1_n_3 ));
  FDRE \outStream_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_payload_B[0]_i_1_n_3 ),
        .Q(outStream_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_last_V_1_sel_rd_i_1
       (.I0(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .I1(outStream_TREADY),
        .I2(outStream_V_last_V_1_sel),
        .O(outStream_V_last_V_1_sel_rd_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_last_V_1_sel_rd_i_1_n_3),
        .Q(outStream_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_last_V_1_sel_wr_i_1
       (.I0(outStream_V_last_V_1_ack_in),
        .I1(p_114_in),
        .I2(outStream_V_last_V_1_sel_wr),
        .O(outStream_V_last_V_1_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_last_V_1_sel_wr_i_1_n_3),
        .Q(outStream_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \outStream_V_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(outStream_TREADY),
        .I2(p_114_in),
        .I3(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .I4(outStream_V_last_V_1_ack_in),
        .O(\outStream_V_last_V_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_last_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_last_V_1_ack_in),
        .I3(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_last_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_last_V_1_state),
        .Q(outStream_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \outStream_V_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(outStream_TREADY),
        .I2(p_114_in),
        .I3(\outStream_V_strb_V_1_state_reg_n_3_[0] ),
        .I4(outStream_V_strb_V_1_ack_in),
        .O(\outStream_V_strb_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_strb_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_strb_V_1_ack_in),
        .I3(\outStream_V_strb_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_strb_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_strb_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_strb_V_1_state),
        .Q(outStream_V_strb_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \outStream_V_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(outStream_TREADY),
        .I2(p_114_in),
        .I3(\outStream_V_user_V_1_state_reg_n_3_[0] ),
        .I4(outStream_V_user_V_1_ack_in),
        .O(\outStream_V_user_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \outStream_V_user_V_1_state[1]_i_1 
       (.I0(outStream_TREADY),
        .I1(p_114_in),
        .I2(outStream_V_user_V_1_ack_in),
        .I3(\outStream_V_user_V_1_state_reg_n_3_[0] ),
        .O(outStream_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_user_V_1_state[0]_i_1_n_3 ),
        .Q(\outStream_V_user_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_user_V_1_state),
        .Q(outStream_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[0]_i_10 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1085),
        .Q(\rdata_reg[0]_i_10_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[0]_i_16 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_642),
        .Q(\rdata_reg[0]_i_16_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_578),
        .Q(\rdata_reg[0]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_450),
        .Q(\rdata_reg[0]_i_21_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[0]_i_22 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1088),
        .Q(\rdata_reg[0]_i_22_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[0]_i_24 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_322),
        .Q(\rdata_reg[0]_i_24_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_26 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_194),
        .Q(\rdata_reg[0]_i_26_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_27 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_130),
        .Q(\rdata_reg[0]_i_27_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_28 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_66),
        .Q(\rdata_reg[0]_i_28_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_29 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_706),
        .Q(\rdata_reg[0]_i_29_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_30 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_514),
        .Q(\rdata_reg[0]_i_30_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_32 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_386),
        .Q(\rdata_reg[0]_i_32_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_258),
        .Q(\rdata_reg[0]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_120),
        .Q(\rdata_reg[10]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_696),
        .Q(\rdata_reg[10]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_632),
        .Q(\rdata_reg[10]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_568),
        .Q(\rdata_reg[10]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_376),
        .Q(\rdata_reg[10]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_248),
        .Q(\rdata_reg[10]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_184),
        .Q(\rdata_reg[10]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_56),
        .Q(\rdata_reg[10]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_504),
        .Q(\rdata_reg[10]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_440),
        .Q(\rdata_reg[10]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_312),
        .Q(\rdata_reg[10]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_119),
        .Q(\rdata_reg[11]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_695),
        .Q(\rdata_reg[11]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_631),
        .Q(\rdata_reg[11]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_567),
        .Q(\rdata_reg[11]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_375),
        .Q(\rdata_reg[11]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_247),
        .Q(\rdata_reg[11]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_183),
        .Q(\rdata_reg[11]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_55),
        .Q(\rdata_reg[11]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_503),
        .Q(\rdata_reg[11]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_439),
        .Q(\rdata_reg[11]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_311),
        .Q(\rdata_reg[11]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_118),
        .Q(\rdata_reg[12]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_694),
        .Q(\rdata_reg[12]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_630),
        .Q(\rdata_reg[12]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_566),
        .Q(\rdata_reg[12]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_374),
        .Q(\rdata_reg[12]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_246),
        .Q(\rdata_reg[12]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_182),
        .Q(\rdata_reg[12]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_54),
        .Q(\rdata_reg[12]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_502),
        .Q(\rdata_reg[12]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_438),
        .Q(\rdata_reg[12]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_310),
        .Q(\rdata_reg[12]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_117),
        .Q(\rdata_reg[13]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_693),
        .Q(\rdata_reg[13]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_629),
        .Q(\rdata_reg[13]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_565),
        .Q(\rdata_reg[13]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_373),
        .Q(\rdata_reg[13]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_245),
        .Q(\rdata_reg[13]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_181),
        .Q(\rdata_reg[13]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_53),
        .Q(\rdata_reg[13]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_501),
        .Q(\rdata_reg[13]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_437),
        .Q(\rdata_reg[13]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_309),
        .Q(\rdata_reg[13]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_116),
        .Q(\rdata_reg[14]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_692),
        .Q(\rdata_reg[14]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_628),
        .Q(\rdata_reg[14]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_564),
        .Q(\rdata_reg[14]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_372),
        .Q(\rdata_reg[14]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_244),
        .Q(\rdata_reg[14]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_180),
        .Q(\rdata_reg[14]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_52),
        .Q(\rdata_reg[14]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_500),
        .Q(\rdata_reg[14]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_436),
        .Q(\rdata_reg[14]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_308),
        .Q(\rdata_reg[14]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_115),
        .Q(\rdata_reg[15]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_691),
        .Q(\rdata_reg[15]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_627),
        .Q(\rdata_reg[15]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_563),
        .Q(\rdata_reg[15]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_371),
        .Q(\rdata_reg[15]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_243),
        .Q(\rdata_reg[15]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_179),
        .Q(\rdata_reg[15]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_51),
        .Q(\rdata_reg[15]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_499),
        .Q(\rdata_reg[15]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_435),
        .Q(\rdata_reg[15]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_307),
        .Q(\rdata_reg[15]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_114),
        .Q(\rdata_reg[16]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_690),
        .Q(\rdata_reg[16]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_626),
        .Q(\rdata_reg[16]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_562),
        .Q(\rdata_reg[16]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_370),
        .Q(\rdata_reg[16]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_242),
        .Q(\rdata_reg[16]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_178),
        .Q(\rdata_reg[16]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_50),
        .Q(\rdata_reg[16]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_498),
        .Q(\rdata_reg[16]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_434),
        .Q(\rdata_reg[16]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_306),
        .Q(\rdata_reg[16]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_113),
        .Q(\rdata_reg[17]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_689),
        .Q(\rdata_reg[17]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_625),
        .Q(\rdata_reg[17]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_561),
        .Q(\rdata_reg[17]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_369),
        .Q(\rdata_reg[17]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_241),
        .Q(\rdata_reg[17]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_177),
        .Q(\rdata_reg[17]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_49),
        .Q(\rdata_reg[17]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_497),
        .Q(\rdata_reg[17]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_433),
        .Q(\rdata_reg[17]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_305),
        .Q(\rdata_reg[17]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_112),
        .Q(\rdata_reg[18]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_688),
        .Q(\rdata_reg[18]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_624),
        .Q(\rdata_reg[18]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_560),
        .Q(\rdata_reg[18]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_368),
        .Q(\rdata_reg[18]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_240),
        .Q(\rdata_reg[18]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_176),
        .Q(\rdata_reg[18]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_48),
        .Q(\rdata_reg[18]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_496),
        .Q(\rdata_reg[18]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_432),
        .Q(\rdata_reg[18]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_304),
        .Q(\rdata_reg[18]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_111),
        .Q(\rdata_reg[19]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_687),
        .Q(\rdata_reg[19]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_623),
        .Q(\rdata_reg[19]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_559),
        .Q(\rdata_reg[19]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_367),
        .Q(\rdata_reg[19]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_239),
        .Q(\rdata_reg[19]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_175),
        .Q(\rdata_reg[19]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_47),
        .Q(\rdata_reg[19]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_495),
        .Q(\rdata_reg[19]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_431),
        .Q(\rdata_reg[19]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_303),
        .Q(\rdata_reg[19]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_705),
        .Q(\rdata_reg[1]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_16 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_641),
        .Q(\rdata_reg[1]_i_16_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_17 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_577),
        .Q(\rdata_reg[1]_i_17_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_385),
        .Q(\rdata_reg[1]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_257),
        .Q(\rdata_reg[1]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_193),
        .Q(\rdata_reg[1]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_24 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_129),
        .Q(\rdata_reg[1]_i_24_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_25 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_65),
        .Q(\rdata_reg[1]_i_25_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_26 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_513),
        .Q(\rdata_reg[1]_i_26_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_27 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_449),
        .Q(\rdata_reg[1]_i_27_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_321),
        .Q(\rdata_reg[1]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_110),
        .Q(\rdata_reg[20]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_686),
        .Q(\rdata_reg[20]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_622),
        .Q(\rdata_reg[20]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_558),
        .Q(\rdata_reg[20]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_366),
        .Q(\rdata_reg[20]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_238),
        .Q(\rdata_reg[20]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_174),
        .Q(\rdata_reg[20]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_46),
        .Q(\rdata_reg[20]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_494),
        .Q(\rdata_reg[20]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_430),
        .Q(\rdata_reg[20]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_302),
        .Q(\rdata_reg[20]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_109),
        .Q(\rdata_reg[21]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_685),
        .Q(\rdata_reg[21]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_621),
        .Q(\rdata_reg[21]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_557),
        .Q(\rdata_reg[21]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_365),
        .Q(\rdata_reg[21]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_237),
        .Q(\rdata_reg[21]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_173),
        .Q(\rdata_reg[21]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_45),
        .Q(\rdata_reg[21]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_493),
        .Q(\rdata_reg[21]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_429),
        .Q(\rdata_reg[21]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_301),
        .Q(\rdata_reg[21]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_108),
        .Q(\rdata_reg[22]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_684),
        .Q(\rdata_reg[22]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_620),
        .Q(\rdata_reg[22]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_556),
        .Q(\rdata_reg[22]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_364),
        .Q(\rdata_reg[22]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_236),
        .Q(\rdata_reg[22]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_172),
        .Q(\rdata_reg[22]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_44),
        .Q(\rdata_reg[22]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_492),
        .Q(\rdata_reg[22]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_428),
        .Q(\rdata_reg[22]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_300),
        .Q(\rdata_reg[22]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_107),
        .Q(\rdata_reg[23]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_683),
        .Q(\rdata_reg[23]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_619),
        .Q(\rdata_reg[23]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_555),
        .Q(\rdata_reg[23]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_363),
        .Q(\rdata_reg[23]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_235),
        .Q(\rdata_reg[23]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_171),
        .Q(\rdata_reg[23]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_43),
        .Q(\rdata_reg[23]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_491),
        .Q(\rdata_reg[23]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_427),
        .Q(\rdata_reg[23]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_299),
        .Q(\rdata_reg[23]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_106),
        .Q(\rdata_reg[24]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_682),
        .Q(\rdata_reg[24]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_618),
        .Q(\rdata_reg[24]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_554),
        .Q(\rdata_reg[24]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_362),
        .Q(\rdata_reg[24]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_234),
        .Q(\rdata_reg[24]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_170),
        .Q(\rdata_reg[24]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_42),
        .Q(\rdata_reg[24]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_490),
        .Q(\rdata_reg[24]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_426),
        .Q(\rdata_reg[24]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_298),
        .Q(\rdata_reg[24]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_105),
        .Q(\rdata_reg[25]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_681),
        .Q(\rdata_reg[25]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_617),
        .Q(\rdata_reg[25]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_553),
        .Q(\rdata_reg[25]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_361),
        .Q(\rdata_reg[25]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_233),
        .Q(\rdata_reg[25]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_169),
        .Q(\rdata_reg[25]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_41),
        .Q(\rdata_reg[25]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_489),
        .Q(\rdata_reg[25]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_425),
        .Q(\rdata_reg[25]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_297),
        .Q(\rdata_reg[25]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_104),
        .Q(\rdata_reg[26]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_680),
        .Q(\rdata_reg[26]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_616),
        .Q(\rdata_reg[26]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_552),
        .Q(\rdata_reg[26]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_360),
        .Q(\rdata_reg[26]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_232),
        .Q(\rdata_reg[26]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_168),
        .Q(\rdata_reg[26]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_40),
        .Q(\rdata_reg[26]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_488),
        .Q(\rdata_reg[26]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_424),
        .Q(\rdata_reg[26]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_296),
        .Q(\rdata_reg[26]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_103),
        .Q(\rdata_reg[27]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_679),
        .Q(\rdata_reg[27]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_615),
        .Q(\rdata_reg[27]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_551),
        .Q(\rdata_reg[27]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_359),
        .Q(\rdata_reg[27]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_231),
        .Q(\rdata_reg[27]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_167),
        .Q(\rdata_reg[27]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_39),
        .Q(\rdata_reg[27]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_487),
        .Q(\rdata_reg[27]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_423),
        .Q(\rdata_reg[27]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_295),
        .Q(\rdata_reg[27]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_102),
        .Q(\rdata_reg[28]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_678),
        .Q(\rdata_reg[28]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_614),
        .Q(\rdata_reg[28]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_550),
        .Q(\rdata_reg[28]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_358),
        .Q(\rdata_reg[28]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_230),
        .Q(\rdata_reg[28]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_166),
        .Q(\rdata_reg[28]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_38),
        .Q(\rdata_reg[28]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_486),
        .Q(\rdata_reg[28]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_422),
        .Q(\rdata_reg[28]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_294),
        .Q(\rdata_reg[28]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_101),
        .Q(\rdata_reg[29]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_677),
        .Q(\rdata_reg[29]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_613),
        .Q(\rdata_reg[29]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_549),
        .Q(\rdata_reg[29]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_357),
        .Q(\rdata_reg[29]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_229),
        .Q(\rdata_reg[29]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_165),
        .Q(\rdata_reg[29]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_37),
        .Q(\rdata_reg[29]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_485),
        .Q(\rdata_reg[29]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_421),
        .Q(\rdata_reg[29]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_293),
        .Q(\rdata_reg[29]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_384),
        .Q(\rdata_reg[2]_i_10_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_704),
        .Q(\rdata_reg[2]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_576),
        .Q(\rdata_reg[2]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_16 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_512),
        .Q(\rdata_reg[2]_i_16_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_192),
        .Q(\rdata_reg[2]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_448),
        .Q(\rdata_reg[2]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_320),
        .Q(\rdata_reg[2]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_640),
        .Q(\rdata_reg[2]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_256),
        .Q(\rdata_reg[2]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_24 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_128),
        .Q(\rdata_reg[2]_i_24_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_64),
        .Q(\rdata_reg[2]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_100),
        .Q(\rdata_reg[30]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_676),
        .Q(\rdata_reg[30]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_612),
        .Q(\rdata_reg[30]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_548),
        .Q(\rdata_reg[30]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_356),
        .Q(\rdata_reg[30]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_228),
        .Q(\rdata_reg[30]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_164),
        .Q(\rdata_reg[30]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_36),
        .Q(\rdata_reg[30]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_484),
        .Q(\rdata_reg[30]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_420),
        .Q(\rdata_reg[30]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_292),
        .Q(\rdata_reg[30]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_12 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_291),
        .Q(\rdata_reg[31]_i_12_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_13 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1086),
        .Q(\rdata_reg[31]_i_13_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[31]_i_17 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_99),
        .Q(\rdata_reg[31]_i_17_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_18 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1083),
        .Q(\rdata_reg[31]_i_18_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_20 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1092),
        .Q(\rdata_reg[31]_i_20_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[31]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_675),
        .Q(\rdata_reg[31]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_24 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_611),
        .Q(\rdata_reg[31]_i_24_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_25 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1091),
        .Q(\rdata_reg[31]_i_25_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[31]_i_27 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_547),
        .Q(\rdata_reg[31]_i_27_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_28 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1090),
        .Q(\rdata_reg[31]_i_28_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[31]_i_31 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_355),
        .Q(\rdata_reg[31]_i_31_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_34 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_227),
        .Q(\rdata_reg[31]_i_34_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_35 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_163),
        .Q(\rdata_reg[31]_i_35_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_37 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_35),
        .Q(\rdata_reg[31]_i_37_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_43 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_483),
        .Q(\rdata_reg[31]_i_43_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_44 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_419),
        .Q(\rdata_reg[31]_i_44_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_383),
        .Q(\rdata_reg[3]_i_10_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_703),
        .Q(\rdata_reg[3]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_575),
        .Q(\rdata_reg[3]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_16 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_511),
        .Q(\rdata_reg[3]_i_16_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_191),
        .Q(\rdata_reg[3]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_447),
        .Q(\rdata_reg[3]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_319),
        .Q(\rdata_reg[3]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_639),
        .Q(\rdata_reg[3]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_255),
        .Q(\rdata_reg[3]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_24 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_127),
        .Q(\rdata_reg[3]_i_24_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_63),
        .Q(\rdata_reg[3]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_126),
        .Q(\rdata_reg[4]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_702),
        .Q(\rdata_reg[4]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_638),
        .Q(\rdata_reg[4]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_574),
        .Q(\rdata_reg[4]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_382),
        .Q(\rdata_reg[4]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_254),
        .Q(\rdata_reg[4]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_190),
        .Q(\rdata_reg[4]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_62),
        .Q(\rdata_reg[4]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_510),
        .Q(\rdata_reg[4]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_446),
        .Q(\rdata_reg[4]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_318),
        .Q(\rdata_reg[4]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_125),
        .Q(\rdata_reg[5]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_701),
        .Q(\rdata_reg[5]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_637),
        .Q(\rdata_reg[5]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_573),
        .Q(\rdata_reg[5]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_381),
        .Q(\rdata_reg[5]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_253),
        .Q(\rdata_reg[5]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_189),
        .Q(\rdata_reg[5]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_61),
        .Q(\rdata_reg[5]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_509),
        .Q(\rdata_reg[5]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_445),
        .Q(\rdata_reg[5]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_317),
        .Q(\rdata_reg[5]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_124),
        .Q(\rdata_reg[6]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_700),
        .Q(\rdata_reg[6]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_636),
        .Q(\rdata_reg[6]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_572),
        .Q(\rdata_reg[6]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_380),
        .Q(\rdata_reg[6]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_252),
        .Q(\rdata_reg[6]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_188),
        .Q(\rdata_reg[6]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_60),
        .Q(\rdata_reg[6]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_508),
        .Q(\rdata_reg[6]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_444),
        .Q(\rdata_reg[6]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_316),
        .Q(\rdata_reg[6]_i_8_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_10 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1082),
        .Q(\rdata_reg[7]_i_10_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[7]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_379),
        .Q(\rdata_reg[7]_i_13_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_14 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1087),
        .Q(\rdata_reg[7]_i_14_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[7]_i_17 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_699),
        .Q(\rdata_reg[7]_i_17_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_571),
        .Q(\rdata_reg[7]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_507),
        .Q(\rdata_reg[7]_i_21_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_22 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1089),
        .Q(\rdata_reg[7]_i_22_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[7]_i_25 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_187),
        .Q(\rdata_reg[7]_i_25_n_3 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_26 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_1084),
        .Q(\rdata_reg[7]_i_26_n_3 ),
        .S(cnn_fc_i50_o10_CTRL_s_axi_U_n_713));
  FDRE \rdata_reg[7]_i_29 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_443),
        .Q(\rdata_reg[7]_i_29_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_32 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_315),
        .Q(\rdata_reg[7]_i_32_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_33 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_635),
        .Q(\rdata_reg[7]_i_33_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_35 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_251),
        .Q(\rdata_reg[7]_i_35_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_37 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_123),
        .Q(\rdata_reg[7]_i_37_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_59),
        .Q(\rdata_reg[7]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_122),
        .Q(\rdata_reg[8]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_698),
        .Q(\rdata_reg[8]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_634),
        .Q(\rdata_reg[8]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_570),
        .Q(\rdata_reg[8]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_378),
        .Q(\rdata_reg[8]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_250),
        .Q(\rdata_reg[8]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_186),
        .Q(\rdata_reg[8]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_58),
        .Q(\rdata_reg[8]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_506),
        .Q(\rdata_reg[8]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_442),
        .Q(\rdata_reg[8]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_314),
        .Q(\rdata_reg[8]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_18_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_121),
        .Q(\rdata_reg[9]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_20_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_697),
        .Q(\rdata_reg[9]_i_13_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_25_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_633),
        .Q(\rdata_reg[9]_i_14_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_15 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_28_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_569),
        .Q(\rdata_reg[9]_i_15_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_18 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_14_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_377),
        .Q(\rdata_reg[9]_i_18_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_19 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_249),
        .Q(\rdata_reg[9]_i_19_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_20 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_26_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_185),
        .Q(\rdata_reg[9]_i_20_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_21 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_10_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_57),
        .Q(\rdata_reg[9]_i_21_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_22 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_505),
        .Q(\rdata_reg[9]_i_22_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_23 
       (.C(ap_clk),
        .CE(\rdata_reg[0]_i_22_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_441),
        .Q(\rdata_reg[9]_i_23_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_13_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_313),
        .Q(\rdata_reg[9]_i_8_n_3 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EF00)) 
    \result_0_4_reg_712[0]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_3_[0] ),
        .I1(\exitcond3_reg_1800_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_enable_reg_pp2_iter8_reg_n_3),
        .I4(\ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3 ),
        .I5(ap_CS_fsm_state6),
        .O(result_9_4_reg_613));
  FDRE \result_0_4_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_47),
        .Q(result_0_4_reg_712_reg[0]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_53),
        .Q(result_0_4_reg_712_reg[10]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_52),
        .Q(result_0_4_reg_712_reg[11]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_59),
        .Q(result_0_4_reg_712_reg[12]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_58),
        .Q(result_0_4_reg_712_reg[13]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_57),
        .Q(result_0_4_reg_712_reg[14]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_56),
        .Q(result_0_4_reg_712_reg[15]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_63),
        .Q(result_0_4_reg_712_reg[16]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_62),
        .Q(result_0_4_reg_712_reg[17]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_61),
        .Q(result_0_4_reg_712_reg[18]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_60),
        .Q(result_0_4_reg_712_reg[19]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_46),
        .Q(result_0_4_reg_712_reg[1]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_67),
        .Q(result_0_4_reg_712_reg[20]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_66),
        .Q(result_0_4_reg_712_reg[21]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_65),
        .Q(result_0_4_reg_712_reg[22]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_64),
        .Q(result_0_4_reg_712_reg[23]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_71),
        .Q(result_0_4_reg_712_reg[24]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_70),
        .Q(result_0_4_reg_712_reg[25]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_69),
        .Q(result_0_4_reg_712_reg[26]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_68),
        .Q(result_0_4_reg_712_reg[27]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_75),
        .Q(result_0_4_reg_712_reg[28]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_74),
        .Q(result_0_4_reg_712_reg[29]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_45),
        .Q(result_0_4_reg_712_reg[2]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_73),
        .Q(result_0_4_reg_712_reg[30]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_72),
        .Q(result_0_4_reg_712_reg[31]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_44),
        .Q(result_0_4_reg_712_reg[3]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_51),
        .Q(result_0_4_reg_712_reg[4]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_50),
        .Q(result_0_4_reg_712_reg[5]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_49),
        .Q(result_0_4_reg_712_reg[6]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_48),
        .Q(result_0_4_reg_712_reg[7]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_55),
        .Q(result_0_4_reg_712_reg[8]),
        .R(1'b0));
  FDRE \result_0_4_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_746_n_54),
        .Q(result_0_4_reg_712_reg[9]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_9),
        .Q(result_1_4_reg_701_reg[0]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_15),
        .Q(result_1_4_reg_701_reg[10]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_14),
        .Q(result_1_4_reg_701_reg[11]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_21),
        .Q(result_1_4_reg_701_reg[12]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_20),
        .Q(result_1_4_reg_701_reg[13]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_19),
        .Q(result_1_4_reg_701_reg[14]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_18),
        .Q(result_1_4_reg_701_reg[15]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_25),
        .Q(result_1_4_reg_701_reg[16]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_24),
        .Q(result_1_4_reg_701_reg[17]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_23),
        .Q(result_1_4_reg_701_reg[18]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_22),
        .Q(result_1_4_reg_701_reg[19]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_8),
        .Q(result_1_4_reg_701_reg[1]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_29),
        .Q(result_1_4_reg_701_reg[20]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_28),
        .Q(result_1_4_reg_701_reg[21]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_27),
        .Q(result_1_4_reg_701_reg[22]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_26),
        .Q(result_1_4_reg_701_reg[23]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_33),
        .Q(result_1_4_reg_701_reg[24]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_32),
        .Q(result_1_4_reg_701_reg[25]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_31),
        .Q(result_1_4_reg_701_reg[26]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_30),
        .Q(result_1_4_reg_701_reg[27]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_37),
        .Q(result_1_4_reg_701_reg[28]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_36),
        .Q(result_1_4_reg_701_reg[29]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_7),
        .Q(result_1_4_reg_701_reg[2]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_35),
        .Q(result_1_4_reg_701_reg[30]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_34),
        .Q(result_1_4_reg_701_reg[31]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_6),
        .Q(result_1_4_reg_701_reg[3]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_13),
        .Q(result_1_4_reg_701_reg[4]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_12),
        .Q(result_1_4_reg_701_reg[5]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_11),
        .Q(result_1_4_reg_701_reg[6]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_10),
        .Q(result_1_4_reg_701_reg[7]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_17),
        .Q(result_1_4_reg_701_reg[8]),
        .R(1'b0));
  FDRE \result_1_4_reg_701_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_753_n_16),
        .Q(result_1_4_reg_701_reg[9]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_8),
        .Q(result_2_4_reg_690_reg[0]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_14),
        .Q(result_2_4_reg_690_reg[10]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_13),
        .Q(result_2_4_reg_690_reg[11]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_20),
        .Q(result_2_4_reg_690_reg[12]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_19),
        .Q(result_2_4_reg_690_reg[13]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_18),
        .Q(result_2_4_reg_690_reg[14]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_17),
        .Q(result_2_4_reg_690_reg[15]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_24),
        .Q(result_2_4_reg_690_reg[16]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_23),
        .Q(result_2_4_reg_690_reg[17]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_22),
        .Q(result_2_4_reg_690_reg[18]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_21),
        .Q(result_2_4_reg_690_reg[19]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_7),
        .Q(result_2_4_reg_690_reg[1]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_28),
        .Q(result_2_4_reg_690_reg[20]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_27),
        .Q(result_2_4_reg_690_reg[21]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_26),
        .Q(result_2_4_reg_690_reg[22]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_25),
        .Q(result_2_4_reg_690_reg[23]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_32),
        .Q(result_2_4_reg_690_reg[24]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_31),
        .Q(result_2_4_reg_690_reg[25]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_30),
        .Q(result_2_4_reg_690_reg[26]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_29),
        .Q(result_2_4_reg_690_reg[27]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_36),
        .Q(result_2_4_reg_690_reg[28]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_35),
        .Q(result_2_4_reg_690_reg[29]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_6),
        .Q(result_2_4_reg_690_reg[2]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_34),
        .Q(result_2_4_reg_690_reg[30]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_33),
        .Q(result_2_4_reg_690_reg[31]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_5),
        .Q(result_2_4_reg_690_reg[3]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_12),
        .Q(result_2_4_reg_690_reg[4]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_11),
        .Q(result_2_4_reg_690_reg[5]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_10),
        .Q(result_2_4_reg_690_reg[6]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_9),
        .Q(result_2_4_reg_690_reg[7]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_16),
        .Q(result_2_4_reg_690_reg[8]),
        .R(1'b0));
  FDRE \result_2_4_reg_690_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_760_n_15),
        .Q(result_2_4_reg_690_reg[9]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_8),
        .Q(result_3_4_reg_679_reg[0]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_14),
        .Q(result_3_4_reg_679_reg[10]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_13),
        .Q(result_3_4_reg_679_reg[11]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_20),
        .Q(result_3_4_reg_679_reg[12]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_19),
        .Q(result_3_4_reg_679_reg[13]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_18),
        .Q(result_3_4_reg_679_reg[14]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_17),
        .Q(result_3_4_reg_679_reg[15]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_24),
        .Q(result_3_4_reg_679_reg[16]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_23),
        .Q(result_3_4_reg_679_reg[17]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_22),
        .Q(result_3_4_reg_679_reg[18]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_21),
        .Q(result_3_4_reg_679_reg[19]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_7),
        .Q(result_3_4_reg_679_reg[1]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_28),
        .Q(result_3_4_reg_679_reg[20]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_27),
        .Q(result_3_4_reg_679_reg[21]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_26),
        .Q(result_3_4_reg_679_reg[22]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_25),
        .Q(result_3_4_reg_679_reg[23]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_32),
        .Q(result_3_4_reg_679_reg[24]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_31),
        .Q(result_3_4_reg_679_reg[25]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_30),
        .Q(result_3_4_reg_679_reg[26]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_29),
        .Q(result_3_4_reg_679_reg[27]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_36),
        .Q(result_3_4_reg_679_reg[28]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_35),
        .Q(result_3_4_reg_679_reg[29]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_6),
        .Q(result_3_4_reg_679_reg[2]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_34),
        .Q(result_3_4_reg_679_reg[30]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_33),
        .Q(result_3_4_reg_679_reg[31]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_5),
        .Q(result_3_4_reg_679_reg[3]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_12),
        .Q(result_3_4_reg_679_reg[4]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_11),
        .Q(result_3_4_reg_679_reg[5]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_10),
        .Q(result_3_4_reg_679_reg[6]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_9),
        .Q(result_3_4_reg_679_reg[7]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_16),
        .Q(result_3_4_reg_679_reg[8]),
        .R(1'b0));
  FDRE \result_3_4_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_767_n_15),
        .Q(result_3_4_reg_679_reg[9]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_8),
        .Q(result_4_4_reg_668_reg[0]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_14),
        .Q(result_4_4_reg_668_reg[10]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_13),
        .Q(result_4_4_reg_668_reg[11]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_20),
        .Q(result_4_4_reg_668_reg[12]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_19),
        .Q(result_4_4_reg_668_reg[13]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_18),
        .Q(result_4_4_reg_668_reg[14]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_17),
        .Q(result_4_4_reg_668_reg[15]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_24),
        .Q(result_4_4_reg_668_reg[16]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_23),
        .Q(result_4_4_reg_668_reg[17]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_22),
        .Q(result_4_4_reg_668_reg[18]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_21),
        .Q(result_4_4_reg_668_reg[19]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_7),
        .Q(result_4_4_reg_668_reg[1]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_28),
        .Q(result_4_4_reg_668_reg[20]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_27),
        .Q(result_4_4_reg_668_reg[21]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_26),
        .Q(result_4_4_reg_668_reg[22]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_25),
        .Q(result_4_4_reg_668_reg[23]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_32),
        .Q(result_4_4_reg_668_reg[24]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_31),
        .Q(result_4_4_reg_668_reg[25]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_30),
        .Q(result_4_4_reg_668_reg[26]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_29),
        .Q(result_4_4_reg_668_reg[27]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_36),
        .Q(result_4_4_reg_668_reg[28]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_35),
        .Q(result_4_4_reg_668_reg[29]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_6),
        .Q(result_4_4_reg_668_reg[2]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_34),
        .Q(result_4_4_reg_668_reg[30]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_33),
        .Q(result_4_4_reg_668_reg[31]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_5),
        .Q(result_4_4_reg_668_reg[3]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_12),
        .Q(result_4_4_reg_668_reg[4]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_11),
        .Q(result_4_4_reg_668_reg[5]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_10),
        .Q(result_4_4_reg_668_reg[6]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_9),
        .Q(result_4_4_reg_668_reg[7]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_16),
        .Q(result_4_4_reg_668_reg[8]),
        .R(1'b0));
  FDRE \result_4_4_reg_668_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_774_n_15),
        .Q(result_4_4_reg_668_reg[9]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_8),
        .Q(result_5_4_reg_657_reg[0]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_14),
        .Q(result_5_4_reg_657_reg[10]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_13),
        .Q(result_5_4_reg_657_reg[11]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_20),
        .Q(result_5_4_reg_657_reg[12]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_19),
        .Q(result_5_4_reg_657_reg[13]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_18),
        .Q(result_5_4_reg_657_reg[14]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_17),
        .Q(result_5_4_reg_657_reg[15]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_24),
        .Q(result_5_4_reg_657_reg[16]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_23),
        .Q(result_5_4_reg_657_reg[17]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_22),
        .Q(result_5_4_reg_657_reg[18]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_21),
        .Q(result_5_4_reg_657_reg[19]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_7),
        .Q(result_5_4_reg_657_reg[1]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_28),
        .Q(result_5_4_reg_657_reg[20]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_27),
        .Q(result_5_4_reg_657_reg[21]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_26),
        .Q(result_5_4_reg_657_reg[22]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_25),
        .Q(result_5_4_reg_657_reg[23]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_32),
        .Q(result_5_4_reg_657_reg[24]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_31),
        .Q(result_5_4_reg_657_reg[25]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_30),
        .Q(result_5_4_reg_657_reg[26]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_29),
        .Q(result_5_4_reg_657_reg[27]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_36),
        .Q(result_5_4_reg_657_reg[28]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_35),
        .Q(result_5_4_reg_657_reg[29]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_6),
        .Q(result_5_4_reg_657_reg[2]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_34),
        .Q(result_5_4_reg_657_reg[30]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_33),
        .Q(result_5_4_reg_657_reg[31]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_5),
        .Q(result_5_4_reg_657_reg[3]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_12),
        .Q(result_5_4_reg_657_reg[4]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_11),
        .Q(result_5_4_reg_657_reg[5]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_10),
        .Q(result_5_4_reg_657_reg[6]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_9),
        .Q(result_5_4_reg_657_reg[7]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_16),
        .Q(result_5_4_reg_657_reg[8]),
        .R(1'b0));
  FDRE \result_5_4_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_781_n_15),
        .Q(result_5_4_reg_657_reg[9]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_8),
        .Q(result_6_4_reg_646_reg[0]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_14),
        .Q(result_6_4_reg_646_reg[10]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_13),
        .Q(result_6_4_reg_646_reg[11]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_20),
        .Q(result_6_4_reg_646_reg[12]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_19),
        .Q(result_6_4_reg_646_reg[13]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_18),
        .Q(result_6_4_reg_646_reg[14]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_17),
        .Q(result_6_4_reg_646_reg[15]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_24),
        .Q(result_6_4_reg_646_reg[16]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_23),
        .Q(result_6_4_reg_646_reg[17]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_22),
        .Q(result_6_4_reg_646_reg[18]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_21),
        .Q(result_6_4_reg_646_reg[19]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_7),
        .Q(result_6_4_reg_646_reg[1]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_28),
        .Q(result_6_4_reg_646_reg[20]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_27),
        .Q(result_6_4_reg_646_reg[21]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_26),
        .Q(result_6_4_reg_646_reg[22]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_25),
        .Q(result_6_4_reg_646_reg[23]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_32),
        .Q(result_6_4_reg_646_reg[24]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_31),
        .Q(result_6_4_reg_646_reg[25]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_30),
        .Q(result_6_4_reg_646_reg[26]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_29),
        .Q(result_6_4_reg_646_reg[27]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_36),
        .Q(result_6_4_reg_646_reg[28]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_35),
        .Q(result_6_4_reg_646_reg[29]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_6),
        .Q(result_6_4_reg_646_reg[2]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_34),
        .Q(result_6_4_reg_646_reg[30]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_33),
        .Q(result_6_4_reg_646_reg[31]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_5),
        .Q(result_6_4_reg_646_reg[3]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_12),
        .Q(result_6_4_reg_646_reg[4]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_11),
        .Q(result_6_4_reg_646_reg[5]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_10),
        .Q(result_6_4_reg_646_reg[6]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_9),
        .Q(result_6_4_reg_646_reg[7]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_16),
        .Q(result_6_4_reg_646_reg[8]),
        .R(1'b0));
  FDRE \result_6_4_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_788_n_15),
        .Q(result_6_4_reg_646_reg[9]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_8),
        .Q(result_7_4_reg_635_reg[0]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_14),
        .Q(result_7_4_reg_635_reg[10]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_13),
        .Q(result_7_4_reg_635_reg[11]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_20),
        .Q(result_7_4_reg_635_reg[12]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_19),
        .Q(result_7_4_reg_635_reg[13]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_18),
        .Q(result_7_4_reg_635_reg[14]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_17),
        .Q(result_7_4_reg_635_reg[15]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_24),
        .Q(result_7_4_reg_635_reg[16]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_23),
        .Q(result_7_4_reg_635_reg[17]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_22),
        .Q(result_7_4_reg_635_reg[18]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_21),
        .Q(result_7_4_reg_635_reg[19]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_7),
        .Q(result_7_4_reg_635_reg[1]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_28),
        .Q(result_7_4_reg_635_reg[20]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_27),
        .Q(result_7_4_reg_635_reg[21]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_26),
        .Q(result_7_4_reg_635_reg[22]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_25),
        .Q(result_7_4_reg_635_reg[23]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_32),
        .Q(result_7_4_reg_635_reg[24]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_31),
        .Q(result_7_4_reg_635_reg[25]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_30),
        .Q(result_7_4_reg_635_reg[26]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_29),
        .Q(result_7_4_reg_635_reg[27]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_36),
        .Q(result_7_4_reg_635_reg[28]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_35),
        .Q(result_7_4_reg_635_reg[29]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_6),
        .Q(result_7_4_reg_635_reg[2]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_34),
        .Q(result_7_4_reg_635_reg[30]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_33),
        .Q(result_7_4_reg_635_reg[31]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_5),
        .Q(result_7_4_reg_635_reg[3]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_12),
        .Q(result_7_4_reg_635_reg[4]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_11),
        .Q(result_7_4_reg_635_reg[5]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_10),
        .Q(result_7_4_reg_635_reg[6]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_9),
        .Q(result_7_4_reg_635_reg[7]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_16),
        .Q(result_7_4_reg_635_reg[8]),
        .R(1'b0));
  FDRE \result_7_4_reg_635_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_795_n_15),
        .Q(result_7_4_reg_635_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \result_8_2_reg_502[31]_i_1 
       (.I0(i1_reg_6011),
        .I1(i1_reg_601[1]),
        .I2(i1_reg_601[3]),
        .I3(i1_reg_601[2]),
        .I4(i1_reg_601[0]),
        .I5(ap_CS_fsm_state3),
        .O(\result_8_2_reg_502[31]_i_1_n_3 ));
  FDRE \result_8_2_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_290),
        .Q(\result_8_2_reg_502_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[10] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_280),
        .Q(\result_8_2_reg_502_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[11] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_279),
        .Q(\result_8_2_reg_502_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[12] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_278),
        .Q(\result_8_2_reg_502_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[13] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_277),
        .Q(\result_8_2_reg_502_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[14] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_276),
        .Q(\result_8_2_reg_502_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[15] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_275),
        .Q(\result_8_2_reg_502_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[16] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_274),
        .Q(\result_8_2_reg_502_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[17] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_273),
        .Q(\result_8_2_reg_502_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[18] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_272),
        .Q(\result_8_2_reg_502_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[19] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_271),
        .Q(\result_8_2_reg_502_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_289),
        .Q(\result_8_2_reg_502_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[20] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_270),
        .Q(\result_8_2_reg_502_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[21] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_269),
        .Q(\result_8_2_reg_502_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[22] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_268),
        .Q(\result_8_2_reg_502_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[23] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_267),
        .Q(\result_8_2_reg_502_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[24] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_266),
        .Q(\result_8_2_reg_502_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[25] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_265),
        .Q(\result_8_2_reg_502_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[26] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_264),
        .Q(\result_8_2_reg_502_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[27] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_263),
        .Q(\result_8_2_reg_502_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[28] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_262),
        .Q(\result_8_2_reg_502_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[29] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_261),
        .Q(\result_8_2_reg_502_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_288),
        .Q(\result_8_2_reg_502_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[30] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_260),
        .Q(\result_8_2_reg_502_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[31] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_259),
        .Q(\result_8_2_reg_502_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_287),
        .Q(\result_8_2_reg_502_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_286),
        .Q(\result_8_2_reg_502_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[5] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_285),
        .Q(\result_8_2_reg_502_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[6] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_284),
        .Q(\result_8_2_reg_502_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[7] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_283),
        .Q(\result_8_2_reg_502_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[8] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_282),
        .Q(\result_8_2_reg_502_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_8_2_reg_502_reg[9] 
       (.C(ap_clk),
        .CE(\result_8_2_reg_502[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_281),
        .Q(\result_8_2_reg_502_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_8),
        .Q(result_8_4_reg_624_reg[0]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_14),
        .Q(result_8_4_reg_624_reg[10]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_13),
        .Q(result_8_4_reg_624_reg[11]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_20),
        .Q(result_8_4_reg_624_reg[12]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_19),
        .Q(result_8_4_reg_624_reg[13]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_18),
        .Q(result_8_4_reg_624_reg[14]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_17),
        .Q(result_8_4_reg_624_reg[15]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_24),
        .Q(result_8_4_reg_624_reg[16]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_23),
        .Q(result_8_4_reg_624_reg[17]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_22),
        .Q(result_8_4_reg_624_reg[18]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_21),
        .Q(result_8_4_reg_624_reg[19]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_7),
        .Q(result_8_4_reg_624_reg[1]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_28),
        .Q(result_8_4_reg_624_reg[20]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_27),
        .Q(result_8_4_reg_624_reg[21]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_26),
        .Q(result_8_4_reg_624_reg[22]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_25),
        .Q(result_8_4_reg_624_reg[23]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_32),
        .Q(result_8_4_reg_624_reg[24]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_31),
        .Q(result_8_4_reg_624_reg[25]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_30),
        .Q(result_8_4_reg_624_reg[26]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_29),
        .Q(result_8_4_reg_624_reg[27]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_36),
        .Q(result_8_4_reg_624_reg[28]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_35),
        .Q(result_8_4_reg_624_reg[29]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_6),
        .Q(result_8_4_reg_624_reg[2]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_34),
        .Q(result_8_4_reg_624_reg[30]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_33),
        .Q(result_8_4_reg_624_reg[31]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_5),
        .Q(result_8_4_reg_624_reg[3]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_12),
        .Q(result_8_4_reg_624_reg[4]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_11),
        .Q(result_8_4_reg_624_reg[5]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_10),
        .Q(result_8_4_reg_624_reg[6]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_9),
        .Q(result_8_4_reg_624_reg[7]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_16),
        .Q(result_8_4_reg_624_reg[8]),
        .R(1'b0));
  FDRE \result_8_4_reg_624_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_802_n_15),
        .Q(result_8_4_reg_624_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \result_9_11_reg_557[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[0]),
        .I4(i1_reg_601[2]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_11_reg_557[31]_i_1_n_3 ));
  FDRE \result_9_11_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_130),
        .Q(\result_9_11_reg_557_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_120),
        .Q(\result_9_11_reg_557_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_119),
        .Q(\result_9_11_reg_557_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_118),
        .Q(\result_9_11_reg_557_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_117),
        .Q(\result_9_11_reg_557_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_116),
        .Q(\result_9_11_reg_557_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_115),
        .Q(\result_9_11_reg_557_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_114),
        .Q(\result_9_11_reg_557_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_113),
        .Q(\result_9_11_reg_557_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_112),
        .Q(\result_9_11_reg_557_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_111),
        .Q(\result_9_11_reg_557_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_129),
        .Q(\result_9_11_reg_557_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_110),
        .Q(\result_9_11_reg_557_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_109),
        .Q(\result_9_11_reg_557_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_108),
        .Q(\result_9_11_reg_557_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_107),
        .Q(\result_9_11_reg_557_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_106),
        .Q(\result_9_11_reg_557_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_105),
        .Q(\result_9_11_reg_557_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_104),
        .Q(\result_9_11_reg_557_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_103),
        .Q(\result_9_11_reg_557_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_102),
        .Q(\result_9_11_reg_557_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_101),
        .Q(\result_9_11_reg_557_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_128),
        .Q(\result_9_11_reg_557_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_100),
        .Q(\result_9_11_reg_557_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_99),
        .Q(\result_9_11_reg_557_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_127),
        .Q(\result_9_11_reg_557_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_126),
        .Q(\result_9_11_reg_557_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_125),
        .Q(\result_9_11_reg_557_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_124),
        .Q(\result_9_11_reg_557_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_123),
        .Q(\result_9_11_reg_557_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_122),
        .Q(\result_9_11_reg_557_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_11_reg_557_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_11_reg_557[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_121),
        .Q(\result_9_11_reg_557_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \result_9_13_reg_568[31]_i_1 
       (.I0(i1_reg_601[0]),
        .I1(i1_reg_601[2]),
        .I2(i1_reg_601[3]),
        .I3(i1_reg_6011),
        .I4(i1_reg_601[1]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_13_reg_568[31]_i_1_n_3 ));
  FDRE \result_9_13_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_98),
        .Q(\result_9_13_reg_568_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_88),
        .Q(\result_9_13_reg_568_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_87),
        .Q(\result_9_13_reg_568_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_86),
        .Q(\result_9_13_reg_568_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_85),
        .Q(\result_9_13_reg_568_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_84),
        .Q(\result_9_13_reg_568_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_83),
        .Q(\result_9_13_reg_568_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_82),
        .Q(\result_9_13_reg_568_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_81),
        .Q(\result_9_13_reg_568_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_80),
        .Q(\result_9_13_reg_568_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_79),
        .Q(\result_9_13_reg_568_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_97),
        .Q(\result_9_13_reg_568_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_78),
        .Q(\result_9_13_reg_568_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_77),
        .Q(\result_9_13_reg_568_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_76),
        .Q(\result_9_13_reg_568_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_75),
        .Q(\result_9_13_reg_568_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_74),
        .Q(\result_9_13_reg_568_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_73),
        .Q(\result_9_13_reg_568_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_72),
        .Q(\result_9_13_reg_568_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_71),
        .Q(\result_9_13_reg_568_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_70),
        .Q(\result_9_13_reg_568_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_69),
        .Q(\result_9_13_reg_568_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_96),
        .Q(\result_9_13_reg_568_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_68),
        .Q(\result_9_13_reg_568_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_67),
        .Q(\result_9_13_reg_568_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_95),
        .Q(\result_9_13_reg_568_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_94),
        .Q(\result_9_13_reg_568_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_93),
        .Q(\result_9_13_reg_568_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_92),
        .Q(\result_9_13_reg_568_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_91),
        .Q(\result_9_13_reg_568_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_90),
        .Q(\result_9_13_reg_568_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_13_reg_568_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_13_reg_568[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_89),
        .Q(\result_9_13_reg_568_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_9_15_reg_579[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[0]),
        .I4(i1_reg_601[2]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_15_reg_579[31]_i_1_n_3 ));
  FDRE \result_9_15_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_66),
        .Q(\result_9_15_reg_579_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_56),
        .Q(\result_9_15_reg_579_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_55),
        .Q(\result_9_15_reg_579_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_54),
        .Q(\result_9_15_reg_579_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_53),
        .Q(\result_9_15_reg_579_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_52),
        .Q(\result_9_15_reg_579_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_51),
        .Q(\result_9_15_reg_579_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_50),
        .Q(\result_9_15_reg_579_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_49),
        .Q(\result_9_15_reg_579_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_48),
        .Q(\result_9_15_reg_579_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_47),
        .Q(\result_9_15_reg_579_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_65),
        .Q(\result_9_15_reg_579_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_46),
        .Q(\result_9_15_reg_579_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_45),
        .Q(\result_9_15_reg_579_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_44),
        .Q(\result_9_15_reg_579_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_43),
        .Q(\result_9_15_reg_579_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_42),
        .Q(\result_9_15_reg_579_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_41),
        .Q(\result_9_15_reg_579_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_40),
        .Q(\result_9_15_reg_579_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_39),
        .Q(\result_9_15_reg_579_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_38),
        .Q(\result_9_15_reg_579_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_37),
        .Q(\result_9_15_reg_579_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_64),
        .Q(\result_9_15_reg_579_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_36),
        .Q(\result_9_15_reg_579_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_35),
        .Q(\result_9_15_reg_579_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_63),
        .Q(\result_9_15_reg_579_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_62),
        .Q(\result_9_15_reg_579_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_61),
        .Q(\result_9_15_reg_579_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_60),
        .Q(\result_9_15_reg_579_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_59),
        .Q(\result_9_15_reg_579_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_58),
        .Q(\result_9_15_reg_579_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_15_reg_579_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_15_reg_579[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_57),
        .Q(\result_9_15_reg_579_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \result_9_17_reg_590[31]_i_1 
       (.I0(i1_reg_601[0]),
        .I1(i1_reg_601[2]),
        .I2(i1_reg_601[3]),
        .I3(i1_reg_6011),
        .I4(i1_reg_601[1]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_17_reg_590[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \result_9_17_reg_590[31]_i_3 
       (.I0(\exitcond2_reg_1736_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(i1_reg_6011));
  FDRE \result_9_17_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_34),
        .Q(\result_9_17_reg_590_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_24),
        .Q(\result_9_17_reg_590_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_23),
        .Q(\result_9_17_reg_590_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[11]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_663),
        .Q(\result_9_17_reg_590_reg[11]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[11]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_664),
        .Q(\result_9_17_reg_590_reg[11]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[11]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_665),
        .Q(\result_9_17_reg_590_reg[11]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[11]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_666),
        .Q(\result_9_17_reg_590_reg[11]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_22),
        .Q(\result_9_17_reg_590_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_21),
        .Q(\result_9_17_reg_590_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_20),
        .Q(\result_9_17_reg_590_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_19),
        .Q(\result_9_17_reg_590_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[15]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_659),
        .Q(\result_9_17_reg_590_reg[15]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[15]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_660),
        .Q(\result_9_17_reg_590_reg[15]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[15]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_661),
        .Q(\result_9_17_reg_590_reg[15]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[15]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_662),
        .Q(\result_9_17_reg_590_reg[15]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_18),
        .Q(\result_9_17_reg_590_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_17),
        .Q(\result_9_17_reg_590_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_16),
        .Q(\result_9_17_reg_590_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_15),
        .Q(\result_9_17_reg_590_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[19]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_655),
        .Q(\result_9_17_reg_590_reg[19]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[19]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_656),
        .Q(\result_9_17_reg_590_reg[19]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[19]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_657),
        .Q(\result_9_17_reg_590_reg[19]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[19]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_658),
        .Q(\result_9_17_reg_590_reg[19]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_33),
        .Q(\result_9_17_reg_590_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_14),
        .Q(\result_9_17_reg_590_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_13),
        .Q(\result_9_17_reg_590_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_12),
        .Q(\result_9_17_reg_590_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_11),
        .Q(\result_9_17_reg_590_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[23]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_651),
        .Q(\result_9_17_reg_590_reg[23]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[23]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_652),
        .Q(\result_9_17_reg_590_reg[23]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[23]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_653),
        .Q(\result_9_17_reg_590_reg[23]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[23]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_654),
        .Q(\result_9_17_reg_590_reg[23]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_10),
        .Q(\result_9_17_reg_590_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_9),
        .Q(\result_9_17_reg_590_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_8),
        .Q(\result_9_17_reg_590_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_7),
        .Q(\result_9_17_reg_590_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[27]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_647),
        .Q(\result_9_17_reg_590_reg[27]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[27]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_648),
        .Q(\result_9_17_reg_590_reg[27]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[27]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_649),
        .Q(\result_9_17_reg_590_reg[27]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[27]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_650),
        .Q(\result_9_17_reg_590_reg[27]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_6),
        .Q(\result_9_17_reg_590_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_5),
        .Q(\result_9_17_reg_590_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_32),
        .Q(\result_9_17_reg_590_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_4),
        .Q(\result_9_17_reg_590_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_3),
        .Q(\result_9_17_reg_590_reg_n_3_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \result_9_17_reg_590_reg[31]_i_15 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bias_ce0),
        .Q(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[31]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_643),
        .Q(\result_9_17_reg_590_reg[31]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[31]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_644),
        .Q(\result_9_17_reg_590_reg[31]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[31]_i_18 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_645),
        .Q(\result_9_17_reg_590_reg[31]_i_18_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[31]_i_19 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_646),
        .Q(\result_9_17_reg_590_reg[31]_i_19_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_31),
        .Q(\result_9_17_reg_590_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[3]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_671),
        .Q(\result_9_17_reg_590_reg[3]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[3]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_672),
        .Q(\result_9_17_reg_590_reg[3]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[3]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_673),
        .Q(\result_9_17_reg_590_reg[3]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[3]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_674),
        .Q(\result_9_17_reg_590_reg[3]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_30),
        .Q(\result_9_17_reg_590_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_29),
        .Q(\result_9_17_reg_590_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_28),
        .Q(\result_9_17_reg_590_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_27),
        .Q(\result_9_17_reg_590_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[7]_i_14 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_667),
        .Q(\result_9_17_reg_590_reg[7]_i_14_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[7]_i_15 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_668),
        .Q(\result_9_17_reg_590_reg[7]_i_15_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[7]_i_16 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_669),
        .Q(\result_9_17_reg_590_reg[7]_i_16_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[7]_i_17 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590_reg[31]_i_15_n_3 ),
        .D(cnn_fc_i50_o10_CTRL_s_axi_U_n_670),
        .Q(\result_9_17_reg_590_reg[7]_i_17_n_3 ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_26),
        .Q(\result_9_17_reg_590_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_17_reg_590_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_17_reg_590[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_25),
        .Q(\result_9_17_reg_590_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \result_9_20_reg_535[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[0]),
        .I4(i1_reg_601[2]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_20_reg_535[31]_i_1_n_3 ));
  FDRE \result_9_20_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_194),
        .Q(\result_9_20_reg_535_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_184),
        .Q(\result_9_20_reg_535_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_183),
        .Q(\result_9_20_reg_535_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_182),
        .Q(\result_9_20_reg_535_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_181),
        .Q(\result_9_20_reg_535_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_180),
        .Q(\result_9_20_reg_535_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_179),
        .Q(\result_9_20_reg_535_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_178),
        .Q(\result_9_20_reg_535_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_177),
        .Q(\result_9_20_reg_535_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_176),
        .Q(\result_9_20_reg_535_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_175),
        .Q(\result_9_20_reg_535_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_193),
        .Q(\result_9_20_reg_535_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_174),
        .Q(\result_9_20_reg_535_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_173),
        .Q(\result_9_20_reg_535_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_172),
        .Q(\result_9_20_reg_535_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_171),
        .Q(\result_9_20_reg_535_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_170),
        .Q(\result_9_20_reg_535_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_169),
        .Q(\result_9_20_reg_535_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_168),
        .Q(\result_9_20_reg_535_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_167),
        .Q(\result_9_20_reg_535_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_166),
        .Q(\result_9_20_reg_535_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_165),
        .Q(\result_9_20_reg_535_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_192),
        .Q(\result_9_20_reg_535_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_164),
        .Q(\result_9_20_reg_535_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_163),
        .Q(\result_9_20_reg_535_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_191),
        .Q(\result_9_20_reg_535_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_190),
        .Q(\result_9_20_reg_535_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_189),
        .Q(\result_9_20_reg_535_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_188),
        .Q(\result_9_20_reg_535_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_187),
        .Q(\result_9_20_reg_535_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_186),
        .Q(\result_9_20_reg_535_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_20_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_20_reg_535[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_185),
        .Q(\result_9_20_reg_535_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \result_9_2_reg_491[31]_i_1 
       (.I0(i1_reg_601[2]),
        .I1(i1_reg_601[0]),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_6011),
        .I4(i1_reg_601[3]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_2_reg_491[31]_i_1_n_3 ));
  FDRE \result_9_2_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_322),
        .Q(\result_9_2_reg_491_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_312),
        .Q(\result_9_2_reg_491_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_311),
        .Q(\result_9_2_reg_491_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_310),
        .Q(\result_9_2_reg_491_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_309),
        .Q(\result_9_2_reg_491_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_308),
        .Q(\result_9_2_reg_491_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_307),
        .Q(\result_9_2_reg_491_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_306),
        .Q(\result_9_2_reg_491_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_305),
        .Q(\result_9_2_reg_491_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_304),
        .Q(\result_9_2_reg_491_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_303),
        .Q(\result_9_2_reg_491_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_321),
        .Q(\result_9_2_reg_491_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_302),
        .Q(\result_9_2_reg_491_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_301),
        .Q(\result_9_2_reg_491_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_300),
        .Q(\result_9_2_reg_491_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_299),
        .Q(\result_9_2_reg_491_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_298),
        .Q(\result_9_2_reg_491_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_297),
        .Q(\result_9_2_reg_491_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_296),
        .Q(\result_9_2_reg_491_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_295),
        .Q(\result_9_2_reg_491_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_294),
        .Q(\result_9_2_reg_491_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_293),
        .Q(\result_9_2_reg_491_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_320),
        .Q(\result_9_2_reg_491_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_292),
        .Q(\result_9_2_reg_491_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_291),
        .Q(\result_9_2_reg_491_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_319),
        .Q(\result_9_2_reg_491_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_318),
        .Q(\result_9_2_reg_491_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_317),
        .Q(\result_9_2_reg_491_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_316),
        .Q(\result_9_2_reg_491_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_315),
        .Q(\result_9_2_reg_491_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_314),
        .Q(\result_9_2_reg_491_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_2_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_2_reg_491[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_313),
        .Q(\result_9_2_reg_491_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_9_3_reg_546[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[2]),
        .I4(i1_reg_601[0]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_3_reg_546[31]_i_1_n_3 ));
  FDRE \result_9_3_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_162),
        .Q(\result_9_3_reg_546_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_152),
        .Q(\result_9_3_reg_546_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_151),
        .Q(\result_9_3_reg_546_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_150),
        .Q(\result_9_3_reg_546_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_149),
        .Q(\result_9_3_reg_546_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_148),
        .Q(\result_9_3_reg_546_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_147),
        .Q(\result_9_3_reg_546_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_146),
        .Q(\result_9_3_reg_546_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_145),
        .Q(\result_9_3_reg_546_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_144),
        .Q(\result_9_3_reg_546_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_143),
        .Q(\result_9_3_reg_546_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_161),
        .Q(\result_9_3_reg_546_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_142),
        .Q(\result_9_3_reg_546_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_141),
        .Q(\result_9_3_reg_546_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_140),
        .Q(\result_9_3_reg_546_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_139),
        .Q(\result_9_3_reg_546_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_138),
        .Q(\result_9_3_reg_546_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_137),
        .Q(\result_9_3_reg_546_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_136),
        .Q(\result_9_3_reg_546_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_135),
        .Q(\result_9_3_reg_546_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_134),
        .Q(\result_9_3_reg_546_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_133),
        .Q(\result_9_3_reg_546_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_160),
        .Q(\result_9_3_reg_546_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_132),
        .Q(\result_9_3_reg_546_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_131),
        .Q(\result_9_3_reg_546_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_159),
        .Q(\result_9_3_reg_546_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_158),
        .Q(\result_9_3_reg_546_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_157),
        .Q(\result_9_3_reg_546_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_156),
        .Q(\result_9_3_reg_546_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_155),
        .Q(\result_9_3_reg_546_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_154),
        .Q(\result_9_3_reg_546_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_3_reg_546_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_3_reg_546[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_153),
        .Q(\result_9_3_reg_546_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_8),
        .Q(result_9_4_reg_613_reg[0]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[10] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_14),
        .Q(result_9_4_reg_613_reg[10]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[11] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_13),
        .Q(result_9_4_reg_613_reg[11]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[12] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_20),
        .Q(result_9_4_reg_613_reg[12]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[13] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_19),
        .Q(result_9_4_reg_613_reg[13]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[14] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_18),
        .Q(result_9_4_reg_613_reg[14]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[15] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_17),
        .Q(result_9_4_reg_613_reg[15]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[16] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_24),
        .Q(result_9_4_reg_613_reg[16]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[17] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_23),
        .Q(result_9_4_reg_613_reg[17]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[18] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_22),
        .Q(result_9_4_reg_613_reg[18]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[19] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_21),
        .Q(result_9_4_reg_613_reg[19]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[1] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_7),
        .Q(result_9_4_reg_613_reg[1]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[20] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_28),
        .Q(result_9_4_reg_613_reg[20]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[21] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_27),
        .Q(result_9_4_reg_613_reg[21]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[22] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_26),
        .Q(result_9_4_reg_613_reg[22]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[23] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_25),
        .Q(result_9_4_reg_613_reg[23]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[24] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_32),
        .Q(result_9_4_reg_613_reg[24]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[25] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_31),
        .Q(result_9_4_reg_613_reg[25]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[26] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_30),
        .Q(result_9_4_reg_613_reg[26]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[27] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_29),
        .Q(result_9_4_reg_613_reg[27]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[28] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_36),
        .Q(result_9_4_reg_613_reg[28]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[29] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_35),
        .Q(result_9_4_reg_613_reg[29]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[2] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_6),
        .Q(result_9_4_reg_613_reg[2]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[30] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_34),
        .Q(result_9_4_reg_613_reg[30]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[31] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_33),
        .Q(result_9_4_reg_613_reg[31]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[3] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_5),
        .Q(result_9_4_reg_613_reg[3]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[4] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_12),
        .Q(result_9_4_reg_613_reg[4]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[5] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_11),
        .Q(result_9_4_reg_613_reg[5]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[6] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_10),
        .Q(result_9_4_reg_613_reg[6]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[7] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_9),
        .Q(result_9_4_reg_613_reg[7]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[8] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_16),
        .Q(result_9_4_reg_613_reg[8]),
        .R(1'b0));
  FDRE \result_9_4_reg_613_reg[9] 
       (.C(ap_clk),
        .CE(result_9_4_reg_613),
        .D(grp_fixed_point_mul_fu_809_n_15),
        .Q(result_9_4_reg_613_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \result_9_7_reg_513[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[0]),
        .I4(i1_reg_601[2]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_7_reg_513[31]_i_1_n_3 ));
  FDRE \result_9_7_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_258),
        .Q(\result_9_7_reg_513_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_248),
        .Q(\result_9_7_reg_513_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_247),
        .Q(\result_9_7_reg_513_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_246),
        .Q(\result_9_7_reg_513_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_245),
        .Q(\result_9_7_reg_513_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_244),
        .Q(\result_9_7_reg_513_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_243),
        .Q(\result_9_7_reg_513_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_242),
        .Q(\result_9_7_reg_513_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_241),
        .Q(\result_9_7_reg_513_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_240),
        .Q(\result_9_7_reg_513_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_239),
        .Q(\result_9_7_reg_513_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_257),
        .Q(\result_9_7_reg_513_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_238),
        .Q(\result_9_7_reg_513_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_237),
        .Q(\result_9_7_reg_513_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_236),
        .Q(\result_9_7_reg_513_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_235),
        .Q(\result_9_7_reg_513_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_234),
        .Q(\result_9_7_reg_513_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_233),
        .Q(\result_9_7_reg_513_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_232),
        .Q(\result_9_7_reg_513_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_231),
        .Q(\result_9_7_reg_513_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_230),
        .Q(\result_9_7_reg_513_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_229),
        .Q(\result_9_7_reg_513_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_256),
        .Q(\result_9_7_reg_513_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_228),
        .Q(\result_9_7_reg_513_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_227),
        .Q(\result_9_7_reg_513_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_255),
        .Q(\result_9_7_reg_513_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_254),
        .Q(\result_9_7_reg_513_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_253),
        .Q(\result_9_7_reg_513_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_252),
        .Q(\result_9_7_reg_513_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_251),
        .Q(\result_9_7_reg_513_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_250),
        .Q(\result_9_7_reg_513_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_7_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_7_reg_513[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_249),
        .Q(\result_9_7_reg_513_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \result_9_9_reg_524[31]_i_1 
       (.I0(i1_reg_601[3]),
        .I1(i1_reg_6011),
        .I2(i1_reg_601[1]),
        .I3(i1_reg_601[2]),
        .I4(i1_reg_601[0]),
        .I5(ap_CS_fsm_state3),
        .O(\result_9_9_reg_524[31]_i_1_n_3 ));
  FDRE \result_9_9_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_226),
        .Q(\result_9_9_reg_524_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[10] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_216),
        .Q(\result_9_9_reg_524_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[11] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_215),
        .Q(\result_9_9_reg_524_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[12] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_214),
        .Q(\result_9_9_reg_524_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[13] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_213),
        .Q(\result_9_9_reg_524_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[14] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_212),
        .Q(\result_9_9_reg_524_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[15] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_211),
        .Q(\result_9_9_reg_524_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[16] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_210),
        .Q(\result_9_9_reg_524_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[17] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_209),
        .Q(\result_9_9_reg_524_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[18] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_208),
        .Q(\result_9_9_reg_524_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[19] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_207),
        .Q(\result_9_9_reg_524_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_225),
        .Q(\result_9_9_reg_524_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[20] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_206),
        .Q(\result_9_9_reg_524_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[21] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_205),
        .Q(\result_9_9_reg_524_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[22] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_204),
        .Q(\result_9_9_reg_524_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[23] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_203),
        .Q(\result_9_9_reg_524_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[24] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_202),
        .Q(\result_9_9_reg_524_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[25] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_201),
        .Q(\result_9_9_reg_524_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[26] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_200),
        .Q(\result_9_9_reg_524_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[27] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_199),
        .Q(\result_9_9_reg_524_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[28] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_198),
        .Q(\result_9_9_reg_524_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[29] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_197),
        .Q(\result_9_9_reg_524_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_224),
        .Q(\result_9_9_reg_524_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[30] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_196),
        .Q(\result_9_9_reg_524_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[31] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_195),
        .Q(\result_9_9_reg_524_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_223),
        .Q(\result_9_9_reg_524_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_222),
        .Q(\result_9_9_reg_524_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_221),
        .Q(\result_9_9_reg_524_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_220),
        .Q(\result_9_9_reg_524_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_219),
        .Q(\result_9_9_reg_524_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[8] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_218),
        .Q(\result_9_9_reg_524_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \result_9_9_reg_524_reg[9] 
       (.C(ap_clk),
        .CE(\result_9_9_reg_524[31]_i_1_n_3 ),
        .D(cnn_fc_i50_o10_mucud_U3_n_217),
        .Q(\result_9_9_reg_524_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \row_reg_723[0]_i_1 
       (.I0(row_reg_7230),
        .I1(row_reg_723_reg[0]),
        .I2(ap_CS_fsm_state6),
        .O(\row_reg_723[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \row_reg_723[0]_i_2 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(p_66_in),
        .I2(\exitcond3_reg_1800[0]_i_1_n_3 ),
        .O(row_reg_7230));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_reg_723[1]_i_1 
       (.I0(row_reg_723_reg[0]),
        .I1(row_reg_7230),
        .I2(row_reg_723_reg[1]),
        .O(\row_reg_723[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_reg_723[2]_i_1 
       (.I0(row_reg_723_reg[1]),
        .I1(row_reg_723_reg[0]),
        .I2(row_reg_7230),
        .I3(row_reg_723_reg[2]),
        .O(\row_reg_723[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_reg_723[3]_i_1 
       (.I0(row_reg_723_reg[2]),
        .I1(row_reg_723_reg[0]),
        .I2(row_reg_723_reg[1]),
        .I3(row_reg_7230),
        .I4(row_reg_723_reg[3]),
        .O(\row_reg_723[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_reg_723[4]_i_1 
       (.I0(row_reg_723_reg[3]),
        .I1(row_reg_723_reg[1]),
        .I2(row_reg_723_reg[0]),
        .I3(row_reg_723_reg[2]),
        .I4(row_reg_7230),
        .I5(row_reg_723_reg[4]),
        .O(\row_reg_723[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_reg_723[5]_i_1 
       (.I0(row_reg_723_reg[4]),
        .I1(\row_reg_723[5]_i_2_n_3 ),
        .I2(row_reg_7230),
        .I3(row_reg_723_reg[5]),
        .O(\row_reg_723[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_reg_723[5]_i_2 
       (.I0(row_reg_723_reg[3]),
        .I1(row_reg_723_reg[1]),
        .I2(row_reg_723_reg[0]),
        .I3(row_reg_723_reg[2]),
        .O(\row_reg_723[5]_i_2_n_3 ));
  FDRE \row_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[0]_i_1_n_3 ),
        .Q(row_reg_723_reg[0]),
        .R(1'b0));
  FDRE \row_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[1]_i_1_n_3 ),
        .Q(row_reg_723_reg[1]),
        .R(ap_CS_fsm_state6));
  FDRE \row_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[2]_i_1_n_3 ),
        .Q(row_reg_723_reg[2]),
        .R(ap_CS_fsm_state6));
  FDRE \row_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[3]_i_1_n_3 ),
        .Q(row_reg_723_reg[3]),
        .R(ap_CS_fsm_state6));
  FDRE \row_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[4]_i_1_n_3 ),
        .Q(row_reg_723_reg[4]),
        .R(ap_CS_fsm_state6));
  FDRE \row_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_reg_723[5]_i_1_n_3 ),
        .Q(row_reg_723_reg[5]),
        .R(ap_CS_fsm_state6));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1909[0]_i_1 
       (.I0(ctrl_read_reg_1673),
        .I1(ap_CS_fsm_state16),
        .I2(tmp_8_reg_1909),
        .O(\tmp_8_reg_1909[0]_i_1_n_3 ));
  FDRE \tmp_8_reg_1909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_reg_1909[0]_i_1_n_3 ),
        .Q(tmp_8_reg_1909),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \writeCount_assign_reg_734[3]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\exitcond_reg_1914_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(outStream_V_data_V_1_ack_in),
        .O(p_114_in));
  FDRE \writeCount_assign_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(p_114_in),
        .D(col_reg_1918_reg__0[0]),
        .Q(writeCount_assign_reg_734[0]),
        .R(ap_CS_fsm_state16));
  FDRE \writeCount_assign_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(p_114_in),
        .D(col_reg_1918_reg__0[1]),
        .Q(writeCount_assign_reg_734[1]),
        .R(ap_CS_fsm_state16));
  FDRE \writeCount_assign_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(p_114_in),
        .D(col_reg_1918_reg__0[2]),
        .Q(writeCount_assign_reg_734[2]),
        .R(ap_CS_fsm_state16));
  FDRE \writeCount_assign_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(p_114_in),
        .D(col_reg_1918_reg__0[3]),
        .Q(writeCount_assign_reg_734[3]),
        .R(ap_CS_fsm_state16));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi
   (DOADO,
    DOBDO,
    \b_assign_reg_132_reg[31]_i_2__0 ,
    \rdata_reg[31]_i_17 ,
    \b_assign_reg_132_reg[31]_i_2__1 ,
    \rdata_reg[31]_i_35 ,
    \b_assign_reg_132_reg[31]_i_2__2 ,
    \rdata_reg[31]_i_34 ,
    \b_assign_reg_132_reg[31]_i_2__3 ,
    \rdata_reg[31]_i_12 ,
    \b_assign_reg_132_reg[31]_i_2__4 ,
    \rdata_reg[31]_i_31 ,
    \b_assign_reg_132_reg[31]_i_2__5 ,
    \rdata_reg[31]_i_44 ,
    \b_assign_reg_132_reg[31]_i_2__6 ,
    \rdata_reg[31]_i_43 ,
    \b_assign_reg_132_reg[31]_i_2__7 ,
    \rdata_reg[31]_i_27 ,
    \b_assign_reg_132_reg[31]_i_2__8 ,
    \rdata_reg[31]_i_24 ,
    \result_9_17_reg_590_reg[31]_i_16 ,
    \rdata_reg[31]_i_21 ,
    D,
    ap_rst_n_inv,
    weight_0_q0,
    \rdata_reg[31]_i_20 ,
    weight_1_q0,
    weight_2_q0,
    weight_3_q0,
    weight_4_q0,
    weight_5_q0,
    weight_6_q0,
    weight_7_q0,
    weight_8_q0,
    weight_9_q0,
    \ap_CS_fsm_reg[1] ,
    SR,
    \ap_CS_fsm_reg[0] ,
    \b_assign_reg_132_reg[31] ,
    \b_assign_reg_132_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_1 ,
    \b_assign_reg_132_reg[31]_2 ,
    \b_assign_reg_132_reg[31]_3 ,
    \b_assign_reg_132_reg[31]_4 ,
    \b_assign_reg_132_reg[31]_5 ,
    \b_assign_reg_132_reg[31]_6 ,
    \b_assign_reg_132_reg[31]_7 ,
    \b_assign_reg_132_reg[31]_8 ,
    s_axi_CTRL_AWREADY,
    \ctrl_read_reg_1673_reg[0] ,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    \rdata_reg[7]_i_10 ,
    \rdata_reg[31]_i_18 ,
    \rdata_reg[7]_i_26 ,
    \rdata_reg[0]_i_10 ,
    \rdata_reg[31]_i_13 ,
    \rdata_reg[7]_i_14 ,
    \rdata_reg[0]_i_22 ,
    \rdata_reg[7]_i_22 ,
    \rdata_reg[31]_i_28 ,
    \rdata_reg[31]_i_25 ,
    \rdata_reg[31]_i_20_0 ,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_WREADY,
    interrupt,
    s_axi_CTRL_BVALID,
    ap_clk,
    ADDRARDADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2 ,
    ap_rst_n,
    s_axi_CTRL_ARVALID,
    \b_assign_reg_132_reg[31]_i_2__0_0 ,
    \b_assign_reg_132_reg[31]_i_2__1_0 ,
    \b_assign_reg_132_reg[31]_i_2__2_0 ,
    \b_assign_reg_132_reg[31]_i_2__3_0 ,
    \b_assign_reg_132_reg[31]_i_2__4_0 ,
    \b_assign_reg_132_reg[31]_i_2__5_0 ,
    \b_assign_reg_132_reg[31]_i_2__6_0 ,
    \b_assign_reg_132_reg[31]_i_2__7_0 ,
    \b_assign_reg_132_reg[31]_i_2__8_0 ,
    \rdata_reg[31]_i_25_0 ,
    \rdata_reg[2]_i_22 ,
    \rdata_reg[3]_i_22 ,
    \rdata_reg[7]_i_33 ,
    \rdata_reg[31]_i_20_1 ,
    \rdata_reg[0]_i_29 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWADDR,
    Q,
    \exitcond2_reg_1736_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp1_iter1,
    \i1_reg_601_reg[3] ,
    \i_reg_480_reg[3] ,
    \outStream_V_keep_V_1_state_reg[1] ,
    \outStream_V_strb_V_1_state_reg[1] ,
    \outStream_V_id_V_1_state_reg[1] ,
    \outStream_V_user_V_1_state_reg[1] ,
    \outStream_V_dest_V_1_state_reg[1] ,
    \outStream_V_data_V_1_state_reg[1] ,
    \outStream_V_last_V_1_state_reg[1] ,
    ctrl_read_reg_1673,
    \rdata_reg[0]_i_28 ,
    \rdata_reg[7]_i_10_0 ,
    \rdata_reg[1]_i_25 ,
    \rdata_reg[2]_i_8 ,
    \rdata_reg[3]_i_8 ,
    \rdata_reg[4]_i_11 ,
    \rdata_reg[31]_i_18_0 ,
    \rdata_reg[4]_i_21 ,
    \rdata_reg[5]_i_11 ,
    \rdata_reg[5]_i_21 ,
    \rdata_reg[6]_i_11 ,
    \rdata_reg[6]_i_21 ,
    \rdata_reg[7]_i_9 ,
    \rdata_reg[8]_i_11 ,
    \rdata_reg[8]_i_21 ,
    \rdata_reg[9]_i_11 ,
    \rdata_reg[9]_i_21 ,
    \rdata_reg[10]_i_11 ,
    \rdata_reg[10]_i_21 ,
    \rdata_reg[11]_i_11 ,
    \rdata_reg[11]_i_21 ,
    \rdata_reg[12]_i_11 ,
    \rdata_reg[12]_i_21 ,
    \rdata_reg[13]_i_11 ,
    \rdata_reg[13]_i_21 ,
    \rdata_reg[14]_i_11 ,
    \rdata_reg[14]_i_21 ,
    \rdata_reg[15]_i_11 ,
    \rdata_reg[15]_i_21 ,
    \rdata_reg[16]_i_11 ,
    \rdata_reg[16]_i_21 ,
    \rdata_reg[17]_i_11 ,
    \rdata_reg[17]_i_21 ,
    \rdata_reg[18]_i_11 ,
    \rdata_reg[18]_i_21 ,
    \rdata_reg[19]_i_11 ,
    \rdata_reg[19]_i_21 ,
    \rdata_reg[20]_i_11 ,
    \rdata_reg[20]_i_21 ,
    \rdata_reg[21]_i_11 ,
    \rdata_reg[21]_i_21 ,
    \rdata_reg[22]_i_11 ,
    \rdata_reg[22]_i_21 ,
    \rdata_reg[23]_i_11 ,
    \rdata_reg[23]_i_21 ,
    \rdata_reg[24]_i_11 ,
    \rdata_reg[24]_i_21 ,
    \rdata_reg[25]_i_11 ,
    \rdata_reg[25]_i_21 ,
    \rdata_reg[26]_i_11 ,
    \rdata_reg[26]_i_21 ,
    \rdata_reg[27]_i_11 ,
    \rdata_reg[27]_i_21 ,
    \rdata_reg[28]_i_11 ,
    \rdata_reg[28]_i_21 ,
    \rdata_reg[29]_i_11 ,
    \rdata_reg[29]_i_21 ,
    \rdata_reg[30]_i_11 ,
    \rdata_reg[30]_i_21 ,
    \rdata_reg[31]_i_17_0 ,
    \rdata_reg[31]_i_37 ,
    \rdata_reg[0]_i_27 ,
    \rdata_reg[1]_i_24 ,
    \rdata_reg[2]_i_18 ,
    \rdata_reg[7]_i_26_0 ,
    \rdata_reg[2]_i_24 ,
    \rdata_reg[3]_i_18 ,
    \rdata_reg[3]_i_24 ,
    \rdata_reg[7]_i_25 ,
    \rdata_reg[7]_i_37 ,
    \rdata_reg[0]_i_9 ,
    \rdata_reg[0]_i_10_0 ,
    \rdata_reg[0]_i_26 ,
    \rdata_reg[1]_i_23 ,
    \rdata_reg[4]_i_20 ,
    \rdata_reg[5]_i_20 ,
    \rdata_reg[6]_i_20 ,
    \rdata_reg[8]_i_20 ,
    \rdata_reg[9]_i_20 ,
    \rdata_reg[10]_i_20 ,
    \rdata_reg[11]_i_20 ,
    \rdata_reg[12]_i_20 ,
    \rdata_reg[13]_i_20 ,
    \rdata_reg[14]_i_20 ,
    \rdata_reg[15]_i_20 ,
    \rdata_reg[16]_i_20 ,
    \rdata_reg[17]_i_20 ,
    \rdata_reg[18]_i_20 ,
    \rdata_reg[19]_i_20 ,
    \rdata_reg[20]_i_20 ,
    \rdata_reg[21]_i_20 ,
    \rdata_reg[22]_i_20 ,
    \rdata_reg[23]_i_20 ,
    \rdata_reg[24]_i_20 ,
    \rdata_reg[25]_i_20 ,
    \rdata_reg[26]_i_20 ,
    \rdata_reg[27]_i_20 ,
    \rdata_reg[28]_i_20 ,
    \rdata_reg[29]_i_20 ,
    \rdata_reg[30]_i_20 ,
    \rdata_reg[31]_i_35_0 ,
    \rdata_reg[1]_i_8 ,
    \rdata_reg[31]_i_13_0 ,
    \rdata_reg[1]_i_21 ,
    \rdata_reg[2]_i_23 ,
    \rdata_reg[3]_i_23 ,
    \rdata_reg[4]_i_8 ,
    \rdata_reg[4]_i_19 ,
    \rdata_reg[5]_i_8 ,
    \rdata_reg[5]_i_19 ,
    \rdata_reg[6]_i_8 ,
    \rdata_reg[6]_i_19 ,
    \rdata_reg[7]_i_35 ,
    \rdata_reg[8]_i_8 ,
    \rdata_reg[8]_i_19 ,
    \rdata_reg[9]_i_8 ,
    \rdata_reg[9]_i_19 ,
    \rdata_reg[10]_i_8 ,
    \rdata_reg[10]_i_19 ,
    \rdata_reg[11]_i_8 ,
    \rdata_reg[11]_i_19 ,
    \rdata_reg[12]_i_8 ,
    \rdata_reg[12]_i_19 ,
    \rdata_reg[13]_i_8 ,
    \rdata_reg[13]_i_19 ,
    \rdata_reg[14]_i_8 ,
    \rdata_reg[14]_i_19 ,
    \rdata_reg[15]_i_8 ,
    \rdata_reg[15]_i_19 ,
    \rdata_reg[16]_i_8 ,
    \rdata_reg[16]_i_19 ,
    \rdata_reg[17]_i_8 ,
    \rdata_reg[17]_i_19 ,
    \rdata_reg[18]_i_8 ,
    \rdata_reg[18]_i_19 ,
    \rdata_reg[19]_i_8 ,
    \rdata_reg[19]_i_19 ,
    \rdata_reg[20]_i_8 ,
    \rdata_reg[20]_i_19 ,
    \rdata_reg[21]_i_8 ,
    \rdata_reg[21]_i_19 ,
    \rdata_reg[22]_i_8 ,
    \rdata_reg[22]_i_19 ,
    \rdata_reg[23]_i_8 ,
    \rdata_reg[23]_i_19 ,
    \rdata_reg[24]_i_8 ,
    \rdata_reg[24]_i_19 ,
    \rdata_reg[25]_i_8 ,
    \rdata_reg[25]_i_19 ,
    \rdata_reg[26]_i_8 ,
    \rdata_reg[26]_i_19 ,
    \rdata_reg[27]_i_8 ,
    \rdata_reg[27]_i_19 ,
    \rdata_reg[28]_i_8 ,
    \rdata_reg[28]_i_19 ,
    \rdata_reg[29]_i_8 ,
    \rdata_reg[29]_i_19 ,
    \rdata_reg[30]_i_8 ,
    \rdata_reg[30]_i_19 ,
    \rdata_reg[31]_i_12_0 ,
    \rdata_reg[31]_i_34_0 ,
    \rdata_reg[0]_i_24 ,
    \rdata_reg[2]_i_10 ,
    \rdata_reg[7]_i_14_0 ,
    \rdata_reg[2]_i_21 ,
    \rdata_reg[3]_i_10 ,
    \rdata_reg[3]_i_21 ,
    \rdata_reg[7]_i_13 ,
    \rdata_reg[7]_i_32 ,
    \rdata_reg[0]_i_21 ,
    \rdata_reg[0]_i_22_0 ,
    \rdata_reg[0]_i_32 ,
    \rdata_reg[1]_i_20 ,
    \rdata_reg[4]_i_18 ,
    \rdata_reg[5]_i_18 ,
    \rdata_reg[6]_i_18 ,
    \rdata_reg[8]_i_18 ,
    \rdata_reg[9]_i_18 ,
    \rdata_reg[10]_i_18 ,
    \rdata_reg[11]_i_18 ,
    \rdata_reg[12]_i_18 ,
    \rdata_reg[13]_i_18 ,
    \rdata_reg[14]_i_18 ,
    \rdata_reg[15]_i_18 ,
    \rdata_reg[16]_i_18 ,
    \rdata_reg[17]_i_18 ,
    \rdata_reg[18]_i_18 ,
    \rdata_reg[19]_i_18 ,
    \rdata_reg[20]_i_18 ,
    \rdata_reg[21]_i_18 ,
    \rdata_reg[22]_i_18 ,
    \rdata_reg[23]_i_18 ,
    \rdata_reg[24]_i_18 ,
    \rdata_reg[25]_i_18 ,
    \rdata_reg[26]_i_18 ,
    \rdata_reg[27]_i_18 ,
    \rdata_reg[28]_i_18 ,
    \rdata_reg[29]_i_18 ,
    \rdata_reg[30]_i_18 ,
    \rdata_reg[31]_i_31_0 ,
    \rdata_reg[1]_i_17 ,
    \rdata_reg[31]_i_28_0 ,
    \rdata_reg[1]_i_27 ,
    \rdata_reg[2]_i_20 ,
    \rdata_reg[3]_i_20 ,
    \rdata_reg[4]_i_15 ,
    \rdata_reg[4]_i_23 ,
    \rdata_reg[5]_i_15 ,
    \rdata_reg[5]_i_23 ,
    \rdata_reg[6]_i_15 ,
    \rdata_reg[6]_i_23 ,
    \rdata_reg[7]_i_29 ,
    \rdata_reg[8]_i_15 ,
    \rdata_reg[8]_i_23 ,
    \rdata_reg[9]_i_15 ,
    \rdata_reg[9]_i_23 ,
    \rdata_reg[10]_i_15 ,
    \rdata_reg[10]_i_23 ,
    \rdata_reg[11]_i_15 ,
    \rdata_reg[11]_i_23 ,
    \rdata_reg[12]_i_15 ,
    \rdata_reg[12]_i_23 ,
    \rdata_reg[13]_i_15 ,
    \rdata_reg[13]_i_23 ,
    \rdata_reg[14]_i_15 ,
    \rdata_reg[14]_i_23 ,
    \rdata_reg[15]_i_15 ,
    \rdata_reg[15]_i_23 ,
    \rdata_reg[16]_i_15 ,
    \rdata_reg[16]_i_23 ,
    \rdata_reg[17]_i_15 ,
    \rdata_reg[17]_i_23 ,
    \rdata_reg[18]_i_15 ,
    \rdata_reg[18]_i_23 ,
    \rdata_reg[19]_i_15 ,
    \rdata_reg[19]_i_23 ,
    \rdata_reg[20]_i_15 ,
    \rdata_reg[20]_i_23 ,
    \rdata_reg[21]_i_15 ,
    \rdata_reg[21]_i_23 ,
    \rdata_reg[22]_i_15 ,
    \rdata_reg[22]_i_23 ,
    \rdata_reg[23]_i_15 ,
    \rdata_reg[23]_i_23 ,
    \rdata_reg[24]_i_15 ,
    \rdata_reg[24]_i_23 ,
    \rdata_reg[25]_i_15 ,
    \rdata_reg[25]_i_23 ,
    \rdata_reg[26]_i_15 ,
    \rdata_reg[26]_i_23 ,
    \rdata_reg[27]_i_15 ,
    \rdata_reg[27]_i_23 ,
    \rdata_reg[28]_i_15 ,
    \rdata_reg[28]_i_23 ,
    \rdata_reg[29]_i_15 ,
    \rdata_reg[29]_i_23 ,
    \rdata_reg[30]_i_15 ,
    \rdata_reg[30]_i_23 ,
    \rdata_reg[31]_i_27_0 ,
    \rdata_reg[31]_i_44_0 ,
    \rdata_reg[0]_i_30 ,
    \rdata_reg[7]_i_22_0 ,
    \rdata_reg[1]_i_26 ,
    \rdata_reg[2]_i_16 ,
    \rdata_reg[3]_i_16 ,
    \rdata_reg[4]_i_22 ,
    \rdata_reg[5]_i_22 ,
    \rdata_reg[6]_i_22 ,
    \rdata_reg[7]_i_21 ,
    \rdata_reg[8]_i_22 ,
    \rdata_reg[9]_i_22 ,
    \rdata_reg[10]_i_22 ,
    \rdata_reg[11]_i_22 ,
    \rdata_reg[12]_i_22 ,
    \rdata_reg[13]_i_22 ,
    \rdata_reg[14]_i_22 ,
    \rdata_reg[15]_i_22 ,
    \rdata_reg[16]_i_22 ,
    \rdata_reg[17]_i_22 ,
    \rdata_reg[18]_i_22 ,
    \rdata_reg[19]_i_22 ,
    \rdata_reg[20]_i_22 ,
    \rdata_reg[21]_i_22 ,
    \rdata_reg[22]_i_22 ,
    \rdata_reg[23]_i_22 ,
    \rdata_reg[24]_i_22 ,
    \rdata_reg[25]_i_22 ,
    \rdata_reg[26]_i_22 ,
    \rdata_reg[27]_i_22 ,
    \rdata_reg[28]_i_22 ,
    \rdata_reg[29]_i_22 ,
    \rdata_reg[30]_i_22 ,
    \rdata_reg[31]_i_43_0 ,
    \rdata_reg[0]_i_18 ,
    \rdata_reg[2]_i_14 ,
    \rdata_reg[3]_i_14 ,
    \rdata_reg[7]_i_18 ,
    \rdata_reg[0]_i_16 ,
    \rdata_reg[1]_i_16 ,
    \rdata_reg[4]_i_14 ,
    \rdata_reg[5]_i_14 ,
    \rdata_reg[6]_i_14 ,
    \rdata_reg[8]_i_14 ,
    \rdata_reg[9]_i_14 ,
    \rdata_reg[10]_i_14 ,
    \rdata_reg[11]_i_14 ,
    \rdata_reg[12]_i_14 ,
    \rdata_reg[13]_i_14 ,
    \rdata_reg[14]_i_14 ,
    \rdata_reg[15]_i_14 ,
    \rdata_reg[16]_i_14 ,
    \rdata_reg[17]_i_14 ,
    \rdata_reg[18]_i_14 ,
    \rdata_reg[19]_i_14 ,
    \rdata_reg[20]_i_14 ,
    \rdata_reg[21]_i_14 ,
    \rdata_reg[22]_i_14 ,
    \rdata_reg[23]_i_14 ,
    \rdata_reg[24]_i_14 ,
    \rdata_reg[25]_i_14 ,
    \rdata_reg[26]_i_14 ,
    \rdata_reg[27]_i_14 ,
    \rdata_reg[28]_i_14 ,
    \rdata_reg[29]_i_14 ,
    \rdata_reg[30]_i_14 ,
    \rdata_reg[31]_i_24_0 ,
    \rdata_reg[1]_i_15 ,
    \rdata_reg[2]_i_13 ,
    \rdata_reg[3]_i_13 ,
    \rdata_reg[4]_i_13 ,
    \rdata_reg[5]_i_13 ,
    \rdata_reg[6]_i_13 ,
    \rdata_reg[7]_i_17 ,
    \rdata_reg[8]_i_13 ,
    \rdata_reg[9]_i_13 ,
    \rdata_reg[10]_i_13 ,
    \rdata_reg[11]_i_13 ,
    \rdata_reg[12]_i_13 ,
    \rdata_reg[13]_i_13 ,
    \rdata_reg[14]_i_13 ,
    \rdata_reg[15]_i_13 ,
    \rdata_reg[16]_i_13 ,
    \rdata_reg[17]_i_13 ,
    \rdata_reg[18]_i_13 ,
    \rdata_reg[19]_i_13 ,
    \rdata_reg[20]_i_13 ,
    \rdata_reg[21]_i_13 ,
    \rdata_reg[22]_i_13 ,
    \rdata_reg[23]_i_13 ,
    \rdata_reg[24]_i_13 ,
    \rdata_reg[25]_i_13 ,
    \rdata_reg[26]_i_13 ,
    \rdata_reg[27]_i_13 ,
    \rdata_reg[28]_i_13 ,
    \rdata_reg[29]_i_13 ,
    \rdata_reg[30]_i_13 ,
    \rdata_reg[31]_i_21_0 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WSTRB,
    \b_assign_reg_132_reg[0]_i_2 ,
    \b_assign_reg_132_reg[1]_i_2 ,
    \b_assign_reg_132_reg[2]_i_2 ,
    \b_assign_reg_132_reg[3]_i_2 ,
    \b_assign_reg_132_reg[4]_i_3 ,
    \b_assign_reg_132_reg[5]_i_2 ,
    \b_assign_reg_132_reg[6]_i_2 ,
    \b_assign_reg_132_reg[7]_i_2 ,
    \b_assign_reg_132_reg[8]_i_3 ,
    \b_assign_reg_132_reg[9]_i_2 ,
    \b_assign_reg_132_reg[10]_i_2 ,
    \b_assign_reg_132_reg[11]_i_2 ,
    \b_assign_reg_132_reg[12]_i_3 ,
    \b_assign_reg_132_reg[13]_i_2 ,
    \b_assign_reg_132_reg[14]_i_2 ,
    \b_assign_reg_132_reg[15]_i_2 ,
    \b_assign_reg_132_reg[16]_i_3 ,
    \b_assign_reg_132_reg[17]_i_2 ,
    \b_assign_reg_132_reg[18]_i_2 ,
    \b_assign_reg_132_reg[19]_i_2 ,
    \b_assign_reg_132_reg[20]_i_3 ,
    \b_assign_reg_132_reg[21]_i_2 ,
    \b_assign_reg_132_reg[22]_i_2 ,
    \b_assign_reg_132_reg[23]_i_2 ,
    \b_assign_reg_132_reg[24]_i_3 ,
    \b_assign_reg_132_reg[25]_i_2 ,
    \b_assign_reg_132_reg[26]_i_2 ,
    \b_assign_reg_132_reg[27]_i_2 ,
    \b_assign_reg_132_reg[28]_i_3 ,
    \b_assign_reg_132_reg[29]_i_2 ,
    \b_assign_reg_132_reg[30]_i_2 ,
    \b_assign_reg_132_reg[0]_i_2__0 ,
    \b_assign_reg_132_reg[1]_i_2__0 ,
    \b_assign_reg_132_reg[2]_i_2__0 ,
    \b_assign_reg_132_reg[3]_i_2__0 ,
    \b_assign_reg_132_reg[4]_i_3__0 ,
    \b_assign_reg_132_reg[5]_i_2__0 ,
    \b_assign_reg_132_reg[6]_i_2__0 ,
    \b_assign_reg_132_reg[7]_i_2__0 ,
    \b_assign_reg_132_reg[8]_i_3__0 ,
    \b_assign_reg_132_reg[9]_i_2__0 ,
    \b_assign_reg_132_reg[10]_i_2__0 ,
    \b_assign_reg_132_reg[11]_i_2__0 ,
    \b_assign_reg_132_reg[12]_i_3__0 ,
    \b_assign_reg_132_reg[13]_i_2__0 ,
    \b_assign_reg_132_reg[14]_i_2__0 ,
    \b_assign_reg_132_reg[15]_i_2__0 ,
    \b_assign_reg_132_reg[16]_i_3__0 ,
    \b_assign_reg_132_reg[17]_i_2__0 ,
    \b_assign_reg_132_reg[18]_i_2__0 ,
    \b_assign_reg_132_reg[19]_i_2__0 ,
    \b_assign_reg_132_reg[20]_i_3__0 ,
    \b_assign_reg_132_reg[21]_i_2__0 ,
    \b_assign_reg_132_reg[22]_i_2__0 ,
    \b_assign_reg_132_reg[23]_i_2__0 ,
    \b_assign_reg_132_reg[24]_i_3__0 ,
    \b_assign_reg_132_reg[25]_i_2__0 ,
    \b_assign_reg_132_reg[26]_i_2__0 ,
    \b_assign_reg_132_reg[27]_i_2__0 ,
    \b_assign_reg_132_reg[28]_i_3__0 ,
    \b_assign_reg_132_reg[29]_i_2__0 ,
    \b_assign_reg_132_reg[30]_i_2__0 ,
    \b_assign_reg_132_reg[0]_i_2__1 ,
    \b_assign_reg_132_reg[1]_i_2__1 ,
    \b_assign_reg_132_reg[2]_i_2__1 ,
    \b_assign_reg_132_reg[3]_i_2__1 ,
    \b_assign_reg_132_reg[4]_i_3__1 ,
    \b_assign_reg_132_reg[5]_i_2__1 ,
    \b_assign_reg_132_reg[6]_i_2__1 ,
    \b_assign_reg_132_reg[7]_i_2__1 ,
    \b_assign_reg_132_reg[8]_i_3__1 ,
    \b_assign_reg_132_reg[9]_i_2__1 ,
    \b_assign_reg_132_reg[10]_i_2__1 ,
    \b_assign_reg_132_reg[11]_i_2__1 ,
    \b_assign_reg_132_reg[12]_i_3__1 ,
    \b_assign_reg_132_reg[13]_i_2__1 ,
    \b_assign_reg_132_reg[14]_i_2__1 ,
    \b_assign_reg_132_reg[15]_i_2__1 ,
    \b_assign_reg_132_reg[16]_i_3__1 ,
    \b_assign_reg_132_reg[17]_i_2__1 ,
    \b_assign_reg_132_reg[18]_i_2__1 ,
    \b_assign_reg_132_reg[19]_i_2__1 ,
    \b_assign_reg_132_reg[20]_i_3__1 ,
    \b_assign_reg_132_reg[21]_i_2__1 ,
    \b_assign_reg_132_reg[22]_i_2__1 ,
    \b_assign_reg_132_reg[23]_i_2__1 ,
    \b_assign_reg_132_reg[24]_i_3__1 ,
    \b_assign_reg_132_reg[25]_i_2__1 ,
    \b_assign_reg_132_reg[26]_i_2__1 ,
    \b_assign_reg_132_reg[27]_i_2__1 ,
    \b_assign_reg_132_reg[28]_i_3__1 ,
    \b_assign_reg_132_reg[29]_i_2__1 ,
    \b_assign_reg_132_reg[30]_i_2__1 ,
    \b_assign_reg_132_reg[0]_i_2__2 ,
    \b_assign_reg_132_reg[1]_i_2__2 ,
    \b_assign_reg_132_reg[2]_i_2__2 ,
    \b_assign_reg_132_reg[3]_i_2__2 ,
    \b_assign_reg_132_reg[4]_i_3__2 ,
    \b_assign_reg_132_reg[5]_i_2__2 ,
    \b_assign_reg_132_reg[6]_i_2__2 ,
    \b_assign_reg_132_reg[7]_i_2__2 ,
    \b_assign_reg_132_reg[8]_i_3__2 ,
    \b_assign_reg_132_reg[9]_i_2__2 ,
    \b_assign_reg_132_reg[10]_i_2__2 ,
    \b_assign_reg_132_reg[11]_i_2__2 ,
    \b_assign_reg_132_reg[12]_i_3__2 ,
    \b_assign_reg_132_reg[13]_i_2__2 ,
    \b_assign_reg_132_reg[14]_i_2__2 ,
    \b_assign_reg_132_reg[15]_i_2__2 ,
    \b_assign_reg_132_reg[16]_i_3__2 ,
    \b_assign_reg_132_reg[17]_i_2__2 ,
    \b_assign_reg_132_reg[18]_i_2__2 ,
    \b_assign_reg_132_reg[19]_i_2__2 ,
    \b_assign_reg_132_reg[20]_i_3__2 ,
    \b_assign_reg_132_reg[21]_i_2__2 ,
    \b_assign_reg_132_reg[22]_i_2__2 ,
    \b_assign_reg_132_reg[23]_i_2__2 ,
    \b_assign_reg_132_reg[24]_i_3__2 ,
    \b_assign_reg_132_reg[25]_i_2__2 ,
    \b_assign_reg_132_reg[26]_i_2__2 ,
    \b_assign_reg_132_reg[27]_i_2__2 ,
    \b_assign_reg_132_reg[28]_i_3__2 ,
    \b_assign_reg_132_reg[29]_i_2__2 ,
    \b_assign_reg_132_reg[30]_i_2__2 ,
    \b_assign_reg_132_reg[0]_i_2__3 ,
    \b_assign_reg_132_reg[1]_i_2__3 ,
    \b_assign_reg_132_reg[2]_i_2__3 ,
    \b_assign_reg_132_reg[3]_i_2__3 ,
    \b_assign_reg_132_reg[4]_i_3__3 ,
    \b_assign_reg_132_reg[5]_i_2__3 ,
    \b_assign_reg_132_reg[6]_i_2__3 ,
    \b_assign_reg_132_reg[7]_i_2__3 ,
    \b_assign_reg_132_reg[8]_i_3__3 ,
    \b_assign_reg_132_reg[9]_i_2__3 ,
    \b_assign_reg_132_reg[10]_i_2__3 ,
    \b_assign_reg_132_reg[11]_i_2__3 ,
    \b_assign_reg_132_reg[12]_i_3__3 ,
    \b_assign_reg_132_reg[13]_i_2__3 ,
    \b_assign_reg_132_reg[14]_i_2__3 ,
    \b_assign_reg_132_reg[15]_i_2__3 ,
    \b_assign_reg_132_reg[16]_i_3__3 ,
    \b_assign_reg_132_reg[17]_i_2__3 ,
    \b_assign_reg_132_reg[18]_i_2__3 ,
    \b_assign_reg_132_reg[19]_i_2__3 ,
    \b_assign_reg_132_reg[20]_i_3__3 ,
    \b_assign_reg_132_reg[21]_i_2__3 ,
    \b_assign_reg_132_reg[22]_i_2__3 ,
    \b_assign_reg_132_reg[23]_i_2__3 ,
    \b_assign_reg_132_reg[24]_i_3__3 ,
    \b_assign_reg_132_reg[25]_i_2__3 ,
    \b_assign_reg_132_reg[26]_i_2__3 ,
    \b_assign_reg_132_reg[27]_i_2__3 ,
    \b_assign_reg_132_reg[28]_i_3__3 ,
    \b_assign_reg_132_reg[29]_i_2__3 ,
    \b_assign_reg_132_reg[30]_i_2__3 ,
    \b_assign_reg_132_reg[0]_i_2__4 ,
    \b_assign_reg_132_reg[1]_i_2__4 ,
    \b_assign_reg_132_reg[2]_i_2__4 ,
    \b_assign_reg_132_reg[3]_i_2__4 ,
    \b_assign_reg_132_reg[4]_i_3__4 ,
    \b_assign_reg_132_reg[5]_i_2__4 ,
    \b_assign_reg_132_reg[6]_i_2__4 ,
    \b_assign_reg_132_reg[7]_i_2__4 ,
    \b_assign_reg_132_reg[8]_i_3__4 ,
    \b_assign_reg_132_reg[9]_i_2__4 ,
    \b_assign_reg_132_reg[10]_i_2__4 ,
    \b_assign_reg_132_reg[11]_i_2__4 ,
    \b_assign_reg_132_reg[12]_i_3__4 ,
    \b_assign_reg_132_reg[13]_i_2__4 ,
    \b_assign_reg_132_reg[14]_i_2__4 ,
    \b_assign_reg_132_reg[15]_i_2__4 ,
    \b_assign_reg_132_reg[16]_i_3__4 ,
    \b_assign_reg_132_reg[17]_i_2__4 ,
    \b_assign_reg_132_reg[18]_i_2__4 ,
    \b_assign_reg_132_reg[19]_i_2__4 ,
    \b_assign_reg_132_reg[20]_i_3__4 ,
    \b_assign_reg_132_reg[21]_i_2__4 ,
    \b_assign_reg_132_reg[22]_i_2__4 ,
    \b_assign_reg_132_reg[23]_i_2__4 ,
    \b_assign_reg_132_reg[24]_i_3__4 ,
    \b_assign_reg_132_reg[25]_i_2__4 ,
    \b_assign_reg_132_reg[26]_i_2__4 ,
    \b_assign_reg_132_reg[27]_i_2__4 ,
    \b_assign_reg_132_reg[28]_i_3__4 ,
    \b_assign_reg_132_reg[29]_i_2__4 ,
    \b_assign_reg_132_reg[30]_i_2__4 ,
    \b_assign_reg_132_reg[0]_i_2__5 ,
    \b_assign_reg_132_reg[1]_i_2__5 ,
    \b_assign_reg_132_reg[2]_i_2__5 ,
    \b_assign_reg_132_reg[3]_i_2__5 ,
    \b_assign_reg_132_reg[4]_i_3__5 ,
    \b_assign_reg_132_reg[5]_i_2__5 ,
    \b_assign_reg_132_reg[6]_i_2__5 ,
    \b_assign_reg_132_reg[7]_i_2__5 ,
    \b_assign_reg_132_reg[8]_i_3__5 ,
    \b_assign_reg_132_reg[9]_i_2__5 ,
    \b_assign_reg_132_reg[10]_i_2__5 ,
    \b_assign_reg_132_reg[11]_i_2__5 ,
    \b_assign_reg_132_reg[12]_i_3__5 ,
    \b_assign_reg_132_reg[13]_i_2__5 ,
    \b_assign_reg_132_reg[14]_i_2__5 ,
    \b_assign_reg_132_reg[15]_i_2__5 ,
    \b_assign_reg_132_reg[16]_i_3__5 ,
    \b_assign_reg_132_reg[17]_i_2__5 ,
    \b_assign_reg_132_reg[18]_i_2__5 ,
    \b_assign_reg_132_reg[19]_i_2__5 ,
    \b_assign_reg_132_reg[20]_i_3__5 ,
    \b_assign_reg_132_reg[21]_i_2__5 ,
    \b_assign_reg_132_reg[22]_i_2__5 ,
    \b_assign_reg_132_reg[23]_i_2__5 ,
    \b_assign_reg_132_reg[24]_i_3__5 ,
    \b_assign_reg_132_reg[25]_i_2__5 ,
    \b_assign_reg_132_reg[26]_i_2__5 ,
    \b_assign_reg_132_reg[27]_i_2__5 ,
    \b_assign_reg_132_reg[28]_i_3__5 ,
    \b_assign_reg_132_reg[29]_i_2__5 ,
    \b_assign_reg_132_reg[30]_i_2__5 ,
    \b_assign_reg_132_reg[0]_i_2__6 ,
    \b_assign_reg_132_reg[1]_i_2__6 ,
    \b_assign_reg_132_reg[2]_i_2__6 ,
    \b_assign_reg_132_reg[3]_i_2__6 ,
    \b_assign_reg_132_reg[4]_i_3__6 ,
    \b_assign_reg_132_reg[5]_i_2__6 ,
    \b_assign_reg_132_reg[6]_i_2__6 ,
    \b_assign_reg_132_reg[7]_i_2__6 ,
    \b_assign_reg_132_reg[8]_i_3__6 ,
    \b_assign_reg_132_reg[9]_i_2__6 ,
    \b_assign_reg_132_reg[10]_i_2__6 ,
    \b_assign_reg_132_reg[11]_i_2__6 ,
    \b_assign_reg_132_reg[12]_i_3__6 ,
    \b_assign_reg_132_reg[13]_i_2__6 ,
    \b_assign_reg_132_reg[14]_i_2__6 ,
    \b_assign_reg_132_reg[15]_i_2__6 ,
    \b_assign_reg_132_reg[16]_i_3__6 ,
    \b_assign_reg_132_reg[17]_i_2__6 ,
    \b_assign_reg_132_reg[18]_i_2__6 ,
    \b_assign_reg_132_reg[19]_i_2__6 ,
    \b_assign_reg_132_reg[20]_i_3__6 ,
    \b_assign_reg_132_reg[21]_i_2__6 ,
    \b_assign_reg_132_reg[22]_i_2__6 ,
    \b_assign_reg_132_reg[23]_i_2__6 ,
    \b_assign_reg_132_reg[24]_i_3__6 ,
    \b_assign_reg_132_reg[25]_i_2__6 ,
    \b_assign_reg_132_reg[26]_i_2__6 ,
    \b_assign_reg_132_reg[27]_i_2__6 ,
    \b_assign_reg_132_reg[28]_i_3__6 ,
    \b_assign_reg_132_reg[29]_i_2__6 ,
    \b_assign_reg_132_reg[30]_i_2__6 ,
    \b_assign_reg_132_reg[0]_i_2__7 ,
    \b_assign_reg_132_reg[1]_i_2__7 ,
    \b_assign_reg_132_reg[2]_i_2__7 ,
    \b_assign_reg_132_reg[3]_i_2__7 ,
    \b_assign_reg_132_reg[4]_i_3__7 ,
    \b_assign_reg_132_reg[5]_i_2__7 ,
    \b_assign_reg_132_reg[6]_i_2__7 ,
    \b_assign_reg_132_reg[7]_i_2__7 ,
    \b_assign_reg_132_reg[8]_i_3__7 ,
    \b_assign_reg_132_reg[9]_i_2__7 ,
    \b_assign_reg_132_reg[10]_i_2__7 ,
    \b_assign_reg_132_reg[11]_i_2__7 ,
    \b_assign_reg_132_reg[12]_i_3__7 ,
    \b_assign_reg_132_reg[13]_i_2__7 ,
    \b_assign_reg_132_reg[14]_i_2__7 ,
    \b_assign_reg_132_reg[15]_i_2__7 ,
    \b_assign_reg_132_reg[16]_i_3__7 ,
    \b_assign_reg_132_reg[17]_i_2__7 ,
    \b_assign_reg_132_reg[18]_i_2__7 ,
    \b_assign_reg_132_reg[19]_i_2__7 ,
    \b_assign_reg_132_reg[20]_i_3__7 ,
    \b_assign_reg_132_reg[21]_i_2__7 ,
    \b_assign_reg_132_reg[22]_i_2__7 ,
    \b_assign_reg_132_reg[23]_i_2__7 ,
    \b_assign_reg_132_reg[24]_i_3__7 ,
    \b_assign_reg_132_reg[25]_i_2__7 ,
    \b_assign_reg_132_reg[26]_i_2__7 ,
    \b_assign_reg_132_reg[27]_i_2__7 ,
    \b_assign_reg_132_reg[28]_i_3__7 ,
    \b_assign_reg_132_reg[29]_i_2__7 ,
    \b_assign_reg_132_reg[30]_i_2__7 ,
    \b_assign_reg_132_reg[0]_i_2__8 ,
    \b_assign_reg_132_reg[1]_i_2__8 ,
    \b_assign_reg_132_reg[2]_i_2__8 ,
    \b_assign_reg_132_reg[3]_i_2__8 ,
    \b_assign_reg_132_reg[4]_i_3__8 ,
    \b_assign_reg_132_reg[5]_i_2__8 ,
    \b_assign_reg_132_reg[6]_i_2__8 ,
    \b_assign_reg_132_reg[7]_i_2__8 ,
    \b_assign_reg_132_reg[8]_i_3__8 ,
    \b_assign_reg_132_reg[9]_i_2__8 ,
    \b_assign_reg_132_reg[10]_i_2__8 ,
    \b_assign_reg_132_reg[11]_i_2__8 ,
    \b_assign_reg_132_reg[12]_i_3__8 ,
    \b_assign_reg_132_reg[13]_i_2__8 ,
    \b_assign_reg_132_reg[14]_i_2__8 ,
    \b_assign_reg_132_reg[15]_i_2__8 ,
    \b_assign_reg_132_reg[16]_i_3__8 ,
    \b_assign_reg_132_reg[17]_i_2__8 ,
    \b_assign_reg_132_reg[18]_i_2__8 ,
    \b_assign_reg_132_reg[19]_i_2__8 ,
    \b_assign_reg_132_reg[20]_i_3__8 ,
    \b_assign_reg_132_reg[21]_i_2__8 ,
    \b_assign_reg_132_reg[22]_i_2__8 ,
    \b_assign_reg_132_reg[23]_i_2__8 ,
    \b_assign_reg_132_reg[24]_i_3__8 ,
    \b_assign_reg_132_reg[25]_i_2__8 ,
    \b_assign_reg_132_reg[26]_i_2__8 ,
    \b_assign_reg_132_reg[27]_i_2__8 ,
    \b_assign_reg_132_reg[28]_i_3__8 ,
    \b_assign_reg_132_reg[29]_i_2__8 ,
    \b_assign_reg_132_reg[30]_i_2__8 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__0 ;
  output [31:0]\rdata_reg[31]_i_17 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__1 ;
  output [31:0]\rdata_reg[31]_i_35 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__2 ;
  output [31:0]\rdata_reg[31]_i_34 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__3 ;
  output [31:0]\rdata_reg[31]_i_12 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__4 ;
  output [31:0]\rdata_reg[31]_i_31 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__5 ;
  output [31:0]\rdata_reg[31]_i_44 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__6 ;
  output [31:0]\rdata_reg[31]_i_43 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__7 ;
  output [31:0]\rdata_reg[31]_i_27 ;
  output [31:0]\b_assign_reg_132_reg[31]_i_2__8 ;
  output [31:0]\rdata_reg[31]_i_24 ;
  output [31:0]\result_9_17_reg_590_reg[31]_i_16 ;
  output [31:0]\rdata_reg[31]_i_21 ;
  output [3:0]D;
  output ap_rst_n_inv;
  output [0:0]weight_0_q0;
  output \rdata_reg[31]_i_20 ;
  output [0:0]weight_1_q0;
  output [0:0]weight_2_q0;
  output [0:0]weight_3_q0;
  output [0:0]weight_4_q0;
  output [0:0]weight_5_q0;
  output [0:0]weight_6_q0;
  output [0:0]weight_7_q0;
  output [0:0]weight_8_q0;
  output [0:0]weight_9_q0;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]SR;
  output \ap_CS_fsm_reg[0] ;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output [31:0]\b_assign_reg_132_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_1 ;
  output [31:0]\b_assign_reg_132_reg[31]_2 ;
  output [31:0]\b_assign_reg_132_reg[31]_3 ;
  output [31:0]\b_assign_reg_132_reg[31]_4 ;
  output [31:0]\b_assign_reg_132_reg[31]_5 ;
  output [31:0]\b_assign_reg_132_reg[31]_6 ;
  output [31:0]\b_assign_reg_132_reg[31]_7 ;
  output [31:0]\b_assign_reg_132_reg[31]_8 ;
  output s_axi_CTRL_AWREADY;
  output \ctrl_read_reg_1673_reg[0] ;
  output s_axi_CTRL_ARREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output \rdata_reg[7]_i_10 ;
  output \rdata_reg[31]_i_18 ;
  output \rdata_reg[7]_i_26 ;
  output \rdata_reg[0]_i_10 ;
  output \rdata_reg[31]_i_13 ;
  output \rdata_reg[7]_i_14 ;
  output \rdata_reg[0]_i_22 ;
  output \rdata_reg[7]_i_22 ;
  output \rdata_reg[31]_i_28 ;
  output \rdata_reg[31]_i_25 ;
  output \rdata_reg[31]_i_20_0 ;
  output s_axi_CTRL_RVALID;
  output s_axi_CTRL_WREADY;
  output interrupt;
  output s_axi_CTRL_BVALID;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2 ;
  input ap_rst_n;
  input s_axi_CTRL_ARVALID;
  input \b_assign_reg_132_reg[31]_i_2__0_0 ;
  input \b_assign_reg_132_reg[31]_i_2__1_0 ;
  input \b_assign_reg_132_reg[31]_i_2__2_0 ;
  input \b_assign_reg_132_reg[31]_i_2__3_0 ;
  input \b_assign_reg_132_reg[31]_i_2__4_0 ;
  input \b_assign_reg_132_reg[31]_i_2__5_0 ;
  input \b_assign_reg_132_reg[31]_i_2__6_0 ;
  input \b_assign_reg_132_reg[31]_i_2__7_0 ;
  input \b_assign_reg_132_reg[31]_i_2__8_0 ;
  input \rdata_reg[31]_i_25_0 ;
  input \rdata_reg[2]_i_22 ;
  input \rdata_reg[3]_i_22 ;
  input \rdata_reg[7]_i_33 ;
  input \rdata_reg[31]_i_20_1 ;
  input \rdata_reg[0]_i_29 ;
  input s_axi_CTRL_WVALID;
  input [11:0]s_axi_CTRL_AWADDR;
  input [3:0]Q;
  input \exitcond2_reg_1736_reg[0] ;
  input [2:0]\ap_CS_fsm_reg[8] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]\i1_reg_601_reg[3] ;
  input \i_reg_480_reg[3] ;
  input [0:0]\outStream_V_keep_V_1_state_reg[1] ;
  input [0:0]\outStream_V_strb_V_1_state_reg[1] ;
  input [0:0]\outStream_V_id_V_1_state_reg[1] ;
  input [0:0]\outStream_V_user_V_1_state_reg[1] ;
  input [0:0]\outStream_V_dest_V_1_state_reg[1] ;
  input [0:0]\outStream_V_data_V_1_state_reg[1] ;
  input [0:0]\outStream_V_last_V_1_state_reg[1] ;
  input ctrl_read_reg_1673;
  input \rdata_reg[0]_i_28 ;
  input \rdata_reg[7]_i_10_0 ;
  input \rdata_reg[1]_i_25 ;
  input \rdata_reg[2]_i_8 ;
  input \rdata_reg[3]_i_8 ;
  input \rdata_reg[4]_i_11 ;
  input \rdata_reg[31]_i_18_0 ;
  input \rdata_reg[4]_i_21 ;
  input \rdata_reg[5]_i_11 ;
  input \rdata_reg[5]_i_21 ;
  input \rdata_reg[6]_i_11 ;
  input \rdata_reg[6]_i_21 ;
  input \rdata_reg[7]_i_9 ;
  input \rdata_reg[8]_i_11 ;
  input \rdata_reg[8]_i_21 ;
  input \rdata_reg[9]_i_11 ;
  input \rdata_reg[9]_i_21 ;
  input \rdata_reg[10]_i_11 ;
  input \rdata_reg[10]_i_21 ;
  input \rdata_reg[11]_i_11 ;
  input \rdata_reg[11]_i_21 ;
  input \rdata_reg[12]_i_11 ;
  input \rdata_reg[12]_i_21 ;
  input \rdata_reg[13]_i_11 ;
  input \rdata_reg[13]_i_21 ;
  input \rdata_reg[14]_i_11 ;
  input \rdata_reg[14]_i_21 ;
  input \rdata_reg[15]_i_11 ;
  input \rdata_reg[15]_i_21 ;
  input \rdata_reg[16]_i_11 ;
  input \rdata_reg[16]_i_21 ;
  input \rdata_reg[17]_i_11 ;
  input \rdata_reg[17]_i_21 ;
  input \rdata_reg[18]_i_11 ;
  input \rdata_reg[18]_i_21 ;
  input \rdata_reg[19]_i_11 ;
  input \rdata_reg[19]_i_21 ;
  input \rdata_reg[20]_i_11 ;
  input \rdata_reg[20]_i_21 ;
  input \rdata_reg[21]_i_11 ;
  input \rdata_reg[21]_i_21 ;
  input \rdata_reg[22]_i_11 ;
  input \rdata_reg[22]_i_21 ;
  input \rdata_reg[23]_i_11 ;
  input \rdata_reg[23]_i_21 ;
  input \rdata_reg[24]_i_11 ;
  input \rdata_reg[24]_i_21 ;
  input \rdata_reg[25]_i_11 ;
  input \rdata_reg[25]_i_21 ;
  input \rdata_reg[26]_i_11 ;
  input \rdata_reg[26]_i_21 ;
  input \rdata_reg[27]_i_11 ;
  input \rdata_reg[27]_i_21 ;
  input \rdata_reg[28]_i_11 ;
  input \rdata_reg[28]_i_21 ;
  input \rdata_reg[29]_i_11 ;
  input \rdata_reg[29]_i_21 ;
  input \rdata_reg[30]_i_11 ;
  input \rdata_reg[30]_i_21 ;
  input \rdata_reg[31]_i_17_0 ;
  input \rdata_reg[31]_i_37 ;
  input \rdata_reg[0]_i_27 ;
  input \rdata_reg[1]_i_24 ;
  input \rdata_reg[2]_i_18 ;
  input \rdata_reg[7]_i_26_0 ;
  input \rdata_reg[2]_i_24 ;
  input \rdata_reg[3]_i_18 ;
  input \rdata_reg[3]_i_24 ;
  input \rdata_reg[7]_i_25 ;
  input \rdata_reg[7]_i_37 ;
  input \rdata_reg[0]_i_9 ;
  input \rdata_reg[0]_i_10_0 ;
  input \rdata_reg[0]_i_26 ;
  input \rdata_reg[1]_i_23 ;
  input \rdata_reg[4]_i_20 ;
  input \rdata_reg[5]_i_20 ;
  input \rdata_reg[6]_i_20 ;
  input \rdata_reg[8]_i_20 ;
  input \rdata_reg[9]_i_20 ;
  input \rdata_reg[10]_i_20 ;
  input \rdata_reg[11]_i_20 ;
  input \rdata_reg[12]_i_20 ;
  input \rdata_reg[13]_i_20 ;
  input \rdata_reg[14]_i_20 ;
  input \rdata_reg[15]_i_20 ;
  input \rdata_reg[16]_i_20 ;
  input \rdata_reg[17]_i_20 ;
  input \rdata_reg[18]_i_20 ;
  input \rdata_reg[19]_i_20 ;
  input \rdata_reg[20]_i_20 ;
  input \rdata_reg[21]_i_20 ;
  input \rdata_reg[22]_i_20 ;
  input \rdata_reg[23]_i_20 ;
  input \rdata_reg[24]_i_20 ;
  input \rdata_reg[25]_i_20 ;
  input \rdata_reg[26]_i_20 ;
  input \rdata_reg[27]_i_20 ;
  input \rdata_reg[28]_i_20 ;
  input \rdata_reg[29]_i_20 ;
  input \rdata_reg[30]_i_20 ;
  input \rdata_reg[31]_i_35_0 ;
  input \rdata_reg[1]_i_8 ;
  input \rdata_reg[31]_i_13_0 ;
  input \rdata_reg[1]_i_21 ;
  input \rdata_reg[2]_i_23 ;
  input \rdata_reg[3]_i_23 ;
  input \rdata_reg[4]_i_8 ;
  input \rdata_reg[4]_i_19 ;
  input \rdata_reg[5]_i_8 ;
  input \rdata_reg[5]_i_19 ;
  input \rdata_reg[6]_i_8 ;
  input \rdata_reg[6]_i_19 ;
  input \rdata_reg[7]_i_35 ;
  input \rdata_reg[8]_i_8 ;
  input \rdata_reg[8]_i_19 ;
  input \rdata_reg[9]_i_8 ;
  input \rdata_reg[9]_i_19 ;
  input \rdata_reg[10]_i_8 ;
  input \rdata_reg[10]_i_19 ;
  input \rdata_reg[11]_i_8 ;
  input \rdata_reg[11]_i_19 ;
  input \rdata_reg[12]_i_8 ;
  input \rdata_reg[12]_i_19 ;
  input \rdata_reg[13]_i_8 ;
  input \rdata_reg[13]_i_19 ;
  input \rdata_reg[14]_i_8 ;
  input \rdata_reg[14]_i_19 ;
  input \rdata_reg[15]_i_8 ;
  input \rdata_reg[15]_i_19 ;
  input \rdata_reg[16]_i_8 ;
  input \rdata_reg[16]_i_19 ;
  input \rdata_reg[17]_i_8 ;
  input \rdata_reg[17]_i_19 ;
  input \rdata_reg[18]_i_8 ;
  input \rdata_reg[18]_i_19 ;
  input \rdata_reg[19]_i_8 ;
  input \rdata_reg[19]_i_19 ;
  input \rdata_reg[20]_i_8 ;
  input \rdata_reg[20]_i_19 ;
  input \rdata_reg[21]_i_8 ;
  input \rdata_reg[21]_i_19 ;
  input \rdata_reg[22]_i_8 ;
  input \rdata_reg[22]_i_19 ;
  input \rdata_reg[23]_i_8 ;
  input \rdata_reg[23]_i_19 ;
  input \rdata_reg[24]_i_8 ;
  input \rdata_reg[24]_i_19 ;
  input \rdata_reg[25]_i_8 ;
  input \rdata_reg[25]_i_19 ;
  input \rdata_reg[26]_i_8 ;
  input \rdata_reg[26]_i_19 ;
  input \rdata_reg[27]_i_8 ;
  input \rdata_reg[27]_i_19 ;
  input \rdata_reg[28]_i_8 ;
  input \rdata_reg[28]_i_19 ;
  input \rdata_reg[29]_i_8 ;
  input \rdata_reg[29]_i_19 ;
  input \rdata_reg[30]_i_8 ;
  input \rdata_reg[30]_i_19 ;
  input \rdata_reg[31]_i_12_0 ;
  input \rdata_reg[31]_i_34_0 ;
  input \rdata_reg[0]_i_24 ;
  input \rdata_reg[2]_i_10 ;
  input \rdata_reg[7]_i_14_0 ;
  input \rdata_reg[2]_i_21 ;
  input \rdata_reg[3]_i_10 ;
  input \rdata_reg[3]_i_21 ;
  input \rdata_reg[7]_i_13 ;
  input \rdata_reg[7]_i_32 ;
  input \rdata_reg[0]_i_21 ;
  input \rdata_reg[0]_i_22_0 ;
  input \rdata_reg[0]_i_32 ;
  input \rdata_reg[1]_i_20 ;
  input \rdata_reg[4]_i_18 ;
  input \rdata_reg[5]_i_18 ;
  input \rdata_reg[6]_i_18 ;
  input \rdata_reg[8]_i_18 ;
  input \rdata_reg[9]_i_18 ;
  input \rdata_reg[10]_i_18 ;
  input \rdata_reg[11]_i_18 ;
  input \rdata_reg[12]_i_18 ;
  input \rdata_reg[13]_i_18 ;
  input \rdata_reg[14]_i_18 ;
  input \rdata_reg[15]_i_18 ;
  input \rdata_reg[16]_i_18 ;
  input \rdata_reg[17]_i_18 ;
  input \rdata_reg[18]_i_18 ;
  input \rdata_reg[19]_i_18 ;
  input \rdata_reg[20]_i_18 ;
  input \rdata_reg[21]_i_18 ;
  input \rdata_reg[22]_i_18 ;
  input \rdata_reg[23]_i_18 ;
  input \rdata_reg[24]_i_18 ;
  input \rdata_reg[25]_i_18 ;
  input \rdata_reg[26]_i_18 ;
  input \rdata_reg[27]_i_18 ;
  input \rdata_reg[28]_i_18 ;
  input \rdata_reg[29]_i_18 ;
  input \rdata_reg[30]_i_18 ;
  input \rdata_reg[31]_i_31_0 ;
  input \rdata_reg[1]_i_17 ;
  input \rdata_reg[31]_i_28_0 ;
  input \rdata_reg[1]_i_27 ;
  input \rdata_reg[2]_i_20 ;
  input \rdata_reg[3]_i_20 ;
  input \rdata_reg[4]_i_15 ;
  input \rdata_reg[4]_i_23 ;
  input \rdata_reg[5]_i_15 ;
  input \rdata_reg[5]_i_23 ;
  input \rdata_reg[6]_i_15 ;
  input \rdata_reg[6]_i_23 ;
  input \rdata_reg[7]_i_29 ;
  input \rdata_reg[8]_i_15 ;
  input \rdata_reg[8]_i_23 ;
  input \rdata_reg[9]_i_15 ;
  input \rdata_reg[9]_i_23 ;
  input \rdata_reg[10]_i_15 ;
  input \rdata_reg[10]_i_23 ;
  input \rdata_reg[11]_i_15 ;
  input \rdata_reg[11]_i_23 ;
  input \rdata_reg[12]_i_15 ;
  input \rdata_reg[12]_i_23 ;
  input \rdata_reg[13]_i_15 ;
  input \rdata_reg[13]_i_23 ;
  input \rdata_reg[14]_i_15 ;
  input \rdata_reg[14]_i_23 ;
  input \rdata_reg[15]_i_15 ;
  input \rdata_reg[15]_i_23 ;
  input \rdata_reg[16]_i_15 ;
  input \rdata_reg[16]_i_23 ;
  input \rdata_reg[17]_i_15 ;
  input \rdata_reg[17]_i_23 ;
  input \rdata_reg[18]_i_15 ;
  input \rdata_reg[18]_i_23 ;
  input \rdata_reg[19]_i_15 ;
  input \rdata_reg[19]_i_23 ;
  input \rdata_reg[20]_i_15 ;
  input \rdata_reg[20]_i_23 ;
  input \rdata_reg[21]_i_15 ;
  input \rdata_reg[21]_i_23 ;
  input \rdata_reg[22]_i_15 ;
  input \rdata_reg[22]_i_23 ;
  input \rdata_reg[23]_i_15 ;
  input \rdata_reg[23]_i_23 ;
  input \rdata_reg[24]_i_15 ;
  input \rdata_reg[24]_i_23 ;
  input \rdata_reg[25]_i_15 ;
  input \rdata_reg[25]_i_23 ;
  input \rdata_reg[26]_i_15 ;
  input \rdata_reg[26]_i_23 ;
  input \rdata_reg[27]_i_15 ;
  input \rdata_reg[27]_i_23 ;
  input \rdata_reg[28]_i_15 ;
  input \rdata_reg[28]_i_23 ;
  input \rdata_reg[29]_i_15 ;
  input \rdata_reg[29]_i_23 ;
  input \rdata_reg[30]_i_15 ;
  input \rdata_reg[30]_i_23 ;
  input \rdata_reg[31]_i_27_0 ;
  input \rdata_reg[31]_i_44_0 ;
  input \rdata_reg[0]_i_30 ;
  input \rdata_reg[7]_i_22_0 ;
  input \rdata_reg[1]_i_26 ;
  input \rdata_reg[2]_i_16 ;
  input \rdata_reg[3]_i_16 ;
  input \rdata_reg[4]_i_22 ;
  input \rdata_reg[5]_i_22 ;
  input \rdata_reg[6]_i_22 ;
  input \rdata_reg[7]_i_21 ;
  input \rdata_reg[8]_i_22 ;
  input \rdata_reg[9]_i_22 ;
  input \rdata_reg[10]_i_22 ;
  input \rdata_reg[11]_i_22 ;
  input \rdata_reg[12]_i_22 ;
  input \rdata_reg[13]_i_22 ;
  input \rdata_reg[14]_i_22 ;
  input \rdata_reg[15]_i_22 ;
  input \rdata_reg[16]_i_22 ;
  input \rdata_reg[17]_i_22 ;
  input \rdata_reg[18]_i_22 ;
  input \rdata_reg[19]_i_22 ;
  input \rdata_reg[20]_i_22 ;
  input \rdata_reg[21]_i_22 ;
  input \rdata_reg[22]_i_22 ;
  input \rdata_reg[23]_i_22 ;
  input \rdata_reg[24]_i_22 ;
  input \rdata_reg[25]_i_22 ;
  input \rdata_reg[26]_i_22 ;
  input \rdata_reg[27]_i_22 ;
  input \rdata_reg[28]_i_22 ;
  input \rdata_reg[29]_i_22 ;
  input \rdata_reg[30]_i_22 ;
  input \rdata_reg[31]_i_43_0 ;
  input \rdata_reg[0]_i_18 ;
  input \rdata_reg[2]_i_14 ;
  input \rdata_reg[3]_i_14 ;
  input \rdata_reg[7]_i_18 ;
  input \rdata_reg[0]_i_16 ;
  input \rdata_reg[1]_i_16 ;
  input \rdata_reg[4]_i_14 ;
  input \rdata_reg[5]_i_14 ;
  input \rdata_reg[6]_i_14 ;
  input \rdata_reg[8]_i_14 ;
  input \rdata_reg[9]_i_14 ;
  input \rdata_reg[10]_i_14 ;
  input \rdata_reg[11]_i_14 ;
  input \rdata_reg[12]_i_14 ;
  input \rdata_reg[13]_i_14 ;
  input \rdata_reg[14]_i_14 ;
  input \rdata_reg[15]_i_14 ;
  input \rdata_reg[16]_i_14 ;
  input \rdata_reg[17]_i_14 ;
  input \rdata_reg[18]_i_14 ;
  input \rdata_reg[19]_i_14 ;
  input \rdata_reg[20]_i_14 ;
  input \rdata_reg[21]_i_14 ;
  input \rdata_reg[22]_i_14 ;
  input \rdata_reg[23]_i_14 ;
  input \rdata_reg[24]_i_14 ;
  input \rdata_reg[25]_i_14 ;
  input \rdata_reg[26]_i_14 ;
  input \rdata_reg[27]_i_14 ;
  input \rdata_reg[28]_i_14 ;
  input \rdata_reg[29]_i_14 ;
  input \rdata_reg[30]_i_14 ;
  input \rdata_reg[31]_i_24_0 ;
  input \rdata_reg[1]_i_15 ;
  input \rdata_reg[2]_i_13 ;
  input \rdata_reg[3]_i_13 ;
  input \rdata_reg[4]_i_13 ;
  input \rdata_reg[5]_i_13 ;
  input \rdata_reg[6]_i_13 ;
  input \rdata_reg[7]_i_17 ;
  input \rdata_reg[8]_i_13 ;
  input \rdata_reg[9]_i_13 ;
  input \rdata_reg[10]_i_13 ;
  input \rdata_reg[11]_i_13 ;
  input \rdata_reg[12]_i_13 ;
  input \rdata_reg[13]_i_13 ;
  input \rdata_reg[14]_i_13 ;
  input \rdata_reg[15]_i_13 ;
  input \rdata_reg[16]_i_13 ;
  input \rdata_reg[17]_i_13 ;
  input \rdata_reg[18]_i_13 ;
  input \rdata_reg[19]_i_13 ;
  input \rdata_reg[20]_i_13 ;
  input \rdata_reg[21]_i_13 ;
  input \rdata_reg[22]_i_13 ;
  input \rdata_reg[23]_i_13 ;
  input \rdata_reg[24]_i_13 ;
  input \rdata_reg[25]_i_13 ;
  input \rdata_reg[26]_i_13 ;
  input \rdata_reg[27]_i_13 ;
  input \rdata_reg[28]_i_13 ;
  input \rdata_reg[29]_i_13 ;
  input \rdata_reg[30]_i_13 ;
  input \rdata_reg[31]_i_21_0 ;
  input [11:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input [3:0]s_axi_CTRL_WSTRB;
  input \b_assign_reg_132_reg[0]_i_2 ;
  input \b_assign_reg_132_reg[1]_i_2 ;
  input \b_assign_reg_132_reg[2]_i_2 ;
  input \b_assign_reg_132_reg[3]_i_2 ;
  input \b_assign_reg_132_reg[4]_i_3 ;
  input \b_assign_reg_132_reg[5]_i_2 ;
  input \b_assign_reg_132_reg[6]_i_2 ;
  input \b_assign_reg_132_reg[7]_i_2 ;
  input \b_assign_reg_132_reg[8]_i_3 ;
  input \b_assign_reg_132_reg[9]_i_2 ;
  input \b_assign_reg_132_reg[10]_i_2 ;
  input \b_assign_reg_132_reg[11]_i_2 ;
  input \b_assign_reg_132_reg[12]_i_3 ;
  input \b_assign_reg_132_reg[13]_i_2 ;
  input \b_assign_reg_132_reg[14]_i_2 ;
  input \b_assign_reg_132_reg[15]_i_2 ;
  input \b_assign_reg_132_reg[16]_i_3 ;
  input \b_assign_reg_132_reg[17]_i_2 ;
  input \b_assign_reg_132_reg[18]_i_2 ;
  input \b_assign_reg_132_reg[19]_i_2 ;
  input \b_assign_reg_132_reg[20]_i_3 ;
  input \b_assign_reg_132_reg[21]_i_2 ;
  input \b_assign_reg_132_reg[22]_i_2 ;
  input \b_assign_reg_132_reg[23]_i_2 ;
  input \b_assign_reg_132_reg[24]_i_3 ;
  input \b_assign_reg_132_reg[25]_i_2 ;
  input \b_assign_reg_132_reg[26]_i_2 ;
  input \b_assign_reg_132_reg[27]_i_2 ;
  input \b_assign_reg_132_reg[28]_i_3 ;
  input \b_assign_reg_132_reg[29]_i_2 ;
  input \b_assign_reg_132_reg[30]_i_2 ;
  input \b_assign_reg_132_reg[0]_i_2__0 ;
  input \b_assign_reg_132_reg[1]_i_2__0 ;
  input \b_assign_reg_132_reg[2]_i_2__0 ;
  input \b_assign_reg_132_reg[3]_i_2__0 ;
  input \b_assign_reg_132_reg[4]_i_3__0 ;
  input \b_assign_reg_132_reg[5]_i_2__0 ;
  input \b_assign_reg_132_reg[6]_i_2__0 ;
  input \b_assign_reg_132_reg[7]_i_2__0 ;
  input \b_assign_reg_132_reg[8]_i_3__0 ;
  input \b_assign_reg_132_reg[9]_i_2__0 ;
  input \b_assign_reg_132_reg[10]_i_2__0 ;
  input \b_assign_reg_132_reg[11]_i_2__0 ;
  input \b_assign_reg_132_reg[12]_i_3__0 ;
  input \b_assign_reg_132_reg[13]_i_2__0 ;
  input \b_assign_reg_132_reg[14]_i_2__0 ;
  input \b_assign_reg_132_reg[15]_i_2__0 ;
  input \b_assign_reg_132_reg[16]_i_3__0 ;
  input \b_assign_reg_132_reg[17]_i_2__0 ;
  input \b_assign_reg_132_reg[18]_i_2__0 ;
  input \b_assign_reg_132_reg[19]_i_2__0 ;
  input \b_assign_reg_132_reg[20]_i_3__0 ;
  input \b_assign_reg_132_reg[21]_i_2__0 ;
  input \b_assign_reg_132_reg[22]_i_2__0 ;
  input \b_assign_reg_132_reg[23]_i_2__0 ;
  input \b_assign_reg_132_reg[24]_i_3__0 ;
  input \b_assign_reg_132_reg[25]_i_2__0 ;
  input \b_assign_reg_132_reg[26]_i_2__0 ;
  input \b_assign_reg_132_reg[27]_i_2__0 ;
  input \b_assign_reg_132_reg[28]_i_3__0 ;
  input \b_assign_reg_132_reg[29]_i_2__0 ;
  input \b_assign_reg_132_reg[30]_i_2__0 ;
  input \b_assign_reg_132_reg[0]_i_2__1 ;
  input \b_assign_reg_132_reg[1]_i_2__1 ;
  input \b_assign_reg_132_reg[2]_i_2__1 ;
  input \b_assign_reg_132_reg[3]_i_2__1 ;
  input \b_assign_reg_132_reg[4]_i_3__1 ;
  input \b_assign_reg_132_reg[5]_i_2__1 ;
  input \b_assign_reg_132_reg[6]_i_2__1 ;
  input \b_assign_reg_132_reg[7]_i_2__1 ;
  input \b_assign_reg_132_reg[8]_i_3__1 ;
  input \b_assign_reg_132_reg[9]_i_2__1 ;
  input \b_assign_reg_132_reg[10]_i_2__1 ;
  input \b_assign_reg_132_reg[11]_i_2__1 ;
  input \b_assign_reg_132_reg[12]_i_3__1 ;
  input \b_assign_reg_132_reg[13]_i_2__1 ;
  input \b_assign_reg_132_reg[14]_i_2__1 ;
  input \b_assign_reg_132_reg[15]_i_2__1 ;
  input \b_assign_reg_132_reg[16]_i_3__1 ;
  input \b_assign_reg_132_reg[17]_i_2__1 ;
  input \b_assign_reg_132_reg[18]_i_2__1 ;
  input \b_assign_reg_132_reg[19]_i_2__1 ;
  input \b_assign_reg_132_reg[20]_i_3__1 ;
  input \b_assign_reg_132_reg[21]_i_2__1 ;
  input \b_assign_reg_132_reg[22]_i_2__1 ;
  input \b_assign_reg_132_reg[23]_i_2__1 ;
  input \b_assign_reg_132_reg[24]_i_3__1 ;
  input \b_assign_reg_132_reg[25]_i_2__1 ;
  input \b_assign_reg_132_reg[26]_i_2__1 ;
  input \b_assign_reg_132_reg[27]_i_2__1 ;
  input \b_assign_reg_132_reg[28]_i_3__1 ;
  input \b_assign_reg_132_reg[29]_i_2__1 ;
  input \b_assign_reg_132_reg[30]_i_2__1 ;
  input \b_assign_reg_132_reg[0]_i_2__2 ;
  input \b_assign_reg_132_reg[1]_i_2__2 ;
  input \b_assign_reg_132_reg[2]_i_2__2 ;
  input \b_assign_reg_132_reg[3]_i_2__2 ;
  input \b_assign_reg_132_reg[4]_i_3__2 ;
  input \b_assign_reg_132_reg[5]_i_2__2 ;
  input \b_assign_reg_132_reg[6]_i_2__2 ;
  input \b_assign_reg_132_reg[7]_i_2__2 ;
  input \b_assign_reg_132_reg[8]_i_3__2 ;
  input \b_assign_reg_132_reg[9]_i_2__2 ;
  input \b_assign_reg_132_reg[10]_i_2__2 ;
  input \b_assign_reg_132_reg[11]_i_2__2 ;
  input \b_assign_reg_132_reg[12]_i_3__2 ;
  input \b_assign_reg_132_reg[13]_i_2__2 ;
  input \b_assign_reg_132_reg[14]_i_2__2 ;
  input \b_assign_reg_132_reg[15]_i_2__2 ;
  input \b_assign_reg_132_reg[16]_i_3__2 ;
  input \b_assign_reg_132_reg[17]_i_2__2 ;
  input \b_assign_reg_132_reg[18]_i_2__2 ;
  input \b_assign_reg_132_reg[19]_i_2__2 ;
  input \b_assign_reg_132_reg[20]_i_3__2 ;
  input \b_assign_reg_132_reg[21]_i_2__2 ;
  input \b_assign_reg_132_reg[22]_i_2__2 ;
  input \b_assign_reg_132_reg[23]_i_2__2 ;
  input \b_assign_reg_132_reg[24]_i_3__2 ;
  input \b_assign_reg_132_reg[25]_i_2__2 ;
  input \b_assign_reg_132_reg[26]_i_2__2 ;
  input \b_assign_reg_132_reg[27]_i_2__2 ;
  input \b_assign_reg_132_reg[28]_i_3__2 ;
  input \b_assign_reg_132_reg[29]_i_2__2 ;
  input \b_assign_reg_132_reg[30]_i_2__2 ;
  input \b_assign_reg_132_reg[0]_i_2__3 ;
  input \b_assign_reg_132_reg[1]_i_2__3 ;
  input \b_assign_reg_132_reg[2]_i_2__3 ;
  input \b_assign_reg_132_reg[3]_i_2__3 ;
  input \b_assign_reg_132_reg[4]_i_3__3 ;
  input \b_assign_reg_132_reg[5]_i_2__3 ;
  input \b_assign_reg_132_reg[6]_i_2__3 ;
  input \b_assign_reg_132_reg[7]_i_2__3 ;
  input \b_assign_reg_132_reg[8]_i_3__3 ;
  input \b_assign_reg_132_reg[9]_i_2__3 ;
  input \b_assign_reg_132_reg[10]_i_2__3 ;
  input \b_assign_reg_132_reg[11]_i_2__3 ;
  input \b_assign_reg_132_reg[12]_i_3__3 ;
  input \b_assign_reg_132_reg[13]_i_2__3 ;
  input \b_assign_reg_132_reg[14]_i_2__3 ;
  input \b_assign_reg_132_reg[15]_i_2__3 ;
  input \b_assign_reg_132_reg[16]_i_3__3 ;
  input \b_assign_reg_132_reg[17]_i_2__3 ;
  input \b_assign_reg_132_reg[18]_i_2__3 ;
  input \b_assign_reg_132_reg[19]_i_2__3 ;
  input \b_assign_reg_132_reg[20]_i_3__3 ;
  input \b_assign_reg_132_reg[21]_i_2__3 ;
  input \b_assign_reg_132_reg[22]_i_2__3 ;
  input \b_assign_reg_132_reg[23]_i_2__3 ;
  input \b_assign_reg_132_reg[24]_i_3__3 ;
  input \b_assign_reg_132_reg[25]_i_2__3 ;
  input \b_assign_reg_132_reg[26]_i_2__3 ;
  input \b_assign_reg_132_reg[27]_i_2__3 ;
  input \b_assign_reg_132_reg[28]_i_3__3 ;
  input \b_assign_reg_132_reg[29]_i_2__3 ;
  input \b_assign_reg_132_reg[30]_i_2__3 ;
  input \b_assign_reg_132_reg[0]_i_2__4 ;
  input \b_assign_reg_132_reg[1]_i_2__4 ;
  input \b_assign_reg_132_reg[2]_i_2__4 ;
  input \b_assign_reg_132_reg[3]_i_2__4 ;
  input \b_assign_reg_132_reg[4]_i_3__4 ;
  input \b_assign_reg_132_reg[5]_i_2__4 ;
  input \b_assign_reg_132_reg[6]_i_2__4 ;
  input \b_assign_reg_132_reg[7]_i_2__4 ;
  input \b_assign_reg_132_reg[8]_i_3__4 ;
  input \b_assign_reg_132_reg[9]_i_2__4 ;
  input \b_assign_reg_132_reg[10]_i_2__4 ;
  input \b_assign_reg_132_reg[11]_i_2__4 ;
  input \b_assign_reg_132_reg[12]_i_3__4 ;
  input \b_assign_reg_132_reg[13]_i_2__4 ;
  input \b_assign_reg_132_reg[14]_i_2__4 ;
  input \b_assign_reg_132_reg[15]_i_2__4 ;
  input \b_assign_reg_132_reg[16]_i_3__4 ;
  input \b_assign_reg_132_reg[17]_i_2__4 ;
  input \b_assign_reg_132_reg[18]_i_2__4 ;
  input \b_assign_reg_132_reg[19]_i_2__4 ;
  input \b_assign_reg_132_reg[20]_i_3__4 ;
  input \b_assign_reg_132_reg[21]_i_2__4 ;
  input \b_assign_reg_132_reg[22]_i_2__4 ;
  input \b_assign_reg_132_reg[23]_i_2__4 ;
  input \b_assign_reg_132_reg[24]_i_3__4 ;
  input \b_assign_reg_132_reg[25]_i_2__4 ;
  input \b_assign_reg_132_reg[26]_i_2__4 ;
  input \b_assign_reg_132_reg[27]_i_2__4 ;
  input \b_assign_reg_132_reg[28]_i_3__4 ;
  input \b_assign_reg_132_reg[29]_i_2__4 ;
  input \b_assign_reg_132_reg[30]_i_2__4 ;
  input \b_assign_reg_132_reg[0]_i_2__5 ;
  input \b_assign_reg_132_reg[1]_i_2__5 ;
  input \b_assign_reg_132_reg[2]_i_2__5 ;
  input \b_assign_reg_132_reg[3]_i_2__5 ;
  input \b_assign_reg_132_reg[4]_i_3__5 ;
  input \b_assign_reg_132_reg[5]_i_2__5 ;
  input \b_assign_reg_132_reg[6]_i_2__5 ;
  input \b_assign_reg_132_reg[7]_i_2__5 ;
  input \b_assign_reg_132_reg[8]_i_3__5 ;
  input \b_assign_reg_132_reg[9]_i_2__5 ;
  input \b_assign_reg_132_reg[10]_i_2__5 ;
  input \b_assign_reg_132_reg[11]_i_2__5 ;
  input \b_assign_reg_132_reg[12]_i_3__5 ;
  input \b_assign_reg_132_reg[13]_i_2__5 ;
  input \b_assign_reg_132_reg[14]_i_2__5 ;
  input \b_assign_reg_132_reg[15]_i_2__5 ;
  input \b_assign_reg_132_reg[16]_i_3__5 ;
  input \b_assign_reg_132_reg[17]_i_2__5 ;
  input \b_assign_reg_132_reg[18]_i_2__5 ;
  input \b_assign_reg_132_reg[19]_i_2__5 ;
  input \b_assign_reg_132_reg[20]_i_3__5 ;
  input \b_assign_reg_132_reg[21]_i_2__5 ;
  input \b_assign_reg_132_reg[22]_i_2__5 ;
  input \b_assign_reg_132_reg[23]_i_2__5 ;
  input \b_assign_reg_132_reg[24]_i_3__5 ;
  input \b_assign_reg_132_reg[25]_i_2__5 ;
  input \b_assign_reg_132_reg[26]_i_2__5 ;
  input \b_assign_reg_132_reg[27]_i_2__5 ;
  input \b_assign_reg_132_reg[28]_i_3__5 ;
  input \b_assign_reg_132_reg[29]_i_2__5 ;
  input \b_assign_reg_132_reg[30]_i_2__5 ;
  input \b_assign_reg_132_reg[0]_i_2__6 ;
  input \b_assign_reg_132_reg[1]_i_2__6 ;
  input \b_assign_reg_132_reg[2]_i_2__6 ;
  input \b_assign_reg_132_reg[3]_i_2__6 ;
  input \b_assign_reg_132_reg[4]_i_3__6 ;
  input \b_assign_reg_132_reg[5]_i_2__6 ;
  input \b_assign_reg_132_reg[6]_i_2__6 ;
  input \b_assign_reg_132_reg[7]_i_2__6 ;
  input \b_assign_reg_132_reg[8]_i_3__6 ;
  input \b_assign_reg_132_reg[9]_i_2__6 ;
  input \b_assign_reg_132_reg[10]_i_2__6 ;
  input \b_assign_reg_132_reg[11]_i_2__6 ;
  input \b_assign_reg_132_reg[12]_i_3__6 ;
  input \b_assign_reg_132_reg[13]_i_2__6 ;
  input \b_assign_reg_132_reg[14]_i_2__6 ;
  input \b_assign_reg_132_reg[15]_i_2__6 ;
  input \b_assign_reg_132_reg[16]_i_3__6 ;
  input \b_assign_reg_132_reg[17]_i_2__6 ;
  input \b_assign_reg_132_reg[18]_i_2__6 ;
  input \b_assign_reg_132_reg[19]_i_2__6 ;
  input \b_assign_reg_132_reg[20]_i_3__6 ;
  input \b_assign_reg_132_reg[21]_i_2__6 ;
  input \b_assign_reg_132_reg[22]_i_2__6 ;
  input \b_assign_reg_132_reg[23]_i_2__6 ;
  input \b_assign_reg_132_reg[24]_i_3__6 ;
  input \b_assign_reg_132_reg[25]_i_2__6 ;
  input \b_assign_reg_132_reg[26]_i_2__6 ;
  input \b_assign_reg_132_reg[27]_i_2__6 ;
  input \b_assign_reg_132_reg[28]_i_3__6 ;
  input \b_assign_reg_132_reg[29]_i_2__6 ;
  input \b_assign_reg_132_reg[30]_i_2__6 ;
  input \b_assign_reg_132_reg[0]_i_2__7 ;
  input \b_assign_reg_132_reg[1]_i_2__7 ;
  input \b_assign_reg_132_reg[2]_i_2__7 ;
  input \b_assign_reg_132_reg[3]_i_2__7 ;
  input \b_assign_reg_132_reg[4]_i_3__7 ;
  input \b_assign_reg_132_reg[5]_i_2__7 ;
  input \b_assign_reg_132_reg[6]_i_2__7 ;
  input \b_assign_reg_132_reg[7]_i_2__7 ;
  input \b_assign_reg_132_reg[8]_i_3__7 ;
  input \b_assign_reg_132_reg[9]_i_2__7 ;
  input \b_assign_reg_132_reg[10]_i_2__7 ;
  input \b_assign_reg_132_reg[11]_i_2__7 ;
  input \b_assign_reg_132_reg[12]_i_3__7 ;
  input \b_assign_reg_132_reg[13]_i_2__7 ;
  input \b_assign_reg_132_reg[14]_i_2__7 ;
  input \b_assign_reg_132_reg[15]_i_2__7 ;
  input \b_assign_reg_132_reg[16]_i_3__7 ;
  input \b_assign_reg_132_reg[17]_i_2__7 ;
  input \b_assign_reg_132_reg[18]_i_2__7 ;
  input \b_assign_reg_132_reg[19]_i_2__7 ;
  input \b_assign_reg_132_reg[20]_i_3__7 ;
  input \b_assign_reg_132_reg[21]_i_2__7 ;
  input \b_assign_reg_132_reg[22]_i_2__7 ;
  input \b_assign_reg_132_reg[23]_i_2__7 ;
  input \b_assign_reg_132_reg[24]_i_3__7 ;
  input \b_assign_reg_132_reg[25]_i_2__7 ;
  input \b_assign_reg_132_reg[26]_i_2__7 ;
  input \b_assign_reg_132_reg[27]_i_2__7 ;
  input \b_assign_reg_132_reg[28]_i_3__7 ;
  input \b_assign_reg_132_reg[29]_i_2__7 ;
  input \b_assign_reg_132_reg[30]_i_2__7 ;
  input \b_assign_reg_132_reg[0]_i_2__8 ;
  input \b_assign_reg_132_reg[1]_i_2__8 ;
  input \b_assign_reg_132_reg[2]_i_2__8 ;
  input \b_assign_reg_132_reg[3]_i_2__8 ;
  input \b_assign_reg_132_reg[4]_i_3__8 ;
  input \b_assign_reg_132_reg[5]_i_2__8 ;
  input \b_assign_reg_132_reg[6]_i_2__8 ;
  input \b_assign_reg_132_reg[7]_i_2__8 ;
  input \b_assign_reg_132_reg[8]_i_3__8 ;
  input \b_assign_reg_132_reg[9]_i_2__8 ;
  input \b_assign_reg_132_reg[10]_i_2__8 ;
  input \b_assign_reg_132_reg[11]_i_2__8 ;
  input \b_assign_reg_132_reg[12]_i_3__8 ;
  input \b_assign_reg_132_reg[13]_i_2__8 ;
  input \b_assign_reg_132_reg[14]_i_2__8 ;
  input \b_assign_reg_132_reg[15]_i_2__8 ;
  input \b_assign_reg_132_reg[16]_i_3__8 ;
  input \b_assign_reg_132_reg[17]_i_2__8 ;
  input \b_assign_reg_132_reg[18]_i_2__8 ;
  input \b_assign_reg_132_reg[19]_i_2__8 ;
  input \b_assign_reg_132_reg[20]_i_3__8 ;
  input \b_assign_reg_132_reg[21]_i_2__8 ;
  input \b_assign_reg_132_reg[22]_i_2__8 ;
  input \b_assign_reg_132_reg[23]_i_2__8 ;
  input \b_assign_reg_132_reg[24]_i_3__8 ;
  input \b_assign_reg_132_reg[25]_i_2__8 ;
  input \b_assign_reg_132_reg[26]_i_2__8 ;
  input \b_assign_reg_132_reg[27]_i_2__8 ;
  input \b_assign_reg_132_reg[28]_i_3__8 ;
  input \b_assign_reg_132_reg[29]_i_2__8 ;
  input \b_assign_reg_132_reg[30]_i_2__8 ;

  wire [5:0]ADDRARDADDR;
  wire [3:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp1_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire aw_hs;
  wire \b_assign_reg_132_reg[0]_i_2 ;
  wire \b_assign_reg_132_reg[0]_i_2__0 ;
  wire \b_assign_reg_132_reg[0]_i_2__1 ;
  wire \b_assign_reg_132_reg[0]_i_2__2 ;
  wire \b_assign_reg_132_reg[0]_i_2__3 ;
  wire \b_assign_reg_132_reg[0]_i_2__4 ;
  wire \b_assign_reg_132_reg[0]_i_2__5 ;
  wire \b_assign_reg_132_reg[0]_i_2__6 ;
  wire \b_assign_reg_132_reg[0]_i_2__7 ;
  wire \b_assign_reg_132_reg[0]_i_2__8 ;
  wire \b_assign_reg_132_reg[10]_i_2 ;
  wire \b_assign_reg_132_reg[10]_i_2__0 ;
  wire \b_assign_reg_132_reg[10]_i_2__1 ;
  wire \b_assign_reg_132_reg[10]_i_2__2 ;
  wire \b_assign_reg_132_reg[10]_i_2__3 ;
  wire \b_assign_reg_132_reg[10]_i_2__4 ;
  wire \b_assign_reg_132_reg[10]_i_2__5 ;
  wire \b_assign_reg_132_reg[10]_i_2__6 ;
  wire \b_assign_reg_132_reg[10]_i_2__7 ;
  wire \b_assign_reg_132_reg[10]_i_2__8 ;
  wire \b_assign_reg_132_reg[11]_i_2 ;
  wire \b_assign_reg_132_reg[11]_i_2__0 ;
  wire \b_assign_reg_132_reg[11]_i_2__1 ;
  wire \b_assign_reg_132_reg[11]_i_2__2 ;
  wire \b_assign_reg_132_reg[11]_i_2__3 ;
  wire \b_assign_reg_132_reg[11]_i_2__4 ;
  wire \b_assign_reg_132_reg[11]_i_2__5 ;
  wire \b_assign_reg_132_reg[11]_i_2__6 ;
  wire \b_assign_reg_132_reg[11]_i_2__7 ;
  wire \b_assign_reg_132_reg[11]_i_2__8 ;
  wire \b_assign_reg_132_reg[12]_i_3 ;
  wire \b_assign_reg_132_reg[12]_i_3__0 ;
  wire \b_assign_reg_132_reg[12]_i_3__1 ;
  wire \b_assign_reg_132_reg[12]_i_3__2 ;
  wire \b_assign_reg_132_reg[12]_i_3__3 ;
  wire \b_assign_reg_132_reg[12]_i_3__4 ;
  wire \b_assign_reg_132_reg[12]_i_3__5 ;
  wire \b_assign_reg_132_reg[12]_i_3__6 ;
  wire \b_assign_reg_132_reg[12]_i_3__7 ;
  wire \b_assign_reg_132_reg[12]_i_3__8 ;
  wire \b_assign_reg_132_reg[13]_i_2 ;
  wire \b_assign_reg_132_reg[13]_i_2__0 ;
  wire \b_assign_reg_132_reg[13]_i_2__1 ;
  wire \b_assign_reg_132_reg[13]_i_2__2 ;
  wire \b_assign_reg_132_reg[13]_i_2__3 ;
  wire \b_assign_reg_132_reg[13]_i_2__4 ;
  wire \b_assign_reg_132_reg[13]_i_2__5 ;
  wire \b_assign_reg_132_reg[13]_i_2__6 ;
  wire \b_assign_reg_132_reg[13]_i_2__7 ;
  wire \b_assign_reg_132_reg[13]_i_2__8 ;
  wire \b_assign_reg_132_reg[14]_i_2 ;
  wire \b_assign_reg_132_reg[14]_i_2__0 ;
  wire \b_assign_reg_132_reg[14]_i_2__1 ;
  wire \b_assign_reg_132_reg[14]_i_2__2 ;
  wire \b_assign_reg_132_reg[14]_i_2__3 ;
  wire \b_assign_reg_132_reg[14]_i_2__4 ;
  wire \b_assign_reg_132_reg[14]_i_2__5 ;
  wire \b_assign_reg_132_reg[14]_i_2__6 ;
  wire \b_assign_reg_132_reg[14]_i_2__7 ;
  wire \b_assign_reg_132_reg[14]_i_2__8 ;
  wire \b_assign_reg_132_reg[15]_i_2 ;
  wire \b_assign_reg_132_reg[15]_i_2__0 ;
  wire \b_assign_reg_132_reg[15]_i_2__1 ;
  wire \b_assign_reg_132_reg[15]_i_2__2 ;
  wire \b_assign_reg_132_reg[15]_i_2__3 ;
  wire \b_assign_reg_132_reg[15]_i_2__4 ;
  wire \b_assign_reg_132_reg[15]_i_2__5 ;
  wire \b_assign_reg_132_reg[15]_i_2__6 ;
  wire \b_assign_reg_132_reg[15]_i_2__7 ;
  wire \b_assign_reg_132_reg[15]_i_2__8 ;
  wire \b_assign_reg_132_reg[16]_i_3 ;
  wire \b_assign_reg_132_reg[16]_i_3__0 ;
  wire \b_assign_reg_132_reg[16]_i_3__1 ;
  wire \b_assign_reg_132_reg[16]_i_3__2 ;
  wire \b_assign_reg_132_reg[16]_i_3__3 ;
  wire \b_assign_reg_132_reg[16]_i_3__4 ;
  wire \b_assign_reg_132_reg[16]_i_3__5 ;
  wire \b_assign_reg_132_reg[16]_i_3__6 ;
  wire \b_assign_reg_132_reg[16]_i_3__7 ;
  wire \b_assign_reg_132_reg[16]_i_3__8 ;
  wire \b_assign_reg_132_reg[17]_i_2 ;
  wire \b_assign_reg_132_reg[17]_i_2__0 ;
  wire \b_assign_reg_132_reg[17]_i_2__1 ;
  wire \b_assign_reg_132_reg[17]_i_2__2 ;
  wire \b_assign_reg_132_reg[17]_i_2__3 ;
  wire \b_assign_reg_132_reg[17]_i_2__4 ;
  wire \b_assign_reg_132_reg[17]_i_2__5 ;
  wire \b_assign_reg_132_reg[17]_i_2__6 ;
  wire \b_assign_reg_132_reg[17]_i_2__7 ;
  wire \b_assign_reg_132_reg[17]_i_2__8 ;
  wire \b_assign_reg_132_reg[18]_i_2 ;
  wire \b_assign_reg_132_reg[18]_i_2__0 ;
  wire \b_assign_reg_132_reg[18]_i_2__1 ;
  wire \b_assign_reg_132_reg[18]_i_2__2 ;
  wire \b_assign_reg_132_reg[18]_i_2__3 ;
  wire \b_assign_reg_132_reg[18]_i_2__4 ;
  wire \b_assign_reg_132_reg[18]_i_2__5 ;
  wire \b_assign_reg_132_reg[18]_i_2__6 ;
  wire \b_assign_reg_132_reg[18]_i_2__7 ;
  wire \b_assign_reg_132_reg[18]_i_2__8 ;
  wire \b_assign_reg_132_reg[19]_i_2 ;
  wire \b_assign_reg_132_reg[19]_i_2__0 ;
  wire \b_assign_reg_132_reg[19]_i_2__1 ;
  wire \b_assign_reg_132_reg[19]_i_2__2 ;
  wire \b_assign_reg_132_reg[19]_i_2__3 ;
  wire \b_assign_reg_132_reg[19]_i_2__4 ;
  wire \b_assign_reg_132_reg[19]_i_2__5 ;
  wire \b_assign_reg_132_reg[19]_i_2__6 ;
  wire \b_assign_reg_132_reg[19]_i_2__7 ;
  wire \b_assign_reg_132_reg[19]_i_2__8 ;
  wire \b_assign_reg_132_reg[1]_i_2 ;
  wire \b_assign_reg_132_reg[1]_i_2__0 ;
  wire \b_assign_reg_132_reg[1]_i_2__1 ;
  wire \b_assign_reg_132_reg[1]_i_2__2 ;
  wire \b_assign_reg_132_reg[1]_i_2__3 ;
  wire \b_assign_reg_132_reg[1]_i_2__4 ;
  wire \b_assign_reg_132_reg[1]_i_2__5 ;
  wire \b_assign_reg_132_reg[1]_i_2__6 ;
  wire \b_assign_reg_132_reg[1]_i_2__7 ;
  wire \b_assign_reg_132_reg[1]_i_2__8 ;
  wire \b_assign_reg_132_reg[20]_i_3 ;
  wire \b_assign_reg_132_reg[20]_i_3__0 ;
  wire \b_assign_reg_132_reg[20]_i_3__1 ;
  wire \b_assign_reg_132_reg[20]_i_3__2 ;
  wire \b_assign_reg_132_reg[20]_i_3__3 ;
  wire \b_assign_reg_132_reg[20]_i_3__4 ;
  wire \b_assign_reg_132_reg[20]_i_3__5 ;
  wire \b_assign_reg_132_reg[20]_i_3__6 ;
  wire \b_assign_reg_132_reg[20]_i_3__7 ;
  wire \b_assign_reg_132_reg[20]_i_3__8 ;
  wire \b_assign_reg_132_reg[21]_i_2 ;
  wire \b_assign_reg_132_reg[21]_i_2__0 ;
  wire \b_assign_reg_132_reg[21]_i_2__1 ;
  wire \b_assign_reg_132_reg[21]_i_2__2 ;
  wire \b_assign_reg_132_reg[21]_i_2__3 ;
  wire \b_assign_reg_132_reg[21]_i_2__4 ;
  wire \b_assign_reg_132_reg[21]_i_2__5 ;
  wire \b_assign_reg_132_reg[21]_i_2__6 ;
  wire \b_assign_reg_132_reg[21]_i_2__7 ;
  wire \b_assign_reg_132_reg[21]_i_2__8 ;
  wire \b_assign_reg_132_reg[22]_i_2 ;
  wire \b_assign_reg_132_reg[22]_i_2__0 ;
  wire \b_assign_reg_132_reg[22]_i_2__1 ;
  wire \b_assign_reg_132_reg[22]_i_2__2 ;
  wire \b_assign_reg_132_reg[22]_i_2__3 ;
  wire \b_assign_reg_132_reg[22]_i_2__4 ;
  wire \b_assign_reg_132_reg[22]_i_2__5 ;
  wire \b_assign_reg_132_reg[22]_i_2__6 ;
  wire \b_assign_reg_132_reg[22]_i_2__7 ;
  wire \b_assign_reg_132_reg[22]_i_2__8 ;
  wire \b_assign_reg_132_reg[23]_i_2 ;
  wire \b_assign_reg_132_reg[23]_i_2__0 ;
  wire \b_assign_reg_132_reg[23]_i_2__1 ;
  wire \b_assign_reg_132_reg[23]_i_2__2 ;
  wire \b_assign_reg_132_reg[23]_i_2__3 ;
  wire \b_assign_reg_132_reg[23]_i_2__4 ;
  wire \b_assign_reg_132_reg[23]_i_2__5 ;
  wire \b_assign_reg_132_reg[23]_i_2__6 ;
  wire \b_assign_reg_132_reg[23]_i_2__7 ;
  wire \b_assign_reg_132_reg[23]_i_2__8 ;
  wire \b_assign_reg_132_reg[24]_i_3 ;
  wire \b_assign_reg_132_reg[24]_i_3__0 ;
  wire \b_assign_reg_132_reg[24]_i_3__1 ;
  wire \b_assign_reg_132_reg[24]_i_3__2 ;
  wire \b_assign_reg_132_reg[24]_i_3__3 ;
  wire \b_assign_reg_132_reg[24]_i_3__4 ;
  wire \b_assign_reg_132_reg[24]_i_3__5 ;
  wire \b_assign_reg_132_reg[24]_i_3__6 ;
  wire \b_assign_reg_132_reg[24]_i_3__7 ;
  wire \b_assign_reg_132_reg[24]_i_3__8 ;
  wire \b_assign_reg_132_reg[25]_i_2 ;
  wire \b_assign_reg_132_reg[25]_i_2__0 ;
  wire \b_assign_reg_132_reg[25]_i_2__1 ;
  wire \b_assign_reg_132_reg[25]_i_2__2 ;
  wire \b_assign_reg_132_reg[25]_i_2__3 ;
  wire \b_assign_reg_132_reg[25]_i_2__4 ;
  wire \b_assign_reg_132_reg[25]_i_2__5 ;
  wire \b_assign_reg_132_reg[25]_i_2__6 ;
  wire \b_assign_reg_132_reg[25]_i_2__7 ;
  wire \b_assign_reg_132_reg[25]_i_2__8 ;
  wire \b_assign_reg_132_reg[26]_i_2 ;
  wire \b_assign_reg_132_reg[26]_i_2__0 ;
  wire \b_assign_reg_132_reg[26]_i_2__1 ;
  wire \b_assign_reg_132_reg[26]_i_2__2 ;
  wire \b_assign_reg_132_reg[26]_i_2__3 ;
  wire \b_assign_reg_132_reg[26]_i_2__4 ;
  wire \b_assign_reg_132_reg[26]_i_2__5 ;
  wire \b_assign_reg_132_reg[26]_i_2__6 ;
  wire \b_assign_reg_132_reg[26]_i_2__7 ;
  wire \b_assign_reg_132_reg[26]_i_2__8 ;
  wire \b_assign_reg_132_reg[27]_i_2 ;
  wire \b_assign_reg_132_reg[27]_i_2__0 ;
  wire \b_assign_reg_132_reg[27]_i_2__1 ;
  wire \b_assign_reg_132_reg[27]_i_2__2 ;
  wire \b_assign_reg_132_reg[27]_i_2__3 ;
  wire \b_assign_reg_132_reg[27]_i_2__4 ;
  wire \b_assign_reg_132_reg[27]_i_2__5 ;
  wire \b_assign_reg_132_reg[27]_i_2__6 ;
  wire \b_assign_reg_132_reg[27]_i_2__7 ;
  wire \b_assign_reg_132_reg[27]_i_2__8 ;
  wire \b_assign_reg_132_reg[28]_i_3 ;
  wire \b_assign_reg_132_reg[28]_i_3__0 ;
  wire \b_assign_reg_132_reg[28]_i_3__1 ;
  wire \b_assign_reg_132_reg[28]_i_3__2 ;
  wire \b_assign_reg_132_reg[28]_i_3__3 ;
  wire \b_assign_reg_132_reg[28]_i_3__4 ;
  wire \b_assign_reg_132_reg[28]_i_3__5 ;
  wire \b_assign_reg_132_reg[28]_i_3__6 ;
  wire \b_assign_reg_132_reg[28]_i_3__7 ;
  wire \b_assign_reg_132_reg[28]_i_3__8 ;
  wire \b_assign_reg_132_reg[29]_i_2 ;
  wire \b_assign_reg_132_reg[29]_i_2__0 ;
  wire \b_assign_reg_132_reg[29]_i_2__1 ;
  wire \b_assign_reg_132_reg[29]_i_2__2 ;
  wire \b_assign_reg_132_reg[29]_i_2__3 ;
  wire \b_assign_reg_132_reg[29]_i_2__4 ;
  wire \b_assign_reg_132_reg[29]_i_2__5 ;
  wire \b_assign_reg_132_reg[29]_i_2__6 ;
  wire \b_assign_reg_132_reg[29]_i_2__7 ;
  wire \b_assign_reg_132_reg[29]_i_2__8 ;
  wire \b_assign_reg_132_reg[2]_i_2 ;
  wire \b_assign_reg_132_reg[2]_i_2__0 ;
  wire \b_assign_reg_132_reg[2]_i_2__1 ;
  wire \b_assign_reg_132_reg[2]_i_2__2 ;
  wire \b_assign_reg_132_reg[2]_i_2__3 ;
  wire \b_assign_reg_132_reg[2]_i_2__4 ;
  wire \b_assign_reg_132_reg[2]_i_2__5 ;
  wire \b_assign_reg_132_reg[2]_i_2__6 ;
  wire \b_assign_reg_132_reg[2]_i_2__7 ;
  wire \b_assign_reg_132_reg[2]_i_2__8 ;
  wire \b_assign_reg_132_reg[30]_i_2 ;
  wire \b_assign_reg_132_reg[30]_i_2__0 ;
  wire \b_assign_reg_132_reg[30]_i_2__1 ;
  wire \b_assign_reg_132_reg[30]_i_2__2 ;
  wire \b_assign_reg_132_reg[30]_i_2__3 ;
  wire \b_assign_reg_132_reg[30]_i_2__4 ;
  wire \b_assign_reg_132_reg[30]_i_2__5 ;
  wire \b_assign_reg_132_reg[30]_i_2__6 ;
  wire \b_assign_reg_132_reg[30]_i_2__7 ;
  wire \b_assign_reg_132_reg[30]_i_2__8 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire [31:0]\b_assign_reg_132_reg[31]_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_1 ;
  wire [31:0]\b_assign_reg_132_reg[31]_2 ;
  wire [31:0]\b_assign_reg_132_reg[31]_3 ;
  wire [31:0]\b_assign_reg_132_reg[31]_4 ;
  wire [31:0]\b_assign_reg_132_reg[31]_5 ;
  wire [31:0]\b_assign_reg_132_reg[31]_6 ;
  wire [31:0]\b_assign_reg_132_reg[31]_7 ;
  wire [31:0]\b_assign_reg_132_reg[31]_8 ;
  wire \b_assign_reg_132_reg[31]_i_2 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__0 ;
  wire \b_assign_reg_132_reg[31]_i_2__0_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__1 ;
  wire \b_assign_reg_132_reg[31]_i_2__1_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__2 ;
  wire \b_assign_reg_132_reg[31]_i_2__2_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__3 ;
  wire \b_assign_reg_132_reg[31]_i_2__3_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__4 ;
  wire \b_assign_reg_132_reg[31]_i_2__4_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__5 ;
  wire \b_assign_reg_132_reg[31]_i_2__5_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__6 ;
  wire \b_assign_reg_132_reg[31]_i_2__6_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__7 ;
  wire \b_assign_reg_132_reg[31]_i_2__7_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_i_2__8 ;
  wire \b_assign_reg_132_reg[31]_i_2__8_0 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[3]_i_2 ;
  wire \b_assign_reg_132_reg[3]_i_2__0 ;
  wire \b_assign_reg_132_reg[3]_i_2__1 ;
  wire \b_assign_reg_132_reg[3]_i_2__2 ;
  wire \b_assign_reg_132_reg[3]_i_2__3 ;
  wire \b_assign_reg_132_reg[3]_i_2__4 ;
  wire \b_assign_reg_132_reg[3]_i_2__5 ;
  wire \b_assign_reg_132_reg[3]_i_2__6 ;
  wire \b_assign_reg_132_reg[3]_i_2__7 ;
  wire \b_assign_reg_132_reg[3]_i_2__8 ;
  wire \b_assign_reg_132_reg[4]_i_3 ;
  wire \b_assign_reg_132_reg[4]_i_3__0 ;
  wire \b_assign_reg_132_reg[4]_i_3__1 ;
  wire \b_assign_reg_132_reg[4]_i_3__2 ;
  wire \b_assign_reg_132_reg[4]_i_3__3 ;
  wire \b_assign_reg_132_reg[4]_i_3__4 ;
  wire \b_assign_reg_132_reg[4]_i_3__5 ;
  wire \b_assign_reg_132_reg[4]_i_3__6 ;
  wire \b_assign_reg_132_reg[4]_i_3__7 ;
  wire \b_assign_reg_132_reg[4]_i_3__8 ;
  wire \b_assign_reg_132_reg[5]_i_2 ;
  wire \b_assign_reg_132_reg[5]_i_2__0 ;
  wire \b_assign_reg_132_reg[5]_i_2__1 ;
  wire \b_assign_reg_132_reg[5]_i_2__2 ;
  wire \b_assign_reg_132_reg[5]_i_2__3 ;
  wire \b_assign_reg_132_reg[5]_i_2__4 ;
  wire \b_assign_reg_132_reg[5]_i_2__5 ;
  wire \b_assign_reg_132_reg[5]_i_2__6 ;
  wire \b_assign_reg_132_reg[5]_i_2__7 ;
  wire \b_assign_reg_132_reg[5]_i_2__8 ;
  wire \b_assign_reg_132_reg[6]_i_2 ;
  wire \b_assign_reg_132_reg[6]_i_2__0 ;
  wire \b_assign_reg_132_reg[6]_i_2__1 ;
  wire \b_assign_reg_132_reg[6]_i_2__2 ;
  wire \b_assign_reg_132_reg[6]_i_2__3 ;
  wire \b_assign_reg_132_reg[6]_i_2__4 ;
  wire \b_assign_reg_132_reg[6]_i_2__5 ;
  wire \b_assign_reg_132_reg[6]_i_2__6 ;
  wire \b_assign_reg_132_reg[6]_i_2__7 ;
  wire \b_assign_reg_132_reg[6]_i_2__8 ;
  wire \b_assign_reg_132_reg[7]_i_2 ;
  wire \b_assign_reg_132_reg[7]_i_2__0 ;
  wire \b_assign_reg_132_reg[7]_i_2__1 ;
  wire \b_assign_reg_132_reg[7]_i_2__2 ;
  wire \b_assign_reg_132_reg[7]_i_2__3 ;
  wire \b_assign_reg_132_reg[7]_i_2__4 ;
  wire \b_assign_reg_132_reg[7]_i_2__5 ;
  wire \b_assign_reg_132_reg[7]_i_2__6 ;
  wire \b_assign_reg_132_reg[7]_i_2__7 ;
  wire \b_assign_reg_132_reg[7]_i_2__8 ;
  wire \b_assign_reg_132_reg[8]_i_3 ;
  wire \b_assign_reg_132_reg[8]_i_3__0 ;
  wire \b_assign_reg_132_reg[8]_i_3__1 ;
  wire \b_assign_reg_132_reg[8]_i_3__2 ;
  wire \b_assign_reg_132_reg[8]_i_3__3 ;
  wire \b_assign_reg_132_reg[8]_i_3__4 ;
  wire \b_assign_reg_132_reg[8]_i_3__5 ;
  wire \b_assign_reg_132_reg[8]_i_3__6 ;
  wire \b_assign_reg_132_reg[8]_i_3__7 ;
  wire \b_assign_reg_132_reg[8]_i_3__8 ;
  wire \b_assign_reg_132_reg[9]_i_2 ;
  wire \b_assign_reg_132_reg[9]_i_2__0 ;
  wire \b_assign_reg_132_reg[9]_i_2__1 ;
  wire \b_assign_reg_132_reg[9]_i_2__2 ;
  wire \b_assign_reg_132_reg[9]_i_2__3 ;
  wire \b_assign_reg_132_reg[9]_i_2__4 ;
  wire \b_assign_reg_132_reg[9]_i_2__5 ;
  wire \b_assign_reg_132_reg[9]_i_2__6 ;
  wire \b_assign_reg_132_reg[9]_i_2__7 ;
  wire \b_assign_reg_132_reg[9]_i_2__8 ;
  wire [0:0]ctrl;
  wire ctrl_read_reg_1673;
  wire \ctrl_read_reg_1673_reg[0] ;
  wire \exitcond2_reg_1736_reg[0] ;
  wire [3:0]\i1_reg_601_reg[3] ;
  wire \i_reg_480_reg[3] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_done_i_3_n_3;
  wire int_ap_done_i_4_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_auto_restart_reg_n_3;
  wire [3:0]int_bias_address1;
  wire int_bias_n_100;
  wire int_bias_n_101;
  wire int_bias_n_102;
  wire int_bias_n_103;
  wire int_bias_n_104;
  wire int_bias_n_105;
  wire int_bias_n_106;
  wire int_bias_n_76;
  wire int_bias_n_77;
  wire int_bias_n_78;
  wire int_bias_n_79;
  wire int_bias_n_80;
  wire int_bias_n_81;
  wire int_bias_n_82;
  wire int_bias_n_83;
  wire int_bias_n_84;
  wire int_bias_n_85;
  wire int_bias_n_86;
  wire int_bias_n_87;
  wire int_bias_n_88;
  wire int_bias_n_89;
  wire int_bias_n_90;
  wire int_bias_n_91;
  wire int_bias_n_92;
  wire int_bias_n_93;
  wire int_bias_n_94;
  wire int_bias_n_95;
  wire int_bias_n_96;
  wire int_bias_n_97;
  wire int_bias_n_98;
  wire int_bias_n_99;
  wire [0:0]int_bias_q1;
  wire int_bias_read;
  wire int_bias_read0;
  wire int_bias_read_i_2_n_3;
  wire int_bias_write0;
  wire int_bias_write_i_1_n_3;
  wire int_bias_write_reg_n_3;
  wire \int_ctrl[0]_i_1_n_3 ;
  wire \int_ctrl[10]_i_1_n_3 ;
  wire \int_ctrl[11]_i_1_n_3 ;
  wire \int_ctrl[12]_i_1_n_3 ;
  wire \int_ctrl[13]_i_1_n_3 ;
  wire \int_ctrl[14]_i_1_n_3 ;
  wire \int_ctrl[15]_i_1_n_3 ;
  wire \int_ctrl[16]_i_1_n_3 ;
  wire \int_ctrl[17]_i_1_n_3 ;
  wire \int_ctrl[18]_i_1_n_3 ;
  wire \int_ctrl[19]_i_1_n_3 ;
  wire \int_ctrl[1]_i_1_n_3 ;
  wire \int_ctrl[20]_i_1_n_3 ;
  wire \int_ctrl[21]_i_1_n_3 ;
  wire \int_ctrl[22]_i_1_n_3 ;
  wire \int_ctrl[23]_i_1_n_3 ;
  wire \int_ctrl[24]_i_1_n_3 ;
  wire \int_ctrl[25]_i_1_n_3 ;
  wire \int_ctrl[26]_i_1_n_3 ;
  wire \int_ctrl[27]_i_1_n_3 ;
  wire \int_ctrl[28]_i_1_n_3 ;
  wire \int_ctrl[29]_i_1_n_3 ;
  wire \int_ctrl[2]_i_1_n_3 ;
  wire \int_ctrl[30]_i_1_n_3 ;
  wire \int_ctrl[31]_i_1_n_3 ;
  wire \int_ctrl[31]_i_2_n_3 ;
  wire \int_ctrl[31]_i_3_n_3 ;
  wire \int_ctrl[31]_i_4_n_3 ;
  wire \int_ctrl[31]_i_5_n_3 ;
  wire \int_ctrl[3]_i_1_n_3 ;
  wire \int_ctrl[4]_i_1_n_3 ;
  wire \int_ctrl[5]_i_1_n_3 ;
  wire \int_ctrl[6]_i_1_n_3 ;
  wire \int_ctrl[7]_i_1_n_3 ;
  wire \int_ctrl[8]_i_1_n_3 ;
  wire \int_ctrl[9]_i_1_n_3 ;
  wire \int_ctrl_reg_n_3_[10] ;
  wire \int_ctrl_reg_n_3_[11] ;
  wire \int_ctrl_reg_n_3_[12] ;
  wire \int_ctrl_reg_n_3_[13] ;
  wire \int_ctrl_reg_n_3_[14] ;
  wire \int_ctrl_reg_n_3_[15] ;
  wire \int_ctrl_reg_n_3_[16] ;
  wire \int_ctrl_reg_n_3_[17] ;
  wire \int_ctrl_reg_n_3_[18] ;
  wire \int_ctrl_reg_n_3_[19] ;
  wire \int_ctrl_reg_n_3_[1] ;
  wire \int_ctrl_reg_n_3_[20] ;
  wire \int_ctrl_reg_n_3_[21] ;
  wire \int_ctrl_reg_n_3_[22] ;
  wire \int_ctrl_reg_n_3_[23] ;
  wire \int_ctrl_reg_n_3_[24] ;
  wire \int_ctrl_reg_n_3_[25] ;
  wire \int_ctrl_reg_n_3_[26] ;
  wire \int_ctrl_reg_n_3_[27] ;
  wire \int_ctrl_reg_n_3_[28] ;
  wire \int_ctrl_reg_n_3_[29] ;
  wire \int_ctrl_reg_n_3_[2] ;
  wire \int_ctrl_reg_n_3_[30] ;
  wire \int_ctrl_reg_n_3_[31] ;
  wire \int_ctrl_reg_n_3_[3] ;
  wire \int_ctrl_reg_n_3_[4] ;
  wire \int_ctrl_reg_n_3_[5] ;
  wire \int_ctrl_reg_n_3_[6] ;
  wire \int_ctrl_reg_n_3_[7] ;
  wire \int_ctrl_reg_n_3_[8] ;
  wire \int_ctrl_reg_n_3_[9] ;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier[1]_i_3_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [5:4]int_weight_0_address1;
  wire int_weight_0_n_100;
  wire int_weight_0_n_101;
  wire int_weight_0_n_105;
  wire int_weight_0_n_106;
  wire int_weight_0_n_107;
  wire int_weight_0_n_108;
  wire int_weight_0_n_109;
  wire int_weight_0_n_110;
  wire int_weight_0_n_111;
  wire int_weight_0_n_112;
  wire int_weight_0_n_113;
  wire int_weight_0_n_114;
  wire int_weight_0_n_115;
  wire int_weight_0_n_116;
  wire int_weight_0_n_117;
  wire int_weight_0_n_118;
  wire int_weight_0_n_119;
  wire int_weight_0_n_120;
  wire int_weight_0_n_121;
  wire int_weight_0_n_122;
  wire int_weight_0_n_123;
  wire int_weight_0_n_124;
  wire int_weight_0_n_125;
  wire int_weight_0_n_126;
  wire int_weight_0_n_127;
  wire int_weight_0_n_128;
  wire int_weight_0_n_129;
  wire int_weight_0_n_130;
  wire int_weight_0_n_131;
  wire int_weight_0_read;
  wire int_weight_0_read0;
  wire int_weight_0_write_i_1_n_3;
  wire int_weight_0_write_reg_n_3;
  wire int_weight_1_n_100;
  wire int_weight_1_n_101;
  wire int_weight_1_n_102;
  wire int_weight_1_n_103;
  wire int_weight_1_n_104;
  wire int_weight_1_read;
  wire int_weight_1_read0;
  wire int_weight_1_write_i_1_n_3;
  wire int_weight_1_write_reg_n_3;
  wire int_weight_2_n_100;
  wire int_weight_2_n_101;
  wire int_weight_2_n_102;
  wire int_weight_2_n_103;
  wire int_weight_2_n_104;
  wire int_weight_2_n_105;
  wire int_weight_2_n_106;
  wire int_weight_2_n_107;
  wire int_weight_2_n_108;
  wire int_weight_2_n_109;
  wire int_weight_2_n_110;
  wire int_weight_2_n_111;
  wire int_weight_2_n_112;
  wire int_weight_2_n_113;
  wire int_weight_2_n_114;
  wire int_weight_2_n_115;
  wire int_weight_2_n_116;
  wire int_weight_2_n_117;
  wire int_weight_2_n_118;
  wire int_weight_2_n_119;
  wire int_weight_2_n_120;
  wire int_weight_2_n_121;
  wire int_weight_2_n_122;
  wire int_weight_2_n_123;
  wire int_weight_2_n_124;
  wire int_weight_2_n_125;
  wire int_weight_2_n_126;
  wire int_weight_2_n_127;
  wire int_weight_2_n_128;
  wire int_weight_2_read;
  wire int_weight_2_read0;
  wire int_weight_2_write_i_1_n_3;
  wire int_weight_2_write_reg_n_3;
  wire int_weight_3_n_100;
  wire int_weight_3_n_101;
  wire int_weight_3_n_102;
  wire int_weight_3_n_103;
  wire int_weight_3_n_104;
  wire int_weight_3_n_105;
  wire int_weight_3_n_106;
  wire int_weight_3_n_107;
  wire int_weight_3_n_108;
  wire int_weight_3_n_109;
  wire int_weight_3_n_110;
  wire int_weight_3_n_111;
  wire int_weight_3_n_112;
  wire int_weight_3_n_113;
  wire int_weight_3_n_114;
  wire int_weight_3_n_115;
  wire int_weight_3_n_116;
  wire int_weight_3_n_117;
  wire int_weight_3_n_118;
  wire int_weight_3_n_119;
  wire int_weight_3_n_120;
  wire int_weight_3_n_121;
  wire int_weight_3_n_122;
  wire int_weight_3_n_123;
  wire int_weight_3_n_124;
  wire int_weight_3_n_125;
  wire int_weight_3_n_126;
  wire int_weight_3_n_127;
  wire int_weight_3_n_128;
  wire int_weight_3_n_129;
  wire int_weight_3_n_130;
  wire int_weight_3_read;
  wire int_weight_3_read0;
  wire int_weight_3_write_i_1_n_3;
  wire int_weight_3_write_reg_n_3;
  wire int_weight_4_n_101;
  wire int_weight_4_n_102;
  wire int_weight_4_n_103;
  wire int_weight_4_read;
  wire int_weight_4_read0;
  wire int_weight_4_write_i_1_n_3;
  wire int_weight_4_write_reg_n_3;
  wire int_weight_5_n_128;
  wire int_weight_5_read;
  wire int_weight_5_read0;
  wire int_weight_5_write_i_1_n_3;
  wire int_weight_5_write_i_2_n_3;
  wire int_weight_5_write_reg_n_3;
  wire int_weight_6_n_100;
  wire int_weight_6_n_101;
  wire int_weight_6_n_102;
  wire int_weight_6_n_103;
  wire int_weight_6_n_104;
  wire int_weight_6_n_105;
  wire int_weight_6_n_106;
  wire int_weight_6_n_107;
  wire int_weight_6_n_108;
  wire int_weight_6_n_109;
  wire int_weight_6_n_110;
  wire int_weight_6_n_111;
  wire int_weight_6_n_112;
  wire int_weight_6_n_113;
  wire int_weight_6_n_114;
  wire int_weight_6_n_115;
  wire int_weight_6_n_116;
  wire int_weight_6_n_117;
  wire int_weight_6_n_118;
  wire int_weight_6_n_119;
  wire int_weight_6_n_120;
  wire int_weight_6_n_121;
  wire int_weight_6_n_122;
  wire int_weight_6_n_123;
  wire int_weight_6_n_124;
  wire int_weight_6_n_125;
  wire int_weight_6_n_126;
  wire int_weight_6_n_127;
  wire int_weight_6_n_128;
  wire int_weight_6_n_129;
  wire int_weight_6_n_130;
  wire int_weight_6_read;
  wire int_weight_6_read0;
  wire int_weight_6_write_i_1_n_3;
  wire int_weight_6_write_i_2_n_3;
  wire int_weight_6_write_reg_n_3;
  wire int_weight_7_n_100;
  wire int_weight_7_n_101;
  wire int_weight_7_n_102;
  wire int_weight_7_n_103;
  wire int_weight_7_n_104;
  wire int_weight_7_n_105;
  wire int_weight_7_n_106;
  wire int_weight_7_n_107;
  wire int_weight_7_n_108;
  wire int_weight_7_n_109;
  wire int_weight_7_n_110;
  wire int_weight_7_n_111;
  wire int_weight_7_n_112;
  wire int_weight_7_n_113;
  wire int_weight_7_n_114;
  wire int_weight_7_n_115;
  wire int_weight_7_n_116;
  wire int_weight_7_n_117;
  wire int_weight_7_n_118;
  wire int_weight_7_n_119;
  wire int_weight_7_n_120;
  wire int_weight_7_n_121;
  wire int_weight_7_n_122;
  wire int_weight_7_n_123;
  wire int_weight_7_n_124;
  wire int_weight_7_n_125;
  wire int_weight_7_n_126;
  wire int_weight_7_n_127;
  wire int_weight_7_n_128;
  wire int_weight_7_n_129;
  wire int_weight_7_n_130;
  wire int_weight_7_n_131;
  wire int_weight_7_read;
  wire int_weight_7_read0;
  wire int_weight_7_write_i_1_n_3;
  wire int_weight_7_write_reg_n_3;
  wire int_weight_8_n_100;
  wire int_weight_8_n_101;
  wire int_weight_8_n_102;
  wire int_weight_8_n_103;
  wire int_weight_8_n_104;
  wire int_weight_8_n_105;
  wire int_weight_8_n_106;
  wire int_weight_8_n_107;
  wire int_weight_8_n_108;
  wire int_weight_8_n_109;
  wire int_weight_8_n_110;
  wire int_weight_8_n_111;
  wire int_weight_8_n_112;
  wire int_weight_8_n_113;
  wire int_weight_8_n_114;
  wire int_weight_8_n_115;
  wire int_weight_8_n_116;
  wire int_weight_8_n_117;
  wire int_weight_8_n_118;
  wire int_weight_8_n_119;
  wire int_weight_8_n_120;
  wire int_weight_8_n_121;
  wire int_weight_8_n_122;
  wire int_weight_8_n_123;
  wire int_weight_8_n_124;
  wire int_weight_8_n_125;
  wire int_weight_8_n_126;
  wire int_weight_8_n_127;
  wire int_weight_8_n_128;
  wire int_weight_8_n_129;
  wire int_weight_8_n_130;
  wire int_weight_8_n_131;
  wire int_weight_8_read;
  wire int_weight_8_read0;
  wire int_weight_8_write_i_1_n_3;
  wire int_weight_8_write_i_2_n_3;
  wire int_weight_8_write_reg_n_3;
  wire int_weight_9_n_105;
  wire int_weight_9_n_106;
  wire int_weight_9_n_107;
  wire int_weight_9_n_108;
  wire int_weight_9_n_109;
  wire int_weight_9_n_110;
  wire int_weight_9_n_111;
  wire int_weight_9_n_112;
  wire int_weight_9_n_113;
  wire int_weight_9_n_114;
  wire int_weight_9_n_115;
  wire int_weight_9_n_116;
  wire int_weight_9_n_117;
  wire int_weight_9_n_118;
  wire int_weight_9_n_119;
  wire int_weight_9_n_120;
  wire int_weight_9_n_121;
  wire int_weight_9_n_122;
  wire int_weight_9_n_123;
  wire int_weight_9_n_124;
  wire int_weight_9_n_125;
  wire int_weight_9_n_126;
  wire int_weight_9_n_127;
  wire int_weight_9_n_128;
  wire int_weight_9_n_129;
  wire int_weight_9_n_130;
  wire int_weight_9_n_131;
  wire int_weight_9_n_132;
  wire int_weight_9_n_133;
  wire [7:2]int_weight_9_q1;
  wire int_weight_9_read;
  wire int_weight_9_read0;
  wire int_weight_9_read_i_2_n_3;
  wire int_weight_9_write_i_1_n_3;
  wire int_weight_9_write_i_2_n_3;
  wire int_weight_9_write_reg_n_3;
  wire interrupt;
  wire [0:0]\outStream_V_data_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_dest_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_id_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_keep_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_last_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_strb_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_user_V_1_state_reg[1] ;
  wire [5:0]p_0_in;
  wire [31:0]p_0_in__0;
  wire p_1_in;
  wire \rdata[0]_i_14_n_3 ;
  wire \rdata[0]_i_15_n_3 ;
  wire \rdata[0]_i_20_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_14_n_3 ;
  wire \rdata[1]_i_22_n_3 ;
  wire \rdata[2]_i_12_n_3 ;
  wire \rdata[31]_i_11_n_3 ;
  wire \rdata[31]_i_16_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_22_n_3 ;
  wire \rdata[31]_i_23_n_3 ;
  wire \rdata[31]_i_26_n_3 ;
  wire \rdata[31]_i_39_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_40_n_3 ;
  wire \rdata[31]_i_9_n_3 ;
  wire \rdata[3]_i_12_n_3 ;
  wire \rdata[7]_i_12_n_3 ;
  wire \rdata[7]_i_16_n_3 ;
  wire \rdata[7]_i_20_n_3 ;
  wire \rdata[7]_i_24_n_3 ;
  wire \rdata[7]_i_30_n_3 ;
  wire \rdata[7]_i_8_n_3 ;
  wire \rdata_reg[0]_i_10 ;
  wire \rdata_reg[0]_i_10_0 ;
  wire \rdata_reg[0]_i_16 ;
  wire \rdata_reg[0]_i_18 ;
  wire \rdata_reg[0]_i_21 ;
  wire \rdata_reg[0]_i_22 ;
  wire \rdata_reg[0]_i_22_0 ;
  wire \rdata_reg[0]_i_24 ;
  wire \rdata_reg[0]_i_26 ;
  wire \rdata_reg[0]_i_27 ;
  wire \rdata_reg[0]_i_28 ;
  wire \rdata_reg[0]_i_29 ;
  wire \rdata_reg[0]_i_30 ;
  wire \rdata_reg[0]_i_32 ;
  wire \rdata_reg[0]_i_9 ;
  wire \rdata_reg[10]_i_11 ;
  wire \rdata_reg[10]_i_13 ;
  wire \rdata_reg[10]_i_14 ;
  wire \rdata_reg[10]_i_15 ;
  wire \rdata_reg[10]_i_18 ;
  wire \rdata_reg[10]_i_19 ;
  wire \rdata_reg[10]_i_20 ;
  wire \rdata_reg[10]_i_21 ;
  wire \rdata_reg[10]_i_22 ;
  wire \rdata_reg[10]_i_23 ;
  wire \rdata_reg[10]_i_8 ;
  wire \rdata_reg[11]_i_11 ;
  wire \rdata_reg[11]_i_13 ;
  wire \rdata_reg[11]_i_14 ;
  wire \rdata_reg[11]_i_15 ;
  wire \rdata_reg[11]_i_18 ;
  wire \rdata_reg[11]_i_19 ;
  wire \rdata_reg[11]_i_20 ;
  wire \rdata_reg[11]_i_21 ;
  wire \rdata_reg[11]_i_22 ;
  wire \rdata_reg[11]_i_23 ;
  wire \rdata_reg[11]_i_8 ;
  wire \rdata_reg[12]_i_11 ;
  wire \rdata_reg[12]_i_13 ;
  wire \rdata_reg[12]_i_14 ;
  wire \rdata_reg[12]_i_15 ;
  wire \rdata_reg[12]_i_18 ;
  wire \rdata_reg[12]_i_19 ;
  wire \rdata_reg[12]_i_20 ;
  wire \rdata_reg[12]_i_21 ;
  wire \rdata_reg[12]_i_22 ;
  wire \rdata_reg[12]_i_23 ;
  wire \rdata_reg[12]_i_8 ;
  wire \rdata_reg[13]_i_11 ;
  wire \rdata_reg[13]_i_13 ;
  wire \rdata_reg[13]_i_14 ;
  wire \rdata_reg[13]_i_15 ;
  wire \rdata_reg[13]_i_18 ;
  wire \rdata_reg[13]_i_19 ;
  wire \rdata_reg[13]_i_20 ;
  wire \rdata_reg[13]_i_21 ;
  wire \rdata_reg[13]_i_22 ;
  wire \rdata_reg[13]_i_23 ;
  wire \rdata_reg[13]_i_8 ;
  wire \rdata_reg[14]_i_11 ;
  wire \rdata_reg[14]_i_13 ;
  wire \rdata_reg[14]_i_14 ;
  wire \rdata_reg[14]_i_15 ;
  wire \rdata_reg[14]_i_18 ;
  wire \rdata_reg[14]_i_19 ;
  wire \rdata_reg[14]_i_20 ;
  wire \rdata_reg[14]_i_21 ;
  wire \rdata_reg[14]_i_22 ;
  wire \rdata_reg[14]_i_23 ;
  wire \rdata_reg[14]_i_8 ;
  wire \rdata_reg[15]_i_11 ;
  wire \rdata_reg[15]_i_13 ;
  wire \rdata_reg[15]_i_14 ;
  wire \rdata_reg[15]_i_15 ;
  wire \rdata_reg[15]_i_18 ;
  wire \rdata_reg[15]_i_19 ;
  wire \rdata_reg[15]_i_20 ;
  wire \rdata_reg[15]_i_21 ;
  wire \rdata_reg[15]_i_22 ;
  wire \rdata_reg[15]_i_23 ;
  wire \rdata_reg[15]_i_8 ;
  wire \rdata_reg[16]_i_11 ;
  wire \rdata_reg[16]_i_13 ;
  wire \rdata_reg[16]_i_14 ;
  wire \rdata_reg[16]_i_15 ;
  wire \rdata_reg[16]_i_18 ;
  wire \rdata_reg[16]_i_19 ;
  wire \rdata_reg[16]_i_20 ;
  wire \rdata_reg[16]_i_21 ;
  wire \rdata_reg[16]_i_22 ;
  wire \rdata_reg[16]_i_23 ;
  wire \rdata_reg[16]_i_8 ;
  wire \rdata_reg[17]_i_11 ;
  wire \rdata_reg[17]_i_13 ;
  wire \rdata_reg[17]_i_14 ;
  wire \rdata_reg[17]_i_15 ;
  wire \rdata_reg[17]_i_18 ;
  wire \rdata_reg[17]_i_19 ;
  wire \rdata_reg[17]_i_20 ;
  wire \rdata_reg[17]_i_21 ;
  wire \rdata_reg[17]_i_22 ;
  wire \rdata_reg[17]_i_23 ;
  wire \rdata_reg[17]_i_8 ;
  wire \rdata_reg[18]_i_11 ;
  wire \rdata_reg[18]_i_13 ;
  wire \rdata_reg[18]_i_14 ;
  wire \rdata_reg[18]_i_15 ;
  wire \rdata_reg[18]_i_18 ;
  wire \rdata_reg[18]_i_19 ;
  wire \rdata_reg[18]_i_20 ;
  wire \rdata_reg[18]_i_21 ;
  wire \rdata_reg[18]_i_22 ;
  wire \rdata_reg[18]_i_23 ;
  wire \rdata_reg[18]_i_8 ;
  wire \rdata_reg[19]_i_11 ;
  wire \rdata_reg[19]_i_13 ;
  wire \rdata_reg[19]_i_14 ;
  wire \rdata_reg[19]_i_15 ;
  wire \rdata_reg[19]_i_18 ;
  wire \rdata_reg[19]_i_19 ;
  wire \rdata_reg[19]_i_20 ;
  wire \rdata_reg[19]_i_21 ;
  wire \rdata_reg[19]_i_22 ;
  wire \rdata_reg[19]_i_23 ;
  wire \rdata_reg[19]_i_8 ;
  wire \rdata_reg[1]_i_15 ;
  wire \rdata_reg[1]_i_16 ;
  wire \rdata_reg[1]_i_17 ;
  wire \rdata_reg[1]_i_20 ;
  wire \rdata_reg[1]_i_21 ;
  wire \rdata_reg[1]_i_23 ;
  wire \rdata_reg[1]_i_24 ;
  wire \rdata_reg[1]_i_25 ;
  wire \rdata_reg[1]_i_26 ;
  wire \rdata_reg[1]_i_27 ;
  wire \rdata_reg[1]_i_8 ;
  wire \rdata_reg[20]_i_11 ;
  wire \rdata_reg[20]_i_13 ;
  wire \rdata_reg[20]_i_14 ;
  wire \rdata_reg[20]_i_15 ;
  wire \rdata_reg[20]_i_18 ;
  wire \rdata_reg[20]_i_19 ;
  wire \rdata_reg[20]_i_20 ;
  wire \rdata_reg[20]_i_21 ;
  wire \rdata_reg[20]_i_22 ;
  wire \rdata_reg[20]_i_23 ;
  wire \rdata_reg[20]_i_8 ;
  wire \rdata_reg[21]_i_11 ;
  wire \rdata_reg[21]_i_13 ;
  wire \rdata_reg[21]_i_14 ;
  wire \rdata_reg[21]_i_15 ;
  wire \rdata_reg[21]_i_18 ;
  wire \rdata_reg[21]_i_19 ;
  wire \rdata_reg[21]_i_20 ;
  wire \rdata_reg[21]_i_21 ;
  wire \rdata_reg[21]_i_22 ;
  wire \rdata_reg[21]_i_23 ;
  wire \rdata_reg[21]_i_8 ;
  wire \rdata_reg[22]_i_11 ;
  wire \rdata_reg[22]_i_13 ;
  wire \rdata_reg[22]_i_14 ;
  wire \rdata_reg[22]_i_15 ;
  wire \rdata_reg[22]_i_18 ;
  wire \rdata_reg[22]_i_19 ;
  wire \rdata_reg[22]_i_20 ;
  wire \rdata_reg[22]_i_21 ;
  wire \rdata_reg[22]_i_22 ;
  wire \rdata_reg[22]_i_23 ;
  wire \rdata_reg[22]_i_8 ;
  wire \rdata_reg[23]_i_11 ;
  wire \rdata_reg[23]_i_13 ;
  wire \rdata_reg[23]_i_14 ;
  wire \rdata_reg[23]_i_15 ;
  wire \rdata_reg[23]_i_18 ;
  wire \rdata_reg[23]_i_19 ;
  wire \rdata_reg[23]_i_20 ;
  wire \rdata_reg[23]_i_21 ;
  wire \rdata_reg[23]_i_22 ;
  wire \rdata_reg[23]_i_23 ;
  wire \rdata_reg[23]_i_8 ;
  wire \rdata_reg[24]_i_11 ;
  wire \rdata_reg[24]_i_13 ;
  wire \rdata_reg[24]_i_14 ;
  wire \rdata_reg[24]_i_15 ;
  wire \rdata_reg[24]_i_18 ;
  wire \rdata_reg[24]_i_19 ;
  wire \rdata_reg[24]_i_20 ;
  wire \rdata_reg[24]_i_21 ;
  wire \rdata_reg[24]_i_22 ;
  wire \rdata_reg[24]_i_23 ;
  wire \rdata_reg[24]_i_8 ;
  wire \rdata_reg[25]_i_11 ;
  wire \rdata_reg[25]_i_13 ;
  wire \rdata_reg[25]_i_14 ;
  wire \rdata_reg[25]_i_15 ;
  wire \rdata_reg[25]_i_18 ;
  wire \rdata_reg[25]_i_19 ;
  wire \rdata_reg[25]_i_20 ;
  wire \rdata_reg[25]_i_21 ;
  wire \rdata_reg[25]_i_22 ;
  wire \rdata_reg[25]_i_23 ;
  wire \rdata_reg[25]_i_8 ;
  wire \rdata_reg[26]_i_11 ;
  wire \rdata_reg[26]_i_13 ;
  wire \rdata_reg[26]_i_14 ;
  wire \rdata_reg[26]_i_15 ;
  wire \rdata_reg[26]_i_18 ;
  wire \rdata_reg[26]_i_19 ;
  wire \rdata_reg[26]_i_20 ;
  wire \rdata_reg[26]_i_21 ;
  wire \rdata_reg[26]_i_22 ;
  wire \rdata_reg[26]_i_23 ;
  wire \rdata_reg[26]_i_8 ;
  wire \rdata_reg[27]_i_11 ;
  wire \rdata_reg[27]_i_13 ;
  wire \rdata_reg[27]_i_14 ;
  wire \rdata_reg[27]_i_15 ;
  wire \rdata_reg[27]_i_18 ;
  wire \rdata_reg[27]_i_19 ;
  wire \rdata_reg[27]_i_20 ;
  wire \rdata_reg[27]_i_21 ;
  wire \rdata_reg[27]_i_22 ;
  wire \rdata_reg[27]_i_23 ;
  wire \rdata_reg[27]_i_8 ;
  wire \rdata_reg[28]_i_11 ;
  wire \rdata_reg[28]_i_13 ;
  wire \rdata_reg[28]_i_14 ;
  wire \rdata_reg[28]_i_15 ;
  wire \rdata_reg[28]_i_18 ;
  wire \rdata_reg[28]_i_19 ;
  wire \rdata_reg[28]_i_20 ;
  wire \rdata_reg[28]_i_21 ;
  wire \rdata_reg[28]_i_22 ;
  wire \rdata_reg[28]_i_23 ;
  wire \rdata_reg[28]_i_8 ;
  wire \rdata_reg[29]_i_11 ;
  wire \rdata_reg[29]_i_13 ;
  wire \rdata_reg[29]_i_14 ;
  wire \rdata_reg[29]_i_15 ;
  wire \rdata_reg[29]_i_18 ;
  wire \rdata_reg[29]_i_19 ;
  wire \rdata_reg[29]_i_20 ;
  wire \rdata_reg[29]_i_21 ;
  wire \rdata_reg[29]_i_22 ;
  wire \rdata_reg[29]_i_23 ;
  wire \rdata_reg[29]_i_8 ;
  wire \rdata_reg[2]_i_10 ;
  wire \rdata_reg[2]_i_13 ;
  wire \rdata_reg[2]_i_14 ;
  wire \rdata_reg[2]_i_16 ;
  wire \rdata_reg[2]_i_18 ;
  wire \rdata_reg[2]_i_20 ;
  wire \rdata_reg[2]_i_21 ;
  wire \rdata_reg[2]_i_22 ;
  wire \rdata_reg[2]_i_23 ;
  wire \rdata_reg[2]_i_24 ;
  wire \rdata_reg[2]_i_8 ;
  wire \rdata_reg[30]_i_11 ;
  wire \rdata_reg[30]_i_13 ;
  wire \rdata_reg[30]_i_14 ;
  wire \rdata_reg[30]_i_15 ;
  wire \rdata_reg[30]_i_18 ;
  wire \rdata_reg[30]_i_19 ;
  wire \rdata_reg[30]_i_20 ;
  wire \rdata_reg[30]_i_21 ;
  wire \rdata_reg[30]_i_22 ;
  wire \rdata_reg[30]_i_23 ;
  wire \rdata_reg[30]_i_8 ;
  wire [31:0]\rdata_reg[31]_i_12 ;
  wire \rdata_reg[31]_i_12_0 ;
  wire \rdata_reg[31]_i_13 ;
  wire \rdata_reg[31]_i_13_0 ;
  wire [31:0]\rdata_reg[31]_i_17 ;
  wire \rdata_reg[31]_i_17_0 ;
  wire \rdata_reg[31]_i_18 ;
  wire \rdata_reg[31]_i_18_0 ;
  wire \rdata_reg[31]_i_20 ;
  wire \rdata_reg[31]_i_20_0 ;
  wire \rdata_reg[31]_i_20_1 ;
  wire [31:0]\rdata_reg[31]_i_21 ;
  wire \rdata_reg[31]_i_21_0 ;
  wire [31:0]\rdata_reg[31]_i_24 ;
  wire \rdata_reg[31]_i_24_0 ;
  wire \rdata_reg[31]_i_25 ;
  wire \rdata_reg[31]_i_25_0 ;
  wire [31:0]\rdata_reg[31]_i_27 ;
  wire \rdata_reg[31]_i_27_0 ;
  wire \rdata_reg[31]_i_28 ;
  wire \rdata_reg[31]_i_28_0 ;
  wire [31:0]\rdata_reg[31]_i_31 ;
  wire \rdata_reg[31]_i_31_0 ;
  wire [31:0]\rdata_reg[31]_i_34 ;
  wire \rdata_reg[31]_i_34_0 ;
  wire [31:0]\rdata_reg[31]_i_35 ;
  wire \rdata_reg[31]_i_35_0 ;
  wire \rdata_reg[31]_i_37 ;
  wire [31:0]\rdata_reg[31]_i_43 ;
  wire \rdata_reg[31]_i_43_0 ;
  wire [31:0]\rdata_reg[31]_i_44 ;
  wire \rdata_reg[31]_i_44_0 ;
  wire \rdata_reg[3]_i_10 ;
  wire \rdata_reg[3]_i_13 ;
  wire \rdata_reg[3]_i_14 ;
  wire \rdata_reg[3]_i_16 ;
  wire \rdata_reg[3]_i_18 ;
  wire \rdata_reg[3]_i_20 ;
  wire \rdata_reg[3]_i_21 ;
  wire \rdata_reg[3]_i_22 ;
  wire \rdata_reg[3]_i_23 ;
  wire \rdata_reg[3]_i_24 ;
  wire \rdata_reg[3]_i_8 ;
  wire \rdata_reg[4]_i_11 ;
  wire \rdata_reg[4]_i_13 ;
  wire \rdata_reg[4]_i_14 ;
  wire \rdata_reg[4]_i_15 ;
  wire \rdata_reg[4]_i_18 ;
  wire \rdata_reg[4]_i_19 ;
  wire \rdata_reg[4]_i_20 ;
  wire \rdata_reg[4]_i_21 ;
  wire \rdata_reg[4]_i_22 ;
  wire \rdata_reg[4]_i_23 ;
  wire \rdata_reg[4]_i_8 ;
  wire \rdata_reg[5]_i_11 ;
  wire \rdata_reg[5]_i_13 ;
  wire \rdata_reg[5]_i_14 ;
  wire \rdata_reg[5]_i_15 ;
  wire \rdata_reg[5]_i_18 ;
  wire \rdata_reg[5]_i_19 ;
  wire \rdata_reg[5]_i_20 ;
  wire \rdata_reg[5]_i_21 ;
  wire \rdata_reg[5]_i_22 ;
  wire \rdata_reg[5]_i_23 ;
  wire \rdata_reg[5]_i_8 ;
  wire \rdata_reg[6]_i_11 ;
  wire \rdata_reg[6]_i_13 ;
  wire \rdata_reg[6]_i_14 ;
  wire \rdata_reg[6]_i_15 ;
  wire \rdata_reg[6]_i_18 ;
  wire \rdata_reg[6]_i_19 ;
  wire \rdata_reg[6]_i_20 ;
  wire \rdata_reg[6]_i_21 ;
  wire \rdata_reg[6]_i_22 ;
  wire \rdata_reg[6]_i_23 ;
  wire \rdata_reg[6]_i_8 ;
  wire \rdata_reg[7]_i_10 ;
  wire \rdata_reg[7]_i_10_0 ;
  wire \rdata_reg[7]_i_13 ;
  wire \rdata_reg[7]_i_14 ;
  wire \rdata_reg[7]_i_14_0 ;
  wire \rdata_reg[7]_i_17 ;
  wire \rdata_reg[7]_i_18 ;
  wire \rdata_reg[7]_i_21 ;
  wire \rdata_reg[7]_i_22 ;
  wire \rdata_reg[7]_i_22_0 ;
  wire \rdata_reg[7]_i_25 ;
  wire \rdata_reg[7]_i_26 ;
  wire \rdata_reg[7]_i_26_0 ;
  wire \rdata_reg[7]_i_29 ;
  wire \rdata_reg[7]_i_32 ;
  wire \rdata_reg[7]_i_33 ;
  wire \rdata_reg[7]_i_35 ;
  wire \rdata_reg[7]_i_37 ;
  wire \rdata_reg[7]_i_9 ;
  wire \rdata_reg[8]_i_11 ;
  wire \rdata_reg[8]_i_13 ;
  wire \rdata_reg[8]_i_14 ;
  wire \rdata_reg[8]_i_15 ;
  wire \rdata_reg[8]_i_18 ;
  wire \rdata_reg[8]_i_19 ;
  wire \rdata_reg[8]_i_20 ;
  wire \rdata_reg[8]_i_21 ;
  wire \rdata_reg[8]_i_22 ;
  wire \rdata_reg[8]_i_23 ;
  wire \rdata_reg[8]_i_8 ;
  wire \rdata_reg[9]_i_11 ;
  wire \rdata_reg[9]_i_13 ;
  wire \rdata_reg[9]_i_14 ;
  wire \rdata_reg[9]_i_15 ;
  wire \rdata_reg[9]_i_18 ;
  wire \rdata_reg[9]_i_19 ;
  wire \rdata_reg[9]_i_20 ;
  wire \rdata_reg[9]_i_21 ;
  wire \rdata_reg[9]_i_22 ;
  wire \rdata_reg[9]_i_23 ;
  wire \rdata_reg[9]_i_8 ;
  wire [31:0]\result_9_17_reg_590_reg[31]_i_16 ;
  wire rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire s_axi_CTRL_RVALID_INST_0_i_1_n_3;
  wire s_axi_CTRL_RVALID_INST_0_i_2_n_3;
  wire s_axi_CTRL_RVALID_INST_0_i_3_n_3;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[10] ;
  wire \waddr_reg_n_3_[11] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[8] ;
  wire \waddr_reg_n_3_[9] ;
  wire [0:0]weight_0_q0;
  wire [0:0]weight_1_q0;
  wire [0:0]weight_2_q0;
  wire [0:0]weight_3_q0;
  wire [0:0]weight_4_q0;
  wire [0:0]weight_5_q0;
  wire [0:0]weight_6_q0;
  wire [0:0]weight_7_q0;
  wire [0:0]weight_8_q0;
  wire [0:0]weight_9_q0;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[8] [0]),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[8] [0]),
        .I2(\i_reg_480_reg[3] ),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ctrl_read_reg_1673[0]_i_1 
       (.I0(ctrl),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[8] [0]),
        .I3(ctrl_read_reg_1673),
        .O(\ctrl_read_reg_1673_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_reg_480[3]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[8] [0]),
        .I2(\i_reg_480_reg[3] ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \inStream_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_3),
        .I1(ap_done),
        .I2(int_ap_done),
        .O(int_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    int_ap_done_i_2
       (.I0(int_ap_done_i_3_n_3),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(int_bias_read_i_2_n_3),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(int_ap_done_i_4_n_3),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(int_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(int_ap_done_i_3_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_4_n_3));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_3),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00008000)) 
    int_ap_start_i_2
       (.I0(\ap_CS_fsm_reg[8] [2]),
        .I1(\outStream_V_keep_V_1_state_reg[1] ),
        .I2(\outStream_V_strb_V_1_state_reg[1] ),
        .I3(\outStream_V_id_V_1_state_reg[1] ),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_3
       (.I0(p_0_in[0]),
        .I1(s_axi_CTRL_WDATA[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start3_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_4
       (.I0(\outStream_V_user_V_1_state_reg[1] ),
        .I1(\outStream_V_dest_V_1_state_reg[1] ),
        .I2(\outStream_V_data_V_1_state_reg[1] ),
        .I3(\outStream_V_last_V_1_state_reg[1] ),
        .O(\ap_CS_fsm_reg[0] ));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(int_auto_restart_reg_n_3),
        .O(int_auto_restart_i_1_n_3));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(int_auto_restart_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0 int_bias
       (.ADDRBWRADDR(int_bias_address1),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[8] [1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_rst_n(ap_rst_n),
        .\exitcond2_reg_1736_reg[0] (\exitcond2_reg_1736_reg[0] ),
        .\i1_reg_601_reg[3] (\i1_reg_601_reg[3] ),
        .int_bias_q1(int_bias_q1),
        .int_bias_write_reg(int_bias_write_reg_n_3),
        .\int_ctrl_reg[2] (\rdata[2]_i_12_n_3 ),
        .\int_ctrl_reg[31] ({\int_ctrl_reg_n_3_[31] ,\int_ctrl_reg_n_3_[30] ,\int_ctrl_reg_n_3_[29] ,\int_ctrl_reg_n_3_[28] ,\int_ctrl_reg_n_3_[27] ,\int_ctrl_reg_n_3_[26] ,\int_ctrl_reg_n_3_[25] ,\int_ctrl_reg_n_3_[24] ,\int_ctrl_reg_n_3_[23] ,\int_ctrl_reg_n_3_[22] ,\int_ctrl_reg_n_3_[21] ,\int_ctrl_reg_n_3_[20] ,\int_ctrl_reg_n_3_[19] ,\int_ctrl_reg_n_3_[18] ,\int_ctrl_reg_n_3_[17] ,\int_ctrl_reg_n_3_[16] ,\int_ctrl_reg_n_3_[15] ,\int_ctrl_reg_n_3_[14] ,\int_ctrl_reg_n_3_[13] ,\int_ctrl_reg_n_3_[12] ,\int_ctrl_reg_n_3_[11] ,\int_ctrl_reg_n_3_[10] ,\int_ctrl_reg_n_3_[9] ,\int_ctrl_reg_n_3_[8] ,\int_ctrl_reg_n_3_[6] ,\int_ctrl_reg_n_3_[5] ,\int_ctrl_reg_n_3_[4] ,\int_ctrl_reg_n_3_[1] }),
        .\int_ctrl_reg[3] (\rdata[3]_i_12_n_3 ),
        .\int_ctrl_reg[7] (\rdata[7]_i_16_n_3 ),
        .int_weight_8_read_reg(\rdata[31]_i_3_n_3 ),
        .\rdata_reg[0]_i_29 (\rdata_reg[0]_i_29 ),
        .\rdata_reg[10] (int_bias_n_85),
        .\rdata_reg[10]_i_13 (\rdata_reg[10]_i_13 ),
        .\rdata_reg[11] (int_bias_n_86),
        .\rdata_reg[11]_i_13 (\rdata_reg[11]_i_13 ),
        .\rdata_reg[12] (int_bias_n_87),
        .\rdata_reg[12]_i_13 (\rdata_reg[12]_i_13 ),
        .\rdata_reg[13] (int_bias_n_88),
        .\rdata_reg[13]_i_13 (\rdata_reg[13]_i_13 ),
        .\rdata_reg[14] (int_bias_n_89),
        .\rdata_reg[14]_i_13 (\rdata_reg[14]_i_13 ),
        .\rdata_reg[15] (int_bias_n_90),
        .\rdata_reg[15]_i_13 (\rdata_reg[15]_i_13 ),
        .\rdata_reg[16] (int_bias_n_91),
        .\rdata_reg[16]_i_13 (\rdata_reg[16]_i_13 ),
        .\rdata_reg[17] (int_bias_n_92),
        .\rdata_reg[17]_i_13 (\rdata_reg[17]_i_13 ),
        .\rdata_reg[18] (int_bias_n_93),
        .\rdata_reg[18]_i_13 (\rdata_reg[18]_i_13 ),
        .\rdata_reg[19] (int_bias_n_94),
        .\rdata_reg[19]_i_13 (\rdata_reg[19]_i_13 ),
        .\rdata_reg[1] (int_bias_n_76),
        .\rdata_reg[1]_i_15 (\rdata_reg[1]_i_15 ),
        .\rdata_reg[20] (int_bias_n_95),
        .\rdata_reg[20]_i_13 (\rdata_reg[20]_i_13 ),
        .\rdata_reg[21] (int_bias_n_96),
        .\rdata_reg[21]_i_13 (\rdata_reg[21]_i_13 ),
        .\rdata_reg[22] (int_bias_n_97),
        .\rdata_reg[22]_i_13 (\rdata_reg[22]_i_13 ),
        .\rdata_reg[23] (int_bias_n_98),
        .\rdata_reg[23]_i_13 (\rdata_reg[23]_i_13 ),
        .\rdata_reg[24] (int_bias_n_99),
        .\rdata_reg[24]_i_13 (\rdata_reg[24]_i_13 ),
        .\rdata_reg[25] (int_bias_n_100),
        .\rdata_reg[25]_i_13 (\rdata_reg[25]_i_13 ),
        .\rdata_reg[26] (int_bias_n_101),
        .\rdata_reg[26]_i_13 (\rdata_reg[26]_i_13 ),
        .\rdata_reg[27] (int_bias_n_102),
        .\rdata_reg[27]_i_13 (\rdata_reg[27]_i_13 ),
        .\rdata_reg[28] (int_bias_n_103),
        .\rdata_reg[28]_i_13 (\rdata_reg[28]_i_13 ),
        .\rdata_reg[29] (int_bias_n_104),
        .\rdata_reg[29]_i_13 (\rdata_reg[29]_i_13 ),
        .\rdata_reg[2] (int_bias_n_77),
        .\rdata_reg[2]_i_13 (\rdata_reg[2]_i_13 ),
        .\rdata_reg[30] (int_bias_n_105),
        .\rdata_reg[30]_i_13 (\rdata_reg[30]_i_13 ),
        .\rdata_reg[31] (int_bias_n_106),
        .\rdata_reg[31]_i_20 (\rdata_reg[31]_i_20_1 ),
        .\rdata_reg[31]_i_21 (\rdata_reg[31]_i_21 ),
        .\rdata_reg[31]_i_21_0 (\rdata_reg[31]_i_21_0 ),
        .\rdata_reg[3] (int_bias_n_78),
        .\rdata_reg[3]_i_13 (\rdata_reg[3]_i_13 ),
        .\rdata_reg[4] (int_bias_n_79),
        .\rdata_reg[4]_i_13 (\rdata_reg[4]_i_13 ),
        .\rdata_reg[5] (int_bias_n_80),
        .\rdata_reg[5]_i_13 (\rdata_reg[5]_i_13 ),
        .\rdata_reg[6] (int_bias_n_81),
        .\rdata_reg[6]_i_13 (\rdata_reg[6]_i_13 ),
        .\rdata_reg[7] (int_bias_n_82),
        .\rdata_reg[7]_i_17 (\rdata_reg[7]_i_17 ),
        .\rdata_reg[8] (int_bias_n_83),
        .\rdata_reg[8]_i_13 (\rdata_reg[8]_i_13 ),
        .\rdata_reg[9] (int_bias_n_84),
        .\rdata_reg[9]_i_13 (\rdata_reg[9]_i_13 ),
        .\result_9_17_reg_590_reg[31]_i_16 (\result_9_17_reg_590_reg[31]_i_16 ),
        .rstate(rstate),
        .\rstate_reg[0] (\rdata[31]_i_22_n_3 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[5:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\waddr_reg[5] (p_0_in[3:0]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    int_bias_read_i_1
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(int_bias_read_i_2_n_3),
        .O(int_bias_read0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    int_bias_read_i_2
       (.I0(ap_rst_n),
        .I1(rstate),
        .I2(s_axi_CTRL_ARVALID),
        .I3(s_axi_CTRL_ARADDR[10]),
        .O(int_bias_read_i_2_n_3));
  FDRE int_bias_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_read0),
        .Q(int_bias_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_bias_write_i_1
       (.I0(int_bias_write0),
        .I1(s_axi_CTRL_WVALID),
        .I2(int_bias_write_reg_n_3),
        .O(int_bias_write_i_1_n_3));
  LUT5 #(
    .INIT(32'h00080000)) 
    int_bias_write_i_2
       (.I0(s_axi_CTRL_AWADDR[8]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(s_axi_CTRL_AWADDR[6]),
        .I3(s_axi_CTRL_AWADDR[7]),
        .I4(int_weight_9_write_i_2_n_3),
        .O(int_bias_write0));
  FDRE int_bias_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_write_i_1_n_3),
        .Q(int_bias_write_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ctrl),
        .O(\int_ctrl[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[10] ),
        .O(\int_ctrl[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[11] ),
        .O(\int_ctrl[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[12] ),
        .O(\int_ctrl[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[13] ),
        .O(\int_ctrl[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[14] ),
        .O(\int_ctrl[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[15] ),
        .O(\int_ctrl[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[16] ),
        .O(\int_ctrl[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[17] ),
        .O(\int_ctrl[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[18] ),
        .O(\int_ctrl[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[19] ),
        .O(\int_ctrl[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[1] ),
        .O(\int_ctrl[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[20] ),
        .O(\int_ctrl[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[21] ),
        .O(\int_ctrl[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[22] ),
        .O(\int_ctrl[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_3_[23] ),
        .O(\int_ctrl[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[24] ),
        .O(\int_ctrl[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[25] ),
        .O(\int_ctrl[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[26] ),
        .O(\int_ctrl[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[27] ),
        .O(\int_ctrl[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[28] ),
        .O(\int_ctrl[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[29] ),
        .O(\int_ctrl[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[2] ),
        .O(\int_ctrl[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[30] ),
        .O(\int_ctrl[30]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_ctrl[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(\int_ctrl[31]_i_3_n_3 ),
        .I2(\int_ctrl[31]_i_4_n_3 ),
        .O(\int_ctrl[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_3_[31] ),
        .O(\int_ctrl[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_ctrl[31]_i_3 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\int_ctrl[31]_i_5_n_3 ),
        .O(\int_ctrl[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_ctrl[31]_i_4 
       (.I0(\waddr_reg_n_3_[8] ),
        .I1(\waddr_reg_n_3_[9] ),
        .I2(p_0_in[4]),
        .I3(p_0_in[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_3_[11] ),
        .O(\int_ctrl[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ctrl[31]_i_5 
       (.I0(\waddr_reg_n_3_[10] ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(\int_ctrl[31]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[3] ),
        .O(\int_ctrl[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[4] ),
        .O(\int_ctrl[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[5] ),
        .O(\int_ctrl[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[6] ),
        .O(\int_ctrl[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_3_[7] ),
        .O(\int_ctrl[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[8] ),
        .O(\int_ctrl[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_3_[9] ),
        .O(\int_ctrl[9]_i_1_n_3 ));
  FDRE \int_ctrl_reg[0] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[0]_i_1_n_3 ),
        .Q(ctrl),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[10] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[10]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[11] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[11]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[12] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[12]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[13] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[13]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[14] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[14]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[15] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[15]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[16] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[16]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[17] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[17]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[18] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[18]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[19] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[19]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[1] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[1]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[20] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[20]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[21] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[21]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[22] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[22]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[23] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[23]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[24] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[24]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[25] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[25]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[26] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[26]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[27] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[27]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[28] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[28]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[29] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[29]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[2] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[2]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[30] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[30]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[31] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[31]_i_2_n_3 ),
        .Q(\int_ctrl_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[3] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[3]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[4] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[4]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[5] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[5]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[6] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[6]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[7] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[7]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[8] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[8]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_ctrl_reg[9] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_3 ),
        .D(\int_ctrl[9]_i_1_n_3 ),
        .Q(\int_ctrl_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\int_ier_reg_n_3_[1] ),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_ier[1]_i_2 
       (.I0(p_0_in[4]),
        .I1(\waddr_reg_n_3_[8] ),
        .I2(\waddr_reg_n_3_[9] ),
        .I3(\waddr_reg_n_3_[11] ),
        .I4(\int_ier[1]_i_3_n_3 ),
        .I5(\int_ctrl[31]_i_3_n_3 ),
        .O(\int_ier[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .O(\int_ier[1]_i_3_n_3 ));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[1] ),
        .I3(ap_done),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram int_weight_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .D({p_0_in__0[7],p_0_in__0[3:2]}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2 (\b_assign_reg_132_reg[0]_i_2 ),
        .\b_assign_reg_132_reg[10]_i_2 (\b_assign_reg_132_reg[10]_i_2 ),
        .\b_assign_reg_132_reg[11]_i_2 (\b_assign_reg_132_reg[11]_i_2 ),
        .\b_assign_reg_132_reg[12]_i_3 (\b_assign_reg_132_reg[12]_i_3 ),
        .\b_assign_reg_132_reg[13]_i_2 (\b_assign_reg_132_reg[13]_i_2 ),
        .\b_assign_reg_132_reg[14]_i_2 (\b_assign_reg_132_reg[14]_i_2 ),
        .\b_assign_reg_132_reg[15]_i_2 (\b_assign_reg_132_reg[15]_i_2 ),
        .\b_assign_reg_132_reg[16]_i_3 (\b_assign_reg_132_reg[16]_i_3 ),
        .\b_assign_reg_132_reg[17]_i_2 (\b_assign_reg_132_reg[17]_i_2 ),
        .\b_assign_reg_132_reg[18]_i_2 (\b_assign_reg_132_reg[18]_i_2 ),
        .\b_assign_reg_132_reg[19]_i_2 (\b_assign_reg_132_reg[19]_i_2 ),
        .\b_assign_reg_132_reg[1]_i_2 (\b_assign_reg_132_reg[1]_i_2 ),
        .\b_assign_reg_132_reg[20]_i_3 (\b_assign_reg_132_reg[20]_i_3 ),
        .\b_assign_reg_132_reg[21]_i_2 (\b_assign_reg_132_reg[21]_i_2 ),
        .\b_assign_reg_132_reg[22]_i_2 (\b_assign_reg_132_reg[22]_i_2 ),
        .\b_assign_reg_132_reg[23]_i_2 (\b_assign_reg_132_reg[23]_i_2 ),
        .\b_assign_reg_132_reg[24]_i_3 (\b_assign_reg_132_reg[24]_i_3 ),
        .\b_assign_reg_132_reg[25]_i_2 (\b_assign_reg_132_reg[25]_i_2 ),
        .\b_assign_reg_132_reg[26]_i_2 (\b_assign_reg_132_reg[26]_i_2 ),
        .\b_assign_reg_132_reg[27]_i_2 (\b_assign_reg_132_reg[27]_i_2 ),
        .\b_assign_reg_132_reg[28]_i_3 (\b_assign_reg_132_reg[28]_i_3 ),
        .\b_assign_reg_132_reg[29]_i_2 (\b_assign_reg_132_reg[29]_i_2 ),
        .\b_assign_reg_132_reg[2]_i_2 (\b_assign_reg_132_reg[2]_i_2 ),
        .\b_assign_reg_132_reg[30]_i_2 (\b_assign_reg_132_reg[30]_i_2 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .\b_assign_reg_132_reg[31]_i_2 (\b_assign_reg_132_reg[31]_i_2 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2 (\b_assign_reg_132_reg[3]_i_2 ),
        .\b_assign_reg_132_reg[4]_i_3 (\b_assign_reg_132_reg[4]_i_3 ),
        .\b_assign_reg_132_reg[5]_i_2 (\b_assign_reg_132_reg[5]_i_2 ),
        .\b_assign_reg_132_reg[6]_i_2 (\b_assign_reg_132_reg[6]_i_2 ),
        .\b_assign_reg_132_reg[7]_i_2 (\b_assign_reg_132_reg[7]_i_2 ),
        .\b_assign_reg_132_reg[8]_i_3 (\b_assign_reg_132_reg[8]_i_3 ),
        .\b_assign_reg_132_reg[9]_i_2 (\b_assign_reg_132_reg[9]_i_2 ),
        .\gen_write[1].mem_reg_0 (int_bias_n_77),
        .\gen_write[1].mem_reg_1 (int_weight_8_n_129),
        .\gen_write[1].mem_reg_2 (int_bias_n_78),
        .\gen_write[1].mem_reg_3 (int_weight_8_n_130),
        .\gen_write[1].mem_reg_4 (int_bias_n_82),
        .\gen_write[1].mem_reg_5 (int_weight_8_n_131),
        .int_weight_0_write_reg(int_weight_0_write_reg_n_3),
        .\rdata_reg[0] (int_weight_0_n_100),
        .\rdata_reg[0]_i_28 (\rdata_reg[0]_i_28 ),
        .\rdata_reg[10] (int_weight_0_n_110),
        .\rdata_reg[10]_i_21 (\rdata_reg[10]_i_21 ),
        .\rdata_reg[11] (int_weight_0_n_111),
        .\rdata_reg[11]_i_21 (\rdata_reg[11]_i_21 ),
        .\rdata_reg[12] (int_weight_0_n_112),
        .\rdata_reg[12]_i_21 (\rdata_reg[12]_i_21 ),
        .\rdata_reg[13] (int_weight_0_n_113),
        .\rdata_reg[13]_i_21 (\rdata_reg[13]_i_21 ),
        .\rdata_reg[14] (int_weight_0_n_114),
        .\rdata_reg[14]_i_21 (\rdata_reg[14]_i_21 ),
        .\rdata_reg[15] (int_weight_0_n_115),
        .\rdata_reg[15]_i_21 (\rdata_reg[15]_i_21 ),
        .\rdata_reg[16] (int_weight_0_n_116),
        .\rdata_reg[16]_i_21 (\rdata_reg[16]_i_21 ),
        .\rdata_reg[17] (int_weight_0_n_117),
        .\rdata_reg[17]_i_21 (\rdata_reg[17]_i_21 ),
        .\rdata_reg[18] (int_weight_0_n_118),
        .\rdata_reg[18]_i_21 (\rdata_reg[18]_i_21 ),
        .\rdata_reg[19] (int_weight_0_n_119),
        .\rdata_reg[19]_i_21 (\rdata_reg[19]_i_21 ),
        .\rdata_reg[1] (int_weight_0_n_101),
        .\rdata_reg[1]_i_25 (\rdata_reg[1]_i_25 ),
        .\rdata_reg[20] (int_weight_0_n_120),
        .\rdata_reg[20]_i_21 (\rdata_reg[20]_i_21 ),
        .\rdata_reg[21] (int_weight_0_n_121),
        .\rdata_reg[21]_i_21 (\rdata_reg[21]_i_21 ),
        .\rdata_reg[22] (int_weight_0_n_122),
        .\rdata_reg[22]_i_21 (\rdata_reg[22]_i_21 ),
        .\rdata_reg[23] (int_weight_0_n_123),
        .\rdata_reg[23]_i_21 (\rdata_reg[23]_i_21 ),
        .\rdata_reg[24] (int_weight_0_n_124),
        .\rdata_reg[24]_i_21 (\rdata_reg[24]_i_21 ),
        .\rdata_reg[25] (int_weight_0_n_125),
        .\rdata_reg[25]_i_21 (\rdata_reg[25]_i_21 ),
        .\rdata_reg[26] (int_weight_0_n_126),
        .\rdata_reg[26]_i_21 (\rdata_reg[26]_i_21 ),
        .\rdata_reg[27] (int_weight_0_n_127),
        .\rdata_reg[27]_i_21 (\rdata_reg[27]_i_21 ),
        .\rdata_reg[28] (int_weight_0_n_128),
        .\rdata_reg[28]_i_21 (\rdata_reg[28]_i_21 ),
        .\rdata_reg[29] (int_weight_0_n_129),
        .\rdata_reg[29]_i_21 (\rdata_reg[29]_i_21 ),
        .\rdata_reg[2]_i_10 (int_weight_6_n_100),
        .\rdata_reg[2]_i_16 (int_weight_7_n_102),
        .\rdata_reg[2]_i_18 (int_weight_3_n_100),
        .\rdata_reg[2]_i_8 (\rdata_reg[2]_i_8 ),
        .\rdata_reg[30] (int_weight_0_n_130),
        .\rdata_reg[30]_i_21 (\rdata_reg[30]_i_21 ),
        .\rdata_reg[31] (int_weight_0_n_131),
        .\rdata_reg[31]_i_37 (\rdata_reg[31]_i_37 ),
        .\rdata_reg[3]_i_10 (int_weight_6_n_101),
        .\rdata_reg[3]_i_16 (int_weight_7_n_103),
        .\rdata_reg[3]_i_18 (int_weight_3_n_101),
        .\rdata_reg[3]_i_8 (\rdata_reg[3]_i_8 ),
        .\rdata_reg[4] (int_weight_0_n_105),
        .\rdata_reg[4]_i_21 (\rdata_reg[4]_i_21 ),
        .\rdata_reg[5] (int_weight_0_n_106),
        .\rdata_reg[5]_i_21 (\rdata_reg[5]_i_21 ),
        .\rdata_reg[6] (int_weight_0_n_107),
        .\rdata_reg[6]_i_21 (\rdata_reg[6]_i_21 ),
        .\rdata_reg[7]_i_10 (\rdata_reg[7]_i_10_0 ),
        .\rdata_reg[7]_i_13 (int_weight_6_n_102),
        .\rdata_reg[7]_i_21 (int_weight_7_n_107),
        .\rdata_reg[7]_i_25 (int_weight_3_n_102),
        .\rdata_reg[7]_i_9 (\rdata_reg[7]_i_9 ),
        .\rdata_reg[8] (int_weight_0_n_108),
        .\rdata_reg[8]_i_21 (\rdata_reg[8]_i_21 ),
        .\rdata_reg[9] (int_weight_0_n_109),
        .\rdata_reg[9]_i_21 (\rdata_reg[9]_i_21 ),
        .\rstate_reg[0] (\rdata[7]_i_8_n_3 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_0_q0(weight_0_q0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    int_weight_0_read_i_1
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_0_read0));
  FDRE int_weight_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_0_read0),
        .Q(int_weight_0_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    int_weight_0_write_i_1
       (.I0(s_axi_CTRL_AWADDR[8]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(int_weight_8_write_i_2_n_3),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_0_write_reg_n_3),
        .O(int_weight_0_write_i_1_n_3));
  FDRE int_weight_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_0_write_i_1_n_3),
        .Q(int_weight_0_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28 int_weight_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__0 ),
        .Q(ctrl),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__0 (\b_assign_reg_132_reg[0]_i_2__0 ),
        .\b_assign_reg_132_reg[10]_i_2__0 (\b_assign_reg_132_reg[10]_i_2__0 ),
        .\b_assign_reg_132_reg[11]_i_2__0 (\b_assign_reg_132_reg[11]_i_2__0 ),
        .\b_assign_reg_132_reg[12]_i_3__0 (\b_assign_reg_132_reg[12]_i_3__0 ),
        .\b_assign_reg_132_reg[13]_i_2__0 (\b_assign_reg_132_reg[13]_i_2__0 ),
        .\b_assign_reg_132_reg[14]_i_2__0 (\b_assign_reg_132_reg[14]_i_2__0 ),
        .\b_assign_reg_132_reg[15]_i_2__0 (\b_assign_reg_132_reg[15]_i_2__0 ),
        .\b_assign_reg_132_reg[16]_i_3__0 (\b_assign_reg_132_reg[16]_i_3__0 ),
        .\b_assign_reg_132_reg[17]_i_2__0 (\b_assign_reg_132_reg[17]_i_2__0 ),
        .\b_assign_reg_132_reg[18]_i_2__0 (\b_assign_reg_132_reg[18]_i_2__0 ),
        .\b_assign_reg_132_reg[19]_i_2__0 (\b_assign_reg_132_reg[19]_i_2__0 ),
        .\b_assign_reg_132_reg[1]_i_2__0 (\b_assign_reg_132_reg[1]_i_2__0 ),
        .\b_assign_reg_132_reg[20]_i_3__0 (\b_assign_reg_132_reg[20]_i_3__0 ),
        .\b_assign_reg_132_reg[21]_i_2__0 (\b_assign_reg_132_reg[21]_i_2__0 ),
        .\b_assign_reg_132_reg[22]_i_2__0 (\b_assign_reg_132_reg[22]_i_2__0 ),
        .\b_assign_reg_132_reg[23]_i_2__0 (\b_assign_reg_132_reg[23]_i_2__0 ),
        .\b_assign_reg_132_reg[24]_i_3__0 (\b_assign_reg_132_reg[24]_i_3__0 ),
        .\b_assign_reg_132_reg[25]_i_2__0 (\b_assign_reg_132_reg[25]_i_2__0 ),
        .\b_assign_reg_132_reg[26]_i_2__0 (\b_assign_reg_132_reg[26]_i_2__0 ),
        .\b_assign_reg_132_reg[27]_i_2__0 (\b_assign_reg_132_reg[27]_i_2__0 ),
        .\b_assign_reg_132_reg[28]_i_3__0 (\b_assign_reg_132_reg[28]_i_3__0 ),
        .\b_assign_reg_132_reg[29]_i_2__0 (\b_assign_reg_132_reg[29]_i_2__0 ),
        .\b_assign_reg_132_reg[2]_i_2__0 (\b_assign_reg_132_reg[2]_i_2__0 ),
        .\b_assign_reg_132_reg[30]_i_2__0 (\b_assign_reg_132_reg[30]_i_2__0 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_0 ),
        .\b_assign_reg_132_reg[31]_i_2__0 (\b_assign_reg_132_reg[31]_i_2__0_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__0 (\b_assign_reg_132_reg[3]_i_2__0 ),
        .\b_assign_reg_132_reg[4]_i_3__0 (\b_assign_reg_132_reg[4]_i_3__0 ),
        .\b_assign_reg_132_reg[5]_i_2__0 (\b_assign_reg_132_reg[5]_i_2__0 ),
        .\b_assign_reg_132_reg[6]_i_2__0 (\b_assign_reg_132_reg[6]_i_2__0 ),
        .\b_assign_reg_132_reg[7]_i_2__0 (\b_assign_reg_132_reg[7]_i_2__0 ),
        .\b_assign_reg_132_reg[8]_i_3__0 (\b_assign_reg_132_reg[8]_i_3__0 ),
        .\b_assign_reg_132_reg[9]_i_2__0 (\b_assign_reg_132_reg[9]_i_2__0 ),
        .int_ap_start_reg(\rdata[0]_i_14_n_3 ),
        .int_gie_reg(\rdata[0]_i_15_n_3 ),
        .int_weight_1_read_reg(\rdata[31]_i_16_n_3 ),
        .int_weight_1_write_reg(int_weight_1_write_reg_n_3),
        .\rdata_reg[0] (int_weight_1_n_100),
        .\rdata_reg[0]_i_27 (\rdata_reg[0]_i_27 ),
        .\rdata_reg[0]_i_28 (int_weight_0_n_100),
        .\rdata_reg[1] (int_weight_1_n_101),
        .\rdata_reg[1]_i_24 (\rdata_reg[1]_i_24 ),
        .\rdata_reg[2] (int_weight_1_n_102),
        .\rdata_reg[2]_i_24 (\rdata_reg[2]_i_24 ),
        .\rdata_reg[31]_i_17 (\rdata_reg[31]_i_17 ),
        .\rdata_reg[31]_i_18 (\rdata_reg[31]_i_18_0 ),
        .\rdata_reg[3] (int_weight_1_n_103),
        .\rdata_reg[3]_i_24 (\rdata_reg[3]_i_24 ),
        .\rdata_reg[7] (int_weight_1_n_104),
        .\rdata_reg[7]_i_37 (\rdata_reg[7]_i_37 ),
        .\rstate_reg[0] (\rdata[31]_i_22_n_3 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_1_q0(weight_1_q0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    int_weight_1_read_i_1
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_1_read0));
  FDRE int_weight_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_1_read0),
        .Q(int_weight_1_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h02FF0202)) 
    int_weight_1_write_i_1
       (.I0(int_weight_9_write_i_2_n_3),
        .I1(s_axi_CTRL_AWADDR[8]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_1_write_reg_n_3),
        .O(int_weight_1_write_i_1_n_3));
  FDRE int_weight_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_1_write_i_1_n_3),
        .Q(int_weight_1_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29 int_weight_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__1 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__1 (\b_assign_reg_132_reg[0]_i_2__1 ),
        .\b_assign_reg_132_reg[10]_i_2__1 (\b_assign_reg_132_reg[10]_i_2__1 ),
        .\b_assign_reg_132_reg[11]_i_2__1 (\b_assign_reg_132_reg[11]_i_2__1 ),
        .\b_assign_reg_132_reg[12]_i_3__1 (\b_assign_reg_132_reg[12]_i_3__1 ),
        .\b_assign_reg_132_reg[13]_i_2__1 (\b_assign_reg_132_reg[13]_i_2__1 ),
        .\b_assign_reg_132_reg[14]_i_2__1 (\b_assign_reg_132_reg[14]_i_2__1 ),
        .\b_assign_reg_132_reg[15]_i_2__1 (\b_assign_reg_132_reg[15]_i_2__1 ),
        .\b_assign_reg_132_reg[16]_i_3__1 (\b_assign_reg_132_reg[16]_i_3__1 ),
        .\b_assign_reg_132_reg[17]_i_2__1 (\b_assign_reg_132_reg[17]_i_2__1 ),
        .\b_assign_reg_132_reg[18]_i_2__1 (\b_assign_reg_132_reg[18]_i_2__1 ),
        .\b_assign_reg_132_reg[19]_i_2__1 (\b_assign_reg_132_reg[19]_i_2__1 ),
        .\b_assign_reg_132_reg[1]_i_2__1 (\b_assign_reg_132_reg[1]_i_2__1 ),
        .\b_assign_reg_132_reg[20]_i_3__1 (\b_assign_reg_132_reg[20]_i_3__1 ),
        .\b_assign_reg_132_reg[21]_i_2__1 (\b_assign_reg_132_reg[21]_i_2__1 ),
        .\b_assign_reg_132_reg[22]_i_2__1 (\b_assign_reg_132_reg[22]_i_2__1 ),
        .\b_assign_reg_132_reg[23]_i_2__1 (\b_assign_reg_132_reg[23]_i_2__1 ),
        .\b_assign_reg_132_reg[24]_i_3__1 (\b_assign_reg_132_reg[24]_i_3__1 ),
        .\b_assign_reg_132_reg[25]_i_2__1 (\b_assign_reg_132_reg[25]_i_2__1 ),
        .\b_assign_reg_132_reg[26]_i_2__1 (\b_assign_reg_132_reg[26]_i_2__1 ),
        .\b_assign_reg_132_reg[27]_i_2__1 (\b_assign_reg_132_reg[27]_i_2__1 ),
        .\b_assign_reg_132_reg[28]_i_3__1 (\b_assign_reg_132_reg[28]_i_3__1 ),
        .\b_assign_reg_132_reg[29]_i_2__1 (\b_assign_reg_132_reg[29]_i_2__1 ),
        .\b_assign_reg_132_reg[2]_i_2__1 (\b_assign_reg_132_reg[2]_i_2__1 ),
        .\b_assign_reg_132_reg[30]_i_2__1 (\b_assign_reg_132_reg[30]_i_2__1 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_1 ),
        .\b_assign_reg_132_reg[31]_i_2__1 (\b_assign_reg_132_reg[31]_i_2__1_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__1 (\b_assign_reg_132_reg[3]_i_2__1 ),
        .\b_assign_reg_132_reg[4]_i_3__1 (\b_assign_reg_132_reg[4]_i_3__1 ),
        .\b_assign_reg_132_reg[5]_i_2__1 (\b_assign_reg_132_reg[5]_i_2__1 ),
        .\b_assign_reg_132_reg[6]_i_2__1 (\b_assign_reg_132_reg[6]_i_2__1 ),
        .\b_assign_reg_132_reg[7]_i_2__1 (\b_assign_reg_132_reg[7]_i_2__1 ),
        .\b_assign_reg_132_reg[8]_i_3__1 (\b_assign_reg_132_reg[8]_i_3__1 ),
        .\b_assign_reg_132_reg[9]_i_2__1 (\b_assign_reg_132_reg[9]_i_2__1 ),
        .\gen_write[1].mem_reg_0 ({\rdata_reg[31]_i_17 [31:8],\rdata_reg[31]_i_17 [6:4]}),
        .int_ap_done_reg(\rdata[1]_i_14_n_3 ),
        .\int_isr_reg[1] (\rdata[1]_i_10_n_3 ),
        .int_weight_1_read_reg(\rdata[31]_i_16_n_3 ),
        .int_weight_2_read_reg(\rdata[7]_i_24_n_3 ),
        .int_weight_2_write_reg(int_weight_2_write_reg_n_3),
        .\rdata_reg[0] (int_weight_2_n_128),
        .\rdata_reg[0]_i_26 (\rdata_reg[0]_i_26 ),
        .\rdata_reg[10] (int_weight_2_n_106),
        .\rdata_reg[10]_i_11 (\rdata_reg[10]_i_11 ),
        .\rdata_reg[10]_i_20 (\rdata_reg[10]_i_20 ),
        .\rdata_reg[10]_i_21 (int_weight_0_n_110),
        .\rdata_reg[11] (int_weight_2_n_107),
        .\rdata_reg[11]_i_11 (\rdata_reg[11]_i_11 ),
        .\rdata_reg[11]_i_20 (\rdata_reg[11]_i_20 ),
        .\rdata_reg[11]_i_21 (int_weight_0_n_111),
        .\rdata_reg[12] (int_weight_2_n_108),
        .\rdata_reg[12]_i_11 (\rdata_reg[12]_i_11 ),
        .\rdata_reg[12]_i_20 (\rdata_reg[12]_i_20 ),
        .\rdata_reg[12]_i_21 (int_weight_0_n_112),
        .\rdata_reg[13] (int_weight_2_n_109),
        .\rdata_reg[13]_i_11 (\rdata_reg[13]_i_11 ),
        .\rdata_reg[13]_i_20 (\rdata_reg[13]_i_20 ),
        .\rdata_reg[13]_i_21 (int_weight_0_n_113),
        .\rdata_reg[14] (int_weight_2_n_110),
        .\rdata_reg[14]_i_11 (\rdata_reg[14]_i_11 ),
        .\rdata_reg[14]_i_20 (\rdata_reg[14]_i_20 ),
        .\rdata_reg[14]_i_21 (int_weight_0_n_114),
        .\rdata_reg[15] (int_weight_2_n_111),
        .\rdata_reg[15]_i_11 (\rdata_reg[15]_i_11 ),
        .\rdata_reg[15]_i_20 (\rdata_reg[15]_i_20 ),
        .\rdata_reg[15]_i_21 (int_weight_0_n_115),
        .\rdata_reg[16] (int_weight_2_n_112),
        .\rdata_reg[16]_i_11 (\rdata_reg[16]_i_11 ),
        .\rdata_reg[16]_i_20 (\rdata_reg[16]_i_20 ),
        .\rdata_reg[16]_i_21 (int_weight_0_n_116),
        .\rdata_reg[17] (int_weight_2_n_113),
        .\rdata_reg[17]_i_11 (\rdata_reg[17]_i_11 ),
        .\rdata_reg[17]_i_20 (\rdata_reg[17]_i_20 ),
        .\rdata_reg[17]_i_21 (int_weight_0_n_117),
        .\rdata_reg[18] (int_weight_2_n_114),
        .\rdata_reg[18]_i_11 (\rdata_reg[18]_i_11 ),
        .\rdata_reg[18]_i_20 (\rdata_reg[18]_i_20 ),
        .\rdata_reg[18]_i_21 (int_weight_0_n_118),
        .\rdata_reg[19] (int_weight_2_n_115),
        .\rdata_reg[19]_i_11 (\rdata_reg[19]_i_11 ),
        .\rdata_reg[19]_i_20 (\rdata_reg[19]_i_20 ),
        .\rdata_reg[19]_i_21 (int_weight_0_n_119),
        .\rdata_reg[1] (int_weight_2_n_100),
        .\rdata_reg[1]_i_23 (\rdata_reg[1]_i_23 ),
        .\rdata_reg[1]_i_24 (int_weight_1_n_101),
        .\rdata_reg[1]_i_25 (int_weight_0_n_101),
        .\rdata_reg[20] (int_weight_2_n_116),
        .\rdata_reg[20]_i_11 (\rdata_reg[20]_i_11 ),
        .\rdata_reg[20]_i_20 (\rdata_reg[20]_i_20 ),
        .\rdata_reg[20]_i_21 (int_weight_0_n_120),
        .\rdata_reg[21] (int_weight_2_n_117),
        .\rdata_reg[21]_i_11 (\rdata_reg[21]_i_11 ),
        .\rdata_reg[21]_i_20 (\rdata_reg[21]_i_20 ),
        .\rdata_reg[21]_i_21 (int_weight_0_n_121),
        .\rdata_reg[22] (int_weight_2_n_118),
        .\rdata_reg[22]_i_11 (\rdata_reg[22]_i_11 ),
        .\rdata_reg[22]_i_20 (\rdata_reg[22]_i_20 ),
        .\rdata_reg[22]_i_21 (int_weight_0_n_122),
        .\rdata_reg[23] (int_weight_2_n_119),
        .\rdata_reg[23]_i_11 (\rdata_reg[23]_i_11 ),
        .\rdata_reg[23]_i_20 (\rdata_reg[23]_i_20 ),
        .\rdata_reg[23]_i_21 (int_weight_0_n_123),
        .\rdata_reg[24] (int_weight_2_n_120),
        .\rdata_reg[24]_i_11 (\rdata_reg[24]_i_11 ),
        .\rdata_reg[24]_i_20 (\rdata_reg[24]_i_20 ),
        .\rdata_reg[24]_i_21 (int_weight_0_n_124),
        .\rdata_reg[25] (int_weight_2_n_121),
        .\rdata_reg[25]_i_11 (\rdata_reg[25]_i_11 ),
        .\rdata_reg[25]_i_20 (\rdata_reg[25]_i_20 ),
        .\rdata_reg[25]_i_21 (int_weight_0_n_125),
        .\rdata_reg[26] (int_weight_2_n_122),
        .\rdata_reg[26]_i_11 (\rdata_reg[26]_i_11 ),
        .\rdata_reg[26]_i_20 (\rdata_reg[26]_i_20 ),
        .\rdata_reg[26]_i_21 (int_weight_0_n_126),
        .\rdata_reg[27] (int_weight_2_n_123),
        .\rdata_reg[27]_i_11 (\rdata_reg[27]_i_11 ),
        .\rdata_reg[27]_i_20 (\rdata_reg[27]_i_20 ),
        .\rdata_reg[27]_i_21 (int_weight_0_n_127),
        .\rdata_reg[28] (int_weight_2_n_124),
        .\rdata_reg[28]_i_11 (\rdata_reg[28]_i_11 ),
        .\rdata_reg[28]_i_20 (\rdata_reg[28]_i_20 ),
        .\rdata_reg[28]_i_21 (int_weight_0_n_128),
        .\rdata_reg[29] (int_weight_2_n_125),
        .\rdata_reg[29]_i_11 (\rdata_reg[29]_i_11 ),
        .\rdata_reg[29]_i_20 (\rdata_reg[29]_i_20 ),
        .\rdata_reg[29]_i_21 (int_weight_0_n_129),
        .\rdata_reg[30] (int_weight_2_n_126),
        .\rdata_reg[30]_i_11 (\rdata_reg[30]_i_11 ),
        .\rdata_reg[30]_i_20 (\rdata_reg[30]_i_20 ),
        .\rdata_reg[30]_i_21 (int_weight_0_n_130),
        .\rdata_reg[31] (int_weight_2_n_127),
        .\rdata_reg[31]_i_17 (\rdata_reg[31]_i_17_0 ),
        .\rdata_reg[31]_i_18 (\rdata_reg[31]_i_18_0 ),
        .\rdata_reg[31]_i_35 (\rdata_reg[31]_i_35 ),
        .\rdata_reg[31]_i_35_0 (\rdata_reg[31]_i_35_0 ),
        .\rdata_reg[31]_i_37 (int_weight_0_n_131),
        .\rdata_reg[4] (int_weight_2_n_101),
        .\rdata_reg[4]_i_11 (\rdata_reg[4]_i_11 ),
        .\rdata_reg[4]_i_20 (\rdata_reg[4]_i_20 ),
        .\rdata_reg[4]_i_21 (int_weight_0_n_105),
        .\rdata_reg[5] (int_weight_2_n_102),
        .\rdata_reg[5]_i_11 (\rdata_reg[5]_i_11 ),
        .\rdata_reg[5]_i_20 (\rdata_reg[5]_i_20 ),
        .\rdata_reg[5]_i_21 (int_weight_0_n_106),
        .\rdata_reg[6] (int_weight_2_n_103),
        .\rdata_reg[6]_i_11 (\rdata_reg[6]_i_11 ),
        .\rdata_reg[6]_i_20 (\rdata_reg[6]_i_20 ),
        .\rdata_reg[6]_i_21 (int_weight_0_n_107),
        .\rdata_reg[7]_i_26 (\rdata_reg[7]_i_26_0 ),
        .\rdata_reg[8] (int_weight_2_n_104),
        .\rdata_reg[8]_i_11 (\rdata_reg[8]_i_11 ),
        .\rdata_reg[8]_i_20 (\rdata_reg[8]_i_20 ),
        .\rdata_reg[8]_i_21 (int_weight_0_n_108),
        .\rdata_reg[9] (int_weight_2_n_105),
        .\rdata_reg[9]_i_11 (\rdata_reg[9]_i_11 ),
        .\rdata_reg[9]_i_20 (\rdata_reg[9]_i_20 ),
        .\rdata_reg[9]_i_21 (int_weight_0_n_109),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_2_q0(weight_2_q0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_weight_2_read_i_1
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_2_read0));
  FDRE int_weight_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_2_read0),
        .Q(int_weight_2_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    int_weight_2_write_i_1
       (.I0(s_axi_CTRL_AWADDR[8]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(int_weight_9_write_i_2_n_3),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_2_write_reg_n_3),
        .O(int_weight_2_write_i_1_n_3));
  FDRE int_weight_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_2_write_i_1_n_3),
        .Q(int_weight_2_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30 int_weight_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__2 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__2 (\b_assign_reg_132_reg[0]_i_2__2 ),
        .\b_assign_reg_132_reg[10]_i_2__2 (\b_assign_reg_132_reg[10]_i_2__2 ),
        .\b_assign_reg_132_reg[11]_i_2__2 (\b_assign_reg_132_reg[11]_i_2__2 ),
        .\b_assign_reg_132_reg[12]_i_3__2 (\b_assign_reg_132_reg[12]_i_3__2 ),
        .\b_assign_reg_132_reg[13]_i_2__2 (\b_assign_reg_132_reg[13]_i_2__2 ),
        .\b_assign_reg_132_reg[14]_i_2__2 (\b_assign_reg_132_reg[14]_i_2__2 ),
        .\b_assign_reg_132_reg[15]_i_2__2 (\b_assign_reg_132_reg[15]_i_2__2 ),
        .\b_assign_reg_132_reg[16]_i_3__2 (\b_assign_reg_132_reg[16]_i_3__2 ),
        .\b_assign_reg_132_reg[17]_i_2__2 (\b_assign_reg_132_reg[17]_i_2__2 ),
        .\b_assign_reg_132_reg[18]_i_2__2 (\b_assign_reg_132_reg[18]_i_2__2 ),
        .\b_assign_reg_132_reg[19]_i_2__2 (\b_assign_reg_132_reg[19]_i_2__2 ),
        .\b_assign_reg_132_reg[1]_i_2__2 (\b_assign_reg_132_reg[1]_i_2__2 ),
        .\b_assign_reg_132_reg[20]_i_3__2 (\b_assign_reg_132_reg[20]_i_3__2 ),
        .\b_assign_reg_132_reg[21]_i_2__2 (\b_assign_reg_132_reg[21]_i_2__2 ),
        .\b_assign_reg_132_reg[22]_i_2__2 (\b_assign_reg_132_reg[22]_i_2__2 ),
        .\b_assign_reg_132_reg[23]_i_2__2 (\b_assign_reg_132_reg[23]_i_2__2 ),
        .\b_assign_reg_132_reg[24]_i_3__2 (\b_assign_reg_132_reg[24]_i_3__2 ),
        .\b_assign_reg_132_reg[25]_i_2__2 (\b_assign_reg_132_reg[25]_i_2__2 ),
        .\b_assign_reg_132_reg[26]_i_2__2 (\b_assign_reg_132_reg[26]_i_2__2 ),
        .\b_assign_reg_132_reg[27]_i_2__2 (\b_assign_reg_132_reg[27]_i_2__2 ),
        .\b_assign_reg_132_reg[28]_i_3__2 (\b_assign_reg_132_reg[28]_i_3__2 ),
        .\b_assign_reg_132_reg[29]_i_2__2 (\b_assign_reg_132_reg[29]_i_2__2 ),
        .\b_assign_reg_132_reg[2]_i_2__2 (\b_assign_reg_132_reg[2]_i_2__2 ),
        .\b_assign_reg_132_reg[30]_i_2__2 (\b_assign_reg_132_reg[30]_i_2__2 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_2 ),
        .\b_assign_reg_132_reg[31]_i_2__2 (\b_assign_reg_132_reg[31]_i_2__2_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__2 (\b_assign_reg_132_reg[3]_i_2__2 ),
        .\b_assign_reg_132_reg[4]_i_3__2 (\b_assign_reg_132_reg[4]_i_3__2 ),
        .\b_assign_reg_132_reg[5]_i_2__2 (\b_assign_reg_132_reg[5]_i_2__2 ),
        .\b_assign_reg_132_reg[6]_i_2__2 (\b_assign_reg_132_reg[6]_i_2__2 ),
        .\b_assign_reg_132_reg[7]_i_2__2 (\b_assign_reg_132_reg[7]_i_2__2 ),
        .\b_assign_reg_132_reg[8]_i_3__2 (\b_assign_reg_132_reg[8]_i_3__2 ),
        .\b_assign_reg_132_reg[9]_i_2__2 (\b_assign_reg_132_reg[9]_i_2__2 ),
        .\gen_write[1].mem_reg_0 ({\rdata_reg[31]_i_35 [7],\rdata_reg[31]_i_35 [3:2]}),
        .int_weight_2_read_reg(\rdata[7]_i_24_n_3 ),
        .int_weight_3_read_reg(\rdata[0]_i_8_n_3 ),
        .int_weight_3_write_reg(int_weight_3_write_reg_n_3),
        .\rdata_reg[0]_i_10 (\rdata_reg[0]_i_10_0 ),
        .\rdata_reg[10] (int_weight_3_n_109),
        .\rdata_reg[10]_i_19 (\rdata_reg[10]_i_19 ),
        .\rdata_reg[11] (int_weight_3_n_110),
        .\rdata_reg[11]_i_19 (\rdata_reg[11]_i_19 ),
        .\rdata_reg[12] (int_weight_3_n_111),
        .\rdata_reg[12]_i_19 (\rdata_reg[12]_i_19 ),
        .\rdata_reg[13] (int_weight_3_n_112),
        .\rdata_reg[13]_i_19 (\rdata_reg[13]_i_19 ),
        .\rdata_reg[14] (int_weight_3_n_113),
        .\rdata_reg[14]_i_19 (\rdata_reg[14]_i_19 ),
        .\rdata_reg[15] (int_weight_3_n_114),
        .\rdata_reg[15]_i_19 (\rdata_reg[15]_i_19 ),
        .\rdata_reg[16] (int_weight_3_n_115),
        .\rdata_reg[16]_i_19 (\rdata_reg[16]_i_19 ),
        .\rdata_reg[17] (int_weight_3_n_116),
        .\rdata_reg[17]_i_19 (\rdata_reg[17]_i_19 ),
        .\rdata_reg[18] (int_weight_3_n_117),
        .\rdata_reg[18]_i_19 (\rdata_reg[18]_i_19 ),
        .\rdata_reg[19] (int_weight_3_n_118),
        .\rdata_reg[19]_i_19 (\rdata_reg[19]_i_19 ),
        .\rdata_reg[1] (int_weight_3_n_103),
        .\rdata_reg[1]_i_21 (\rdata_reg[1]_i_21 ),
        .\rdata_reg[20] (int_weight_3_n_119),
        .\rdata_reg[20]_i_19 (\rdata_reg[20]_i_19 ),
        .\rdata_reg[21] (int_weight_3_n_120),
        .\rdata_reg[21]_i_19 (\rdata_reg[21]_i_19 ),
        .\rdata_reg[22] (int_weight_3_n_121),
        .\rdata_reg[22]_i_19 (\rdata_reg[22]_i_19 ),
        .\rdata_reg[23] (int_weight_3_n_122),
        .\rdata_reg[23]_i_19 (\rdata_reg[23]_i_19 ),
        .\rdata_reg[24] (int_weight_3_n_123),
        .\rdata_reg[24]_i_19 (\rdata_reg[24]_i_19 ),
        .\rdata_reg[25] (int_weight_3_n_124),
        .\rdata_reg[25]_i_19 (\rdata_reg[25]_i_19 ),
        .\rdata_reg[26] (int_weight_3_n_125),
        .\rdata_reg[26]_i_19 (\rdata_reg[26]_i_19 ),
        .\rdata_reg[27] (int_weight_3_n_126),
        .\rdata_reg[27]_i_19 (\rdata_reg[27]_i_19 ),
        .\rdata_reg[28] (int_weight_3_n_127),
        .\rdata_reg[28]_i_19 (\rdata_reg[28]_i_19 ),
        .\rdata_reg[29] (int_weight_3_n_128),
        .\rdata_reg[29]_i_19 (\rdata_reg[29]_i_19 ),
        .\rdata_reg[2] (int_weight_3_n_100),
        .\rdata_reg[2]_i_18 (\rdata_reg[2]_i_18 ),
        .\rdata_reg[2]_i_23 (\rdata_reg[2]_i_23 ),
        .\rdata_reg[2]_i_24 (int_weight_1_n_102),
        .\rdata_reg[30] (int_weight_3_n_129),
        .\rdata_reg[30]_i_19 (\rdata_reg[30]_i_19 ),
        .\rdata_reg[31] (int_weight_3_n_130),
        .\rdata_reg[31]_i_34 (\rdata_reg[31]_i_34 ),
        .\rdata_reg[31]_i_34_0 (\rdata_reg[31]_i_34_0 ),
        .\rdata_reg[3] (int_weight_3_n_101),
        .\rdata_reg[3]_i_18 (\rdata_reg[3]_i_18 ),
        .\rdata_reg[3]_i_23 (\rdata_reg[3]_i_23 ),
        .\rdata_reg[3]_i_24 (int_weight_1_n_103),
        .\rdata_reg[4] (int_weight_3_n_104),
        .\rdata_reg[4]_i_19 (\rdata_reg[4]_i_19 ),
        .\rdata_reg[5] (int_weight_3_n_105),
        .\rdata_reg[5]_i_19 (\rdata_reg[5]_i_19 ),
        .\rdata_reg[6] (int_weight_3_n_106),
        .\rdata_reg[6]_i_19 (\rdata_reg[6]_i_19 ),
        .\rdata_reg[7] (int_weight_3_n_102),
        .\rdata_reg[7]_i_25 (\rdata_reg[7]_i_25 ),
        .\rdata_reg[7]_i_26 (\rdata_reg[7]_i_26_0 ),
        .\rdata_reg[7]_i_35 (\rdata_reg[7]_i_35 ),
        .\rdata_reg[7]_i_37 (int_weight_1_n_104),
        .\rdata_reg[8] (int_weight_3_n_107),
        .\rdata_reg[8]_i_19 (\rdata_reg[8]_i_19 ),
        .\rdata_reg[9] (int_weight_3_n_108),
        .\rdata_reg[9]_i_19 (\rdata_reg[9]_i_19 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_3_q0(weight_3_q0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_weight_3_read_i_1
       (.I0(int_weight_9_read_i_2_n_3),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(int_weight_3_read0));
  FDRE int_weight_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_3_read0),
        .Q(int_weight_3_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    int_weight_3_write_i_1
       (.I0(s_axi_CTRL_AWADDR[9]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(s_axi_CTRL_AWADDR[8]),
        .I3(int_weight_5_write_i_2_n_3),
        .I4(s_axi_CTRL_WVALID),
        .I5(int_weight_3_write_reg_n_3),
        .O(int_weight_3_write_i_1_n_3));
  FDRE int_weight_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_3_write_i_1_n_3),
        .Q(int_weight_3_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31 int_weight_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .D(p_0_in__0[0]),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__3 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__3 (\b_assign_reg_132_reg[0]_i_2__3 ),
        .\b_assign_reg_132_reg[10]_i_2__3 (\b_assign_reg_132_reg[10]_i_2__3 ),
        .\b_assign_reg_132_reg[11]_i_2__3 (\b_assign_reg_132_reg[11]_i_2__3 ),
        .\b_assign_reg_132_reg[12]_i_3__3 (\b_assign_reg_132_reg[12]_i_3__3 ),
        .\b_assign_reg_132_reg[13]_i_2__3 (\b_assign_reg_132_reg[13]_i_2__3 ),
        .\b_assign_reg_132_reg[14]_i_2__3 (\b_assign_reg_132_reg[14]_i_2__3 ),
        .\b_assign_reg_132_reg[15]_i_2__3 (\b_assign_reg_132_reg[15]_i_2__3 ),
        .\b_assign_reg_132_reg[16]_i_3__3 (\b_assign_reg_132_reg[16]_i_3__3 ),
        .\b_assign_reg_132_reg[17]_i_2__3 (\b_assign_reg_132_reg[17]_i_2__3 ),
        .\b_assign_reg_132_reg[18]_i_2__3 (\b_assign_reg_132_reg[18]_i_2__3 ),
        .\b_assign_reg_132_reg[19]_i_2__3 (\b_assign_reg_132_reg[19]_i_2__3 ),
        .\b_assign_reg_132_reg[1]_i_2__3 (\b_assign_reg_132_reg[1]_i_2__3 ),
        .\b_assign_reg_132_reg[20]_i_3__3 (\b_assign_reg_132_reg[20]_i_3__3 ),
        .\b_assign_reg_132_reg[21]_i_2__3 (\b_assign_reg_132_reg[21]_i_2__3 ),
        .\b_assign_reg_132_reg[22]_i_2__3 (\b_assign_reg_132_reg[22]_i_2__3 ),
        .\b_assign_reg_132_reg[23]_i_2__3 (\b_assign_reg_132_reg[23]_i_2__3 ),
        .\b_assign_reg_132_reg[24]_i_3__3 (\b_assign_reg_132_reg[24]_i_3__3 ),
        .\b_assign_reg_132_reg[25]_i_2__3 (\b_assign_reg_132_reg[25]_i_2__3 ),
        .\b_assign_reg_132_reg[26]_i_2__3 (\b_assign_reg_132_reg[26]_i_2__3 ),
        .\b_assign_reg_132_reg[27]_i_2__3 (\b_assign_reg_132_reg[27]_i_2__3 ),
        .\b_assign_reg_132_reg[28]_i_3__3 (\b_assign_reg_132_reg[28]_i_3__3 ),
        .\b_assign_reg_132_reg[29]_i_2__3 (\b_assign_reg_132_reg[29]_i_2__3 ),
        .\b_assign_reg_132_reg[2]_i_2__3 (\b_assign_reg_132_reg[2]_i_2__3 ),
        .\b_assign_reg_132_reg[30]_i_2__3 (\b_assign_reg_132_reg[30]_i_2__3 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_3 ),
        .\b_assign_reg_132_reg[31]_i_2__3 (\b_assign_reg_132_reg[31]_i_2__3_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__3 (\b_assign_reg_132_reg[3]_i_2__3 ),
        .\b_assign_reg_132_reg[4]_i_3__3 (\b_assign_reg_132_reg[4]_i_3__3 ),
        .\b_assign_reg_132_reg[5]_i_2__3 (\b_assign_reg_132_reg[5]_i_2__3 ),
        .\b_assign_reg_132_reg[6]_i_2__3 (\b_assign_reg_132_reg[6]_i_2__3 ),
        .\b_assign_reg_132_reg[7]_i_2__3 (\b_assign_reg_132_reg[7]_i_2__3 ),
        .\b_assign_reg_132_reg[8]_i_3__3 (\b_assign_reg_132_reg[8]_i_3__3 ),
        .\b_assign_reg_132_reg[9]_i_2__3 (\b_assign_reg_132_reg[9]_i_2__3 ),
        .\gen_write[1].mem_reg_0 (int_weight_9_n_105),
        .\gen_write[1].mem_reg_1 (\rdata_reg[31]_i_34 [0]),
        .\int_ctrl_reg[0] (int_weight_1_n_100),
        .int_weight_3_read_reg(\rdata[0]_i_8_n_3 ),
        .int_weight_4_read_reg(\rdata[31]_i_11_n_3 ),
        .int_weight_4_write_reg(int_weight_4_write_reg_n_3),
        .\rdata_reg[0]_i_10 (\rdata_reg[0]_i_10_0 ),
        .\rdata_reg[0]_i_18 (int_weight_8_n_128),
        .\rdata_reg[0]_i_21 (int_weight_7_n_100),
        .\rdata_reg[0]_i_24 (\rdata_reg[0]_i_24 ),
        .\rdata_reg[0]_i_26 (int_weight_2_n_128),
        .\rdata_reg[0]_i_9 (\rdata_reg[0]_i_9 ),
        .\rdata_reg[2] (int_weight_4_n_101),
        .\rdata_reg[2]_i_21 (\rdata_reg[2]_i_21 ),
        .\rdata_reg[31]_i_12 (\rdata_reg[31]_i_12 ),
        .\rdata_reg[31]_i_13 (\rdata_reg[31]_i_13_0 ),
        .\rdata_reg[3] (int_weight_4_n_102),
        .\rdata_reg[3]_i_21 (\rdata_reg[3]_i_21 ),
        .\rdata_reg[7] (int_weight_4_n_103),
        .\rdata_reg[7]_i_32 (\rdata_reg[7]_i_32 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_4_q0(weight_4_q0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    int_weight_4_read_i_1
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(int_weight_9_read_i_2_n_3),
        .I4(s_axi_CTRL_ARADDR[10]),
        .O(int_weight_4_read0));
  FDRE int_weight_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_4_read0),
        .Q(int_weight_4_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_weight_4_write_i_1
       (.I0(s_axi_CTRL_AWADDR[9]),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(aw_hs),
        .I3(int_weight_6_write_i_2_n_3),
        .I4(s_axi_CTRL_WVALID),
        .I5(int_weight_4_write_reg_n_3),
        .O(int_weight_4_write_i_1_n_3));
  FDRE int_weight_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_4_write_i_1_n_3),
        .Q(int_weight_4_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32 int_weight_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .D({p_0_in__0[31:8],p_0_in__0[6:4],p_0_in__0[1]}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__4 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__4 (\b_assign_reg_132_reg[0]_i_2__4 ),
        .\b_assign_reg_132_reg[10]_i_2__4 (\b_assign_reg_132_reg[10]_i_2__4 ),
        .\b_assign_reg_132_reg[11]_i_2__4 (\b_assign_reg_132_reg[11]_i_2__4 ),
        .\b_assign_reg_132_reg[12]_i_3__4 (\b_assign_reg_132_reg[12]_i_3__4 ),
        .\b_assign_reg_132_reg[13]_i_2__4 (\b_assign_reg_132_reg[13]_i_2__4 ),
        .\b_assign_reg_132_reg[14]_i_2__4 (\b_assign_reg_132_reg[14]_i_2__4 ),
        .\b_assign_reg_132_reg[15]_i_2__4 (\b_assign_reg_132_reg[15]_i_2__4 ),
        .\b_assign_reg_132_reg[16]_i_3__4 (\b_assign_reg_132_reg[16]_i_3__4 ),
        .\b_assign_reg_132_reg[17]_i_2__4 (\b_assign_reg_132_reg[17]_i_2__4 ),
        .\b_assign_reg_132_reg[18]_i_2__4 (\b_assign_reg_132_reg[18]_i_2__4 ),
        .\b_assign_reg_132_reg[19]_i_2__4 (\b_assign_reg_132_reg[19]_i_2__4 ),
        .\b_assign_reg_132_reg[1]_i_2__4 (\b_assign_reg_132_reg[1]_i_2__4 ),
        .\b_assign_reg_132_reg[20]_i_3__4 (\b_assign_reg_132_reg[20]_i_3__4 ),
        .\b_assign_reg_132_reg[21]_i_2__4 (\b_assign_reg_132_reg[21]_i_2__4 ),
        .\b_assign_reg_132_reg[22]_i_2__4 (\b_assign_reg_132_reg[22]_i_2__4 ),
        .\b_assign_reg_132_reg[23]_i_2__4 (\b_assign_reg_132_reg[23]_i_2__4 ),
        .\b_assign_reg_132_reg[24]_i_3__4 (\b_assign_reg_132_reg[24]_i_3__4 ),
        .\b_assign_reg_132_reg[25]_i_2__4 (\b_assign_reg_132_reg[25]_i_2__4 ),
        .\b_assign_reg_132_reg[26]_i_2__4 (\b_assign_reg_132_reg[26]_i_2__4 ),
        .\b_assign_reg_132_reg[27]_i_2__4 (\b_assign_reg_132_reg[27]_i_2__4 ),
        .\b_assign_reg_132_reg[28]_i_3__4 (\b_assign_reg_132_reg[28]_i_3__4 ),
        .\b_assign_reg_132_reg[29]_i_2__4 (\b_assign_reg_132_reg[29]_i_2__4 ),
        .\b_assign_reg_132_reg[2]_i_2__4 (\b_assign_reg_132_reg[2]_i_2__4 ),
        .\b_assign_reg_132_reg[30]_i_2__4 (\b_assign_reg_132_reg[30]_i_2__4 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_4 ),
        .\b_assign_reg_132_reg[31]_i_2__4 (\b_assign_reg_132_reg[31]_i_2__4_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__4 (\b_assign_reg_132_reg[3]_i_2__4 ),
        .\b_assign_reg_132_reg[4]_i_3__4 (\b_assign_reg_132_reg[4]_i_3__4 ),
        .\b_assign_reg_132_reg[5]_i_2__4 (\b_assign_reg_132_reg[5]_i_2__4 ),
        .\b_assign_reg_132_reg[6]_i_2__4 (\b_assign_reg_132_reg[6]_i_2__4 ),
        .\b_assign_reg_132_reg[7]_i_2__4 (\b_assign_reg_132_reg[7]_i_2__4 ),
        .\b_assign_reg_132_reg[8]_i_3__4 (\b_assign_reg_132_reg[8]_i_3__4 ),
        .\b_assign_reg_132_reg[9]_i_2__4 (\b_assign_reg_132_reg[9]_i_2__4 ),
        .\gen_write[1].mem_reg_0 (int_bias_n_76),
        .\gen_write[1].mem_reg_1 (int_bias_n_79),
        .\gen_write[1].mem_reg_10 (int_bias_n_89),
        .\gen_write[1].mem_reg_11 (int_bias_n_90),
        .\gen_write[1].mem_reg_12 (int_bias_n_91),
        .\gen_write[1].mem_reg_13 (int_bias_n_92),
        .\gen_write[1].mem_reg_14 (int_bias_n_93),
        .\gen_write[1].mem_reg_15 (int_bias_n_94),
        .\gen_write[1].mem_reg_16 (int_bias_n_95),
        .\gen_write[1].mem_reg_17 (int_bias_n_96),
        .\gen_write[1].mem_reg_18 (int_bias_n_97),
        .\gen_write[1].mem_reg_19 (int_bias_n_98),
        .\gen_write[1].mem_reg_2 (int_bias_n_80),
        .\gen_write[1].mem_reg_20 (int_bias_n_99),
        .\gen_write[1].mem_reg_21 (int_bias_n_100),
        .\gen_write[1].mem_reg_22 (int_bias_n_101),
        .\gen_write[1].mem_reg_23 (int_bias_n_102),
        .\gen_write[1].mem_reg_24 (int_bias_n_103),
        .\gen_write[1].mem_reg_25 (int_bias_n_104),
        .\gen_write[1].mem_reg_26 (int_bias_n_105),
        .\gen_write[1].mem_reg_27 (int_bias_n_106),
        .\gen_write[1].mem_reg_28 ({\rdata_reg[31]_i_12 [31:8],\rdata_reg[31]_i_12 [6:4],\rdata_reg[31]_i_12 [1]}),
        .\gen_write[1].mem_reg_3 (int_bias_n_81),
        .\gen_write[1].mem_reg_4 (int_bias_n_83),
        .\gen_write[1].mem_reg_5 (int_bias_n_84),
        .\gen_write[1].mem_reg_6 (int_bias_n_85),
        .\gen_write[1].mem_reg_7 (int_bias_n_86),
        .\gen_write[1].mem_reg_8 (int_bias_n_87),
        .\gen_write[1].mem_reg_9 (int_bias_n_88),
        .\int_isr_reg[1] (int_weight_2_n_100),
        .int_weight_4_read_reg(\rdata[31]_i_11_n_3 ),
        .int_weight_5_read_reg(\rdata[7]_i_12_n_3 ),
        .int_weight_5_write_reg(int_weight_5_write_reg_n_3),
        .\rdata_reg[0] (int_weight_5_n_128),
        .\rdata_reg[0]_i_32 (\rdata_reg[0]_i_32 ),
        .\rdata_reg[10]_i_11 (int_weight_2_n_106),
        .\rdata_reg[10]_i_14 (int_weight_9_n_112),
        .\rdata_reg[10]_i_15 (int_weight_8_n_106),
        .\rdata_reg[10]_i_18 (\rdata_reg[10]_i_18 ),
        .\rdata_reg[10]_i_19 (int_weight_3_n_109),
        .\rdata_reg[10]_i_8 (\rdata_reg[10]_i_8 ),
        .\rdata_reg[11]_i_11 (int_weight_2_n_107),
        .\rdata_reg[11]_i_14 (int_weight_9_n_113),
        .\rdata_reg[11]_i_15 (int_weight_8_n_107),
        .\rdata_reg[11]_i_18 (\rdata_reg[11]_i_18 ),
        .\rdata_reg[11]_i_19 (int_weight_3_n_110),
        .\rdata_reg[11]_i_8 (\rdata_reg[11]_i_8 ),
        .\rdata_reg[12]_i_11 (int_weight_2_n_108),
        .\rdata_reg[12]_i_14 (int_weight_9_n_114),
        .\rdata_reg[12]_i_15 (int_weight_8_n_108),
        .\rdata_reg[12]_i_18 (\rdata_reg[12]_i_18 ),
        .\rdata_reg[12]_i_19 (int_weight_3_n_111),
        .\rdata_reg[12]_i_8 (\rdata_reg[12]_i_8 ),
        .\rdata_reg[13]_i_11 (int_weight_2_n_109),
        .\rdata_reg[13]_i_14 (int_weight_9_n_115),
        .\rdata_reg[13]_i_15 (int_weight_8_n_109),
        .\rdata_reg[13]_i_18 (\rdata_reg[13]_i_18 ),
        .\rdata_reg[13]_i_19 (int_weight_3_n_112),
        .\rdata_reg[13]_i_8 (\rdata_reg[13]_i_8 ),
        .\rdata_reg[14]_i_11 (int_weight_2_n_110),
        .\rdata_reg[14]_i_14 (int_weight_9_n_116),
        .\rdata_reg[14]_i_15 (int_weight_8_n_110),
        .\rdata_reg[14]_i_18 (\rdata_reg[14]_i_18 ),
        .\rdata_reg[14]_i_19 (int_weight_3_n_113),
        .\rdata_reg[14]_i_8 (\rdata_reg[14]_i_8 ),
        .\rdata_reg[15]_i_11 (int_weight_2_n_111),
        .\rdata_reg[15]_i_14 (int_weight_9_n_117),
        .\rdata_reg[15]_i_15 (int_weight_8_n_111),
        .\rdata_reg[15]_i_18 (\rdata_reg[15]_i_18 ),
        .\rdata_reg[15]_i_19 (int_weight_3_n_114),
        .\rdata_reg[15]_i_8 (\rdata_reg[15]_i_8 ),
        .\rdata_reg[16]_i_11 (int_weight_2_n_112),
        .\rdata_reg[16]_i_14 (int_weight_9_n_118),
        .\rdata_reg[16]_i_15 (int_weight_8_n_112),
        .\rdata_reg[16]_i_18 (\rdata_reg[16]_i_18 ),
        .\rdata_reg[16]_i_19 (int_weight_3_n_115),
        .\rdata_reg[16]_i_8 (\rdata_reg[16]_i_8 ),
        .\rdata_reg[17]_i_11 (int_weight_2_n_113),
        .\rdata_reg[17]_i_14 (int_weight_9_n_119),
        .\rdata_reg[17]_i_15 (int_weight_8_n_113),
        .\rdata_reg[17]_i_18 (\rdata_reg[17]_i_18 ),
        .\rdata_reg[17]_i_19 (int_weight_3_n_116),
        .\rdata_reg[17]_i_8 (\rdata_reg[17]_i_8 ),
        .\rdata_reg[18]_i_11 (int_weight_2_n_114),
        .\rdata_reg[18]_i_14 (int_weight_9_n_120),
        .\rdata_reg[18]_i_15 (int_weight_8_n_114),
        .\rdata_reg[18]_i_18 (\rdata_reg[18]_i_18 ),
        .\rdata_reg[18]_i_19 (int_weight_3_n_117),
        .\rdata_reg[18]_i_8 (\rdata_reg[18]_i_8 ),
        .\rdata_reg[19]_i_11 (int_weight_2_n_115),
        .\rdata_reg[19]_i_14 (int_weight_9_n_121),
        .\rdata_reg[19]_i_15 (int_weight_8_n_115),
        .\rdata_reg[19]_i_18 (\rdata_reg[19]_i_18 ),
        .\rdata_reg[19]_i_19 (int_weight_3_n_118),
        .\rdata_reg[19]_i_8 (\rdata_reg[19]_i_8 ),
        .\rdata_reg[1]_i_16 (int_weight_9_n_106),
        .\rdata_reg[1]_i_17 (int_weight_8_n_100),
        .\rdata_reg[1]_i_20 (\rdata_reg[1]_i_20 ),
        .\rdata_reg[1]_i_21 (int_weight_3_n_103),
        .\rdata_reg[1]_i_8 (\rdata_reg[1]_i_8 ),
        .\rdata_reg[20]_i_11 (int_weight_2_n_116),
        .\rdata_reg[20]_i_14 (int_weight_9_n_122),
        .\rdata_reg[20]_i_15 (int_weight_8_n_116),
        .\rdata_reg[20]_i_18 (\rdata_reg[20]_i_18 ),
        .\rdata_reg[20]_i_19 (int_weight_3_n_119),
        .\rdata_reg[20]_i_8 (\rdata_reg[20]_i_8 ),
        .\rdata_reg[21]_i_11 (int_weight_2_n_117),
        .\rdata_reg[21]_i_14 (int_weight_9_n_123),
        .\rdata_reg[21]_i_15 (int_weight_8_n_117),
        .\rdata_reg[21]_i_18 (\rdata_reg[21]_i_18 ),
        .\rdata_reg[21]_i_19 (int_weight_3_n_120),
        .\rdata_reg[21]_i_8 (\rdata_reg[21]_i_8 ),
        .\rdata_reg[22]_i_11 (int_weight_2_n_118),
        .\rdata_reg[22]_i_14 (int_weight_9_n_124),
        .\rdata_reg[22]_i_15 (int_weight_8_n_118),
        .\rdata_reg[22]_i_18 (\rdata_reg[22]_i_18 ),
        .\rdata_reg[22]_i_19 (int_weight_3_n_121),
        .\rdata_reg[22]_i_8 (\rdata_reg[22]_i_8 ),
        .\rdata_reg[23]_i_11 (int_weight_2_n_119),
        .\rdata_reg[23]_i_14 (int_weight_9_n_125),
        .\rdata_reg[23]_i_15 (int_weight_8_n_119),
        .\rdata_reg[23]_i_18 (\rdata_reg[23]_i_18 ),
        .\rdata_reg[23]_i_19 (int_weight_3_n_122),
        .\rdata_reg[23]_i_8 (\rdata_reg[23]_i_8 ),
        .\rdata_reg[24]_i_11 (int_weight_2_n_120),
        .\rdata_reg[24]_i_14 (int_weight_9_n_126),
        .\rdata_reg[24]_i_15 (int_weight_8_n_120),
        .\rdata_reg[24]_i_18 (\rdata_reg[24]_i_18 ),
        .\rdata_reg[24]_i_19 (int_weight_3_n_123),
        .\rdata_reg[24]_i_8 (\rdata_reg[24]_i_8 ),
        .\rdata_reg[25]_i_11 (int_weight_2_n_121),
        .\rdata_reg[25]_i_14 (int_weight_9_n_127),
        .\rdata_reg[25]_i_15 (int_weight_8_n_121),
        .\rdata_reg[25]_i_18 (\rdata_reg[25]_i_18 ),
        .\rdata_reg[25]_i_19 (int_weight_3_n_124),
        .\rdata_reg[25]_i_8 (\rdata_reg[25]_i_8 ),
        .\rdata_reg[26]_i_11 (int_weight_2_n_122),
        .\rdata_reg[26]_i_14 (int_weight_9_n_128),
        .\rdata_reg[26]_i_15 (int_weight_8_n_122),
        .\rdata_reg[26]_i_18 (\rdata_reg[26]_i_18 ),
        .\rdata_reg[26]_i_19 (int_weight_3_n_125),
        .\rdata_reg[26]_i_8 (\rdata_reg[26]_i_8 ),
        .\rdata_reg[27]_i_11 (int_weight_2_n_123),
        .\rdata_reg[27]_i_14 (int_weight_9_n_129),
        .\rdata_reg[27]_i_15 (int_weight_8_n_123),
        .\rdata_reg[27]_i_18 (\rdata_reg[27]_i_18 ),
        .\rdata_reg[27]_i_19 (int_weight_3_n_126),
        .\rdata_reg[27]_i_8 (\rdata_reg[27]_i_8 ),
        .\rdata_reg[28]_i_11 (int_weight_2_n_124),
        .\rdata_reg[28]_i_14 (int_weight_9_n_130),
        .\rdata_reg[28]_i_15 (int_weight_8_n_124),
        .\rdata_reg[28]_i_18 (\rdata_reg[28]_i_18 ),
        .\rdata_reg[28]_i_19 (int_weight_3_n_127),
        .\rdata_reg[28]_i_8 (\rdata_reg[28]_i_8 ),
        .\rdata_reg[29]_i_11 (int_weight_2_n_125),
        .\rdata_reg[29]_i_14 (int_weight_9_n_131),
        .\rdata_reg[29]_i_15 (int_weight_8_n_125),
        .\rdata_reg[29]_i_18 (\rdata_reg[29]_i_18 ),
        .\rdata_reg[29]_i_19 (int_weight_3_n_128),
        .\rdata_reg[29]_i_8 (\rdata_reg[29]_i_8 ),
        .\rdata_reg[30]_i_11 (int_weight_2_n_126),
        .\rdata_reg[30]_i_14 (int_weight_9_n_132),
        .\rdata_reg[30]_i_15 (int_weight_8_n_126),
        .\rdata_reg[30]_i_18 (\rdata_reg[30]_i_18 ),
        .\rdata_reg[30]_i_19 (int_weight_3_n_129),
        .\rdata_reg[30]_i_8 (\rdata_reg[30]_i_8 ),
        .\rdata_reg[31]_i_12 (\rdata_reg[31]_i_12_0 ),
        .\rdata_reg[31]_i_13 (\rdata_reg[31]_i_13_0 ),
        .\rdata_reg[31]_i_17 (int_weight_2_n_127),
        .\rdata_reg[31]_i_24 (int_weight_9_n_133),
        .\rdata_reg[31]_i_27 (int_weight_8_n_127),
        .\rdata_reg[31]_i_31 (\rdata_reg[31]_i_31 ),
        .\rdata_reg[31]_i_31_0 (\rdata_reg[31]_i_31_0 ),
        .\rdata_reg[31]_i_34 (int_weight_3_n_130),
        .\rdata_reg[4]_i_11 (int_weight_2_n_101),
        .\rdata_reg[4]_i_14 (int_weight_9_n_107),
        .\rdata_reg[4]_i_15 (int_weight_8_n_101),
        .\rdata_reg[4]_i_18 (\rdata_reg[4]_i_18 ),
        .\rdata_reg[4]_i_19 (int_weight_3_n_104),
        .\rdata_reg[4]_i_8 (\rdata_reg[4]_i_8 ),
        .\rdata_reg[5]_i_11 (int_weight_2_n_102),
        .\rdata_reg[5]_i_14 (int_weight_9_n_108),
        .\rdata_reg[5]_i_15 (int_weight_8_n_102),
        .\rdata_reg[5]_i_18 (\rdata_reg[5]_i_18 ),
        .\rdata_reg[5]_i_19 (int_weight_3_n_105),
        .\rdata_reg[5]_i_8 (\rdata_reg[5]_i_8 ),
        .\rdata_reg[6]_i_11 (int_weight_2_n_103),
        .\rdata_reg[6]_i_14 (int_weight_9_n_109),
        .\rdata_reg[6]_i_15 (int_weight_8_n_103),
        .\rdata_reg[6]_i_18 (\rdata_reg[6]_i_18 ),
        .\rdata_reg[6]_i_19 (int_weight_3_n_106),
        .\rdata_reg[6]_i_8 (\rdata_reg[6]_i_8 ),
        .\rdata_reg[7]_i_14 (\rdata_reg[7]_i_14_0 ),
        .\rdata_reg[8]_i_11 (int_weight_2_n_104),
        .\rdata_reg[8]_i_14 (int_weight_9_n_110),
        .\rdata_reg[8]_i_15 (int_weight_8_n_104),
        .\rdata_reg[8]_i_18 (\rdata_reg[8]_i_18 ),
        .\rdata_reg[8]_i_19 (int_weight_3_n_107),
        .\rdata_reg[8]_i_8 (\rdata_reg[8]_i_8 ),
        .\rdata_reg[9]_i_11 (int_weight_2_n_105),
        .\rdata_reg[9]_i_14 (int_weight_9_n_111),
        .\rdata_reg[9]_i_15 (int_weight_8_n_105),
        .\rdata_reg[9]_i_18 (\rdata_reg[9]_i_18 ),
        .\rdata_reg[9]_i_19 (int_weight_3_n_108),
        .\rdata_reg[9]_i_8 (\rdata_reg[9]_i_8 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_5_q0(weight_5_q0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    int_weight_5_read_i_1
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(int_weight_9_read_i_2_n_3),
        .I4(s_axi_CTRL_ARADDR[10]),
        .O(int_weight_5_read0));
  FDRE int_weight_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_5_read0),
        .Q(int_weight_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_weight_5_write_i_1
       (.I0(s_axi_CTRL_AWADDR[9]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(s_axi_CTRL_AWADDR[8]),
        .I3(int_weight_5_write_i_2_n_3),
        .I4(s_axi_CTRL_WVALID),
        .I5(int_weight_5_write_reg_n_3),
        .O(int_weight_5_write_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    int_weight_5_write_i_2
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_AWADDR[10]),
        .O(int_weight_5_write_i_2_n_3));
  FDRE int_weight_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_5_write_i_1_n_3),
        .Q(int_weight_5_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33 int_weight_6
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__5 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__5 (\b_assign_reg_132_reg[0]_i_2__5 ),
        .\b_assign_reg_132_reg[10]_i_2__5 (\b_assign_reg_132_reg[10]_i_2__5 ),
        .\b_assign_reg_132_reg[11]_i_2__5 (\b_assign_reg_132_reg[11]_i_2__5 ),
        .\b_assign_reg_132_reg[12]_i_3__5 (\b_assign_reg_132_reg[12]_i_3__5 ),
        .\b_assign_reg_132_reg[13]_i_2__5 (\b_assign_reg_132_reg[13]_i_2__5 ),
        .\b_assign_reg_132_reg[14]_i_2__5 (\b_assign_reg_132_reg[14]_i_2__5 ),
        .\b_assign_reg_132_reg[15]_i_2__5 (\b_assign_reg_132_reg[15]_i_2__5 ),
        .\b_assign_reg_132_reg[16]_i_3__5 (\b_assign_reg_132_reg[16]_i_3__5 ),
        .\b_assign_reg_132_reg[17]_i_2__5 (\b_assign_reg_132_reg[17]_i_2__5 ),
        .\b_assign_reg_132_reg[18]_i_2__5 (\b_assign_reg_132_reg[18]_i_2__5 ),
        .\b_assign_reg_132_reg[19]_i_2__5 (\b_assign_reg_132_reg[19]_i_2__5 ),
        .\b_assign_reg_132_reg[1]_i_2__5 (\b_assign_reg_132_reg[1]_i_2__5 ),
        .\b_assign_reg_132_reg[20]_i_3__5 (\b_assign_reg_132_reg[20]_i_3__5 ),
        .\b_assign_reg_132_reg[21]_i_2__5 (\b_assign_reg_132_reg[21]_i_2__5 ),
        .\b_assign_reg_132_reg[22]_i_2__5 (\b_assign_reg_132_reg[22]_i_2__5 ),
        .\b_assign_reg_132_reg[23]_i_2__5 (\b_assign_reg_132_reg[23]_i_2__5 ),
        .\b_assign_reg_132_reg[24]_i_3__5 (\b_assign_reg_132_reg[24]_i_3__5 ),
        .\b_assign_reg_132_reg[25]_i_2__5 (\b_assign_reg_132_reg[25]_i_2__5 ),
        .\b_assign_reg_132_reg[26]_i_2__5 (\b_assign_reg_132_reg[26]_i_2__5 ),
        .\b_assign_reg_132_reg[27]_i_2__5 (\b_assign_reg_132_reg[27]_i_2__5 ),
        .\b_assign_reg_132_reg[28]_i_3__5 (\b_assign_reg_132_reg[28]_i_3__5 ),
        .\b_assign_reg_132_reg[29]_i_2__5 (\b_assign_reg_132_reg[29]_i_2__5 ),
        .\b_assign_reg_132_reg[2]_i_2__5 (\b_assign_reg_132_reg[2]_i_2__5 ),
        .\b_assign_reg_132_reg[30]_i_2__5 (\b_assign_reg_132_reg[30]_i_2__5 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_5 ),
        .\b_assign_reg_132_reg[31]_i_2__5 (\b_assign_reg_132_reg[31]_i_2__5_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__5 (\b_assign_reg_132_reg[3]_i_2__5 ),
        .\b_assign_reg_132_reg[4]_i_3__5 (\b_assign_reg_132_reg[4]_i_3__5 ),
        .\b_assign_reg_132_reg[5]_i_2__5 (\b_assign_reg_132_reg[5]_i_2__5 ),
        .\b_assign_reg_132_reg[6]_i_2__5 (\b_assign_reg_132_reg[6]_i_2__5 ),
        .\b_assign_reg_132_reg[7]_i_2__5 (\b_assign_reg_132_reg[7]_i_2__5 ),
        .\b_assign_reg_132_reg[8]_i_3__5 (\b_assign_reg_132_reg[8]_i_3__5 ),
        .\b_assign_reg_132_reg[9]_i_2__5 (\b_assign_reg_132_reg[9]_i_2__5 ),
        .\gen_write[1].mem_reg_0 ({\rdata_reg[31]_i_31 [7],\rdata_reg[31]_i_31 [3:2]}),
        .int_weight_5_read_reg(\rdata[7]_i_12_n_3 ),
        .int_weight_6_read_reg(\rdata[0]_i_20_n_3 ),
        .int_weight_6_write_reg(int_weight_6_write_reg_n_3),
        .\rdata_reg[0]_i_22 (\rdata_reg[0]_i_22_0 ),
        .\rdata_reg[10] (int_weight_6_n_109),
        .\rdata_reg[10]_i_23 (\rdata_reg[10]_i_23 ),
        .\rdata_reg[11] (int_weight_6_n_110),
        .\rdata_reg[11]_i_23 (\rdata_reg[11]_i_23 ),
        .\rdata_reg[12] (int_weight_6_n_111),
        .\rdata_reg[12]_i_23 (\rdata_reg[12]_i_23 ),
        .\rdata_reg[13] (int_weight_6_n_112),
        .\rdata_reg[13]_i_23 (\rdata_reg[13]_i_23 ),
        .\rdata_reg[14] (int_weight_6_n_113),
        .\rdata_reg[14]_i_23 (\rdata_reg[14]_i_23 ),
        .\rdata_reg[15] (int_weight_6_n_114),
        .\rdata_reg[15]_i_23 (\rdata_reg[15]_i_23 ),
        .\rdata_reg[16] (int_weight_6_n_115),
        .\rdata_reg[16]_i_23 (\rdata_reg[16]_i_23 ),
        .\rdata_reg[17] (int_weight_6_n_116),
        .\rdata_reg[17]_i_23 (\rdata_reg[17]_i_23 ),
        .\rdata_reg[18] (int_weight_6_n_117),
        .\rdata_reg[18]_i_23 (\rdata_reg[18]_i_23 ),
        .\rdata_reg[19] (int_weight_6_n_118),
        .\rdata_reg[19]_i_23 (\rdata_reg[19]_i_23 ),
        .\rdata_reg[1] (int_weight_6_n_103),
        .\rdata_reg[1]_i_27 (\rdata_reg[1]_i_27 ),
        .\rdata_reg[20] (int_weight_6_n_119),
        .\rdata_reg[20]_i_23 (\rdata_reg[20]_i_23 ),
        .\rdata_reg[21] (int_weight_6_n_120),
        .\rdata_reg[21]_i_23 (\rdata_reg[21]_i_23 ),
        .\rdata_reg[22] (int_weight_6_n_121),
        .\rdata_reg[22]_i_23 (\rdata_reg[22]_i_23 ),
        .\rdata_reg[23] (int_weight_6_n_122),
        .\rdata_reg[23]_i_23 (\rdata_reg[23]_i_23 ),
        .\rdata_reg[24] (int_weight_6_n_123),
        .\rdata_reg[24]_i_23 (\rdata_reg[24]_i_23 ),
        .\rdata_reg[25] (int_weight_6_n_124),
        .\rdata_reg[25]_i_23 (\rdata_reg[25]_i_23 ),
        .\rdata_reg[26] (int_weight_6_n_125),
        .\rdata_reg[26]_i_23 (\rdata_reg[26]_i_23 ),
        .\rdata_reg[27] (int_weight_6_n_126),
        .\rdata_reg[27]_i_23 (\rdata_reg[27]_i_23 ),
        .\rdata_reg[28] (int_weight_6_n_127),
        .\rdata_reg[28]_i_23 (\rdata_reg[28]_i_23 ),
        .\rdata_reg[29] (int_weight_6_n_128),
        .\rdata_reg[29]_i_23 (\rdata_reg[29]_i_23 ),
        .\rdata_reg[2] (int_weight_6_n_100),
        .\rdata_reg[2]_i_10 (\rdata_reg[2]_i_10 ),
        .\rdata_reg[2]_i_20 (\rdata_reg[2]_i_20 ),
        .\rdata_reg[2]_i_21 (int_weight_4_n_101),
        .\rdata_reg[30] (int_weight_6_n_129),
        .\rdata_reg[30]_i_23 (\rdata_reg[30]_i_23 ),
        .\rdata_reg[31] (int_weight_6_n_130),
        .\rdata_reg[31]_i_44 (\rdata_reg[31]_i_44 ),
        .\rdata_reg[31]_i_44_0 (\rdata_reg[31]_i_44_0 ),
        .\rdata_reg[3] (int_weight_6_n_101),
        .\rdata_reg[3]_i_10 (\rdata_reg[3]_i_10 ),
        .\rdata_reg[3]_i_20 (\rdata_reg[3]_i_20 ),
        .\rdata_reg[3]_i_21 (int_weight_4_n_102),
        .\rdata_reg[4] (int_weight_6_n_104),
        .\rdata_reg[4]_i_23 (\rdata_reg[4]_i_23 ),
        .\rdata_reg[5] (int_weight_6_n_105),
        .\rdata_reg[5]_i_23 (\rdata_reg[5]_i_23 ),
        .\rdata_reg[6] (int_weight_6_n_106),
        .\rdata_reg[6]_i_23 (\rdata_reg[6]_i_23 ),
        .\rdata_reg[7] (int_weight_6_n_102),
        .\rdata_reg[7]_i_13 (\rdata_reg[7]_i_13 ),
        .\rdata_reg[7]_i_14 (\rdata_reg[7]_i_14_0 ),
        .\rdata_reg[7]_i_29 (\rdata_reg[7]_i_29 ),
        .\rdata_reg[7]_i_32 (int_weight_4_n_103),
        .\rdata_reg[8] (int_weight_6_n_107),
        .\rdata_reg[8]_i_23 (\rdata_reg[8]_i_23 ),
        .\rdata_reg[9] (int_weight_6_n_108),
        .\rdata_reg[9]_i_23 (\rdata_reg[9]_i_23 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_6_q0(weight_6_q0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    int_weight_6_read_i_1
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(int_weight_9_read_i_2_n_3),
        .I4(s_axi_CTRL_ARADDR[10]),
        .O(int_weight_6_read0));
  FDRE int_weight_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_6_read0),
        .Q(int_weight_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    int_weight_6_write_i_1
       (.I0(s_axi_CTRL_AWADDR[9]),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(aw_hs),
        .I3(int_weight_6_write_i_2_n_3),
        .I4(s_axi_CTRL_WVALID),
        .I5(int_weight_6_write_reg_n_3),
        .O(int_weight_6_write_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_weight_6_write_i_2
       (.I0(s_axi_CTRL_AWADDR[8]),
        .I1(s_axi_CTRL_AWADDR[11]),
        .O(int_weight_6_write_i_2_n_3));
  FDRE int_weight_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_6_write_i_1_n_3),
        .Q(int_weight_6_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34 int_weight_7
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__6 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__6 (\b_assign_reg_132_reg[0]_i_2__6 ),
        .\b_assign_reg_132_reg[10]_i_2__6 (\b_assign_reg_132_reg[10]_i_2__6 ),
        .\b_assign_reg_132_reg[11]_i_2__6 (\b_assign_reg_132_reg[11]_i_2__6 ),
        .\b_assign_reg_132_reg[12]_i_3__6 (\b_assign_reg_132_reg[12]_i_3__6 ),
        .\b_assign_reg_132_reg[13]_i_2__6 (\b_assign_reg_132_reg[13]_i_2__6 ),
        .\b_assign_reg_132_reg[14]_i_2__6 (\b_assign_reg_132_reg[14]_i_2__6 ),
        .\b_assign_reg_132_reg[15]_i_2__6 (\b_assign_reg_132_reg[15]_i_2__6 ),
        .\b_assign_reg_132_reg[16]_i_3__6 (\b_assign_reg_132_reg[16]_i_3__6 ),
        .\b_assign_reg_132_reg[17]_i_2__6 (\b_assign_reg_132_reg[17]_i_2__6 ),
        .\b_assign_reg_132_reg[18]_i_2__6 (\b_assign_reg_132_reg[18]_i_2__6 ),
        .\b_assign_reg_132_reg[19]_i_2__6 (\b_assign_reg_132_reg[19]_i_2__6 ),
        .\b_assign_reg_132_reg[1]_i_2__6 (\b_assign_reg_132_reg[1]_i_2__6 ),
        .\b_assign_reg_132_reg[20]_i_3__6 (\b_assign_reg_132_reg[20]_i_3__6 ),
        .\b_assign_reg_132_reg[21]_i_2__6 (\b_assign_reg_132_reg[21]_i_2__6 ),
        .\b_assign_reg_132_reg[22]_i_2__6 (\b_assign_reg_132_reg[22]_i_2__6 ),
        .\b_assign_reg_132_reg[23]_i_2__6 (\b_assign_reg_132_reg[23]_i_2__6 ),
        .\b_assign_reg_132_reg[24]_i_3__6 (\b_assign_reg_132_reg[24]_i_3__6 ),
        .\b_assign_reg_132_reg[25]_i_2__6 (\b_assign_reg_132_reg[25]_i_2__6 ),
        .\b_assign_reg_132_reg[26]_i_2__6 (\b_assign_reg_132_reg[26]_i_2__6 ),
        .\b_assign_reg_132_reg[27]_i_2__6 (\b_assign_reg_132_reg[27]_i_2__6 ),
        .\b_assign_reg_132_reg[28]_i_3__6 (\b_assign_reg_132_reg[28]_i_3__6 ),
        .\b_assign_reg_132_reg[29]_i_2__6 (\b_assign_reg_132_reg[29]_i_2__6 ),
        .\b_assign_reg_132_reg[2]_i_2__6 (\b_assign_reg_132_reg[2]_i_2__6 ),
        .\b_assign_reg_132_reg[30]_i_2__6 (\b_assign_reg_132_reg[30]_i_2__6 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_6 ),
        .\b_assign_reg_132_reg[31]_i_2__6 (\b_assign_reg_132_reg[31]_i_2__6_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__6 (\b_assign_reg_132_reg[3]_i_2__6 ),
        .\b_assign_reg_132_reg[4]_i_3__6 (\b_assign_reg_132_reg[4]_i_3__6 ),
        .\b_assign_reg_132_reg[5]_i_2__6 (\b_assign_reg_132_reg[5]_i_2__6 ),
        .\b_assign_reg_132_reg[6]_i_2__6 (\b_assign_reg_132_reg[6]_i_2__6 ),
        .\b_assign_reg_132_reg[7]_i_2__6 (\b_assign_reg_132_reg[7]_i_2__6 ),
        .\b_assign_reg_132_reg[8]_i_3__6 (\b_assign_reg_132_reg[8]_i_3__6 ),
        .\b_assign_reg_132_reg[9]_i_2__6 (\b_assign_reg_132_reg[9]_i_2__6 ),
        .\gen_write[1].mem_reg_0 (\rdata_reg[31]_i_44 [0]),
        .int_weight_6_read_reg(\rdata[0]_i_20_n_3 ),
        .int_weight_7_read_reg(\rdata[7]_i_20_n_3 ),
        .int_weight_7_write_reg(int_weight_7_write_reg_n_3),
        .\rdata_reg[0] (int_weight_7_n_100),
        .\rdata_reg[0]_i_21 (\rdata_reg[0]_i_21 ),
        .\rdata_reg[0]_i_22 (\rdata_reg[0]_i_22_0 ),
        .\rdata_reg[0]_i_30 (\rdata_reg[0]_i_30 ),
        .\rdata_reg[0]_i_32 (int_weight_5_n_128),
        .\rdata_reg[10] (int_weight_7_n_110),
        .\rdata_reg[10]_i_22 (\rdata_reg[10]_i_22 ),
        .\rdata_reg[11] (int_weight_7_n_111),
        .\rdata_reg[11]_i_22 (\rdata_reg[11]_i_22 ),
        .\rdata_reg[12] (int_weight_7_n_112),
        .\rdata_reg[12]_i_22 (\rdata_reg[12]_i_22 ),
        .\rdata_reg[13] (int_weight_7_n_113),
        .\rdata_reg[13]_i_22 (\rdata_reg[13]_i_22 ),
        .\rdata_reg[14] (int_weight_7_n_114),
        .\rdata_reg[14]_i_22 (\rdata_reg[14]_i_22 ),
        .\rdata_reg[15] (int_weight_7_n_115),
        .\rdata_reg[15]_i_22 (\rdata_reg[15]_i_22 ),
        .\rdata_reg[16] (int_weight_7_n_116),
        .\rdata_reg[16]_i_22 (\rdata_reg[16]_i_22 ),
        .\rdata_reg[17] (int_weight_7_n_117),
        .\rdata_reg[17]_i_22 (\rdata_reg[17]_i_22 ),
        .\rdata_reg[18] (int_weight_7_n_118),
        .\rdata_reg[18]_i_22 (\rdata_reg[18]_i_22 ),
        .\rdata_reg[19] (int_weight_7_n_119),
        .\rdata_reg[19]_i_22 (\rdata_reg[19]_i_22 ),
        .\rdata_reg[1] (int_weight_7_n_101),
        .\rdata_reg[1]_i_26 (\rdata_reg[1]_i_26 ),
        .\rdata_reg[20] (int_weight_7_n_120),
        .\rdata_reg[20]_i_22 (\rdata_reg[20]_i_22 ),
        .\rdata_reg[21] (int_weight_7_n_121),
        .\rdata_reg[21]_i_22 (\rdata_reg[21]_i_22 ),
        .\rdata_reg[22] (int_weight_7_n_122),
        .\rdata_reg[22]_i_22 (\rdata_reg[22]_i_22 ),
        .\rdata_reg[23] (int_weight_7_n_123),
        .\rdata_reg[23]_i_22 (\rdata_reg[23]_i_22 ),
        .\rdata_reg[24] (int_weight_7_n_124),
        .\rdata_reg[24]_i_22 (\rdata_reg[24]_i_22 ),
        .\rdata_reg[25] (int_weight_7_n_125),
        .\rdata_reg[25]_i_22 (\rdata_reg[25]_i_22 ),
        .\rdata_reg[26] (int_weight_7_n_126),
        .\rdata_reg[26]_i_22 (\rdata_reg[26]_i_22 ),
        .\rdata_reg[27] (int_weight_7_n_127),
        .\rdata_reg[27]_i_22 (\rdata_reg[27]_i_22 ),
        .\rdata_reg[28] (int_weight_7_n_128),
        .\rdata_reg[28]_i_22 (\rdata_reg[28]_i_22 ),
        .\rdata_reg[29] (int_weight_7_n_129),
        .\rdata_reg[29]_i_22 (\rdata_reg[29]_i_22 ),
        .\rdata_reg[2] (int_weight_7_n_102),
        .\rdata_reg[2]_i_16 (\rdata_reg[2]_i_16 ),
        .\rdata_reg[30] (int_weight_7_n_130),
        .\rdata_reg[30]_i_22 (\rdata_reg[30]_i_22 ),
        .\rdata_reg[31] (int_weight_7_n_131),
        .\rdata_reg[31]_i_43 (\rdata_reg[31]_i_43 ),
        .\rdata_reg[31]_i_43_0 (\rdata_reg[31]_i_43_0 ),
        .\rdata_reg[3] (int_weight_7_n_103),
        .\rdata_reg[3]_i_16 (\rdata_reg[3]_i_16 ),
        .\rdata_reg[4] (int_weight_7_n_104),
        .\rdata_reg[4]_i_22 (\rdata_reg[4]_i_22 ),
        .\rdata_reg[5] (int_weight_7_n_105),
        .\rdata_reg[5]_i_22 (\rdata_reg[5]_i_22 ),
        .\rdata_reg[6] (int_weight_7_n_106),
        .\rdata_reg[6]_i_22 (\rdata_reg[6]_i_22 ),
        .\rdata_reg[7] (int_weight_7_n_107),
        .\rdata_reg[7]_i_21 (\rdata_reg[7]_i_21 ),
        .\rdata_reg[7]_i_22 (\rdata_reg[7]_i_22_0 ),
        .\rdata_reg[8] (int_weight_7_n_108),
        .\rdata_reg[8]_i_22 (\rdata_reg[8]_i_22 ),
        .\rdata_reg[9] (int_weight_7_n_109),
        .\rdata_reg[9]_i_22 (\rdata_reg[9]_i_22 ),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_7_q0(weight_7_q0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_weight_7_read_i_1
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_7_read0));
  FDRE int_weight_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_7_read0),
        .Q(int_weight_7_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_weight_7_write_i_1
       (.I0(int_weight_8_write_i_2_n_3),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(s_axi_CTRL_AWADDR[8]),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_7_write_reg_n_3),
        .O(int_weight_7_write_i_1_n_3));
  FDRE int_weight_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_7_write_i_1_n_3),
        .Q(int_weight_7_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35 int_weight_8
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({int_weight_0_address1,int_bias_address1}),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__7 ),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[0]_i_2__7 (\b_assign_reg_132_reg[0]_i_2__7 ),
        .\b_assign_reg_132_reg[10]_i_2__7 (\b_assign_reg_132_reg[10]_i_2__7 ),
        .\b_assign_reg_132_reg[11]_i_2__7 (\b_assign_reg_132_reg[11]_i_2__7 ),
        .\b_assign_reg_132_reg[12]_i_3__7 (\b_assign_reg_132_reg[12]_i_3__7 ),
        .\b_assign_reg_132_reg[13]_i_2__7 (\b_assign_reg_132_reg[13]_i_2__7 ),
        .\b_assign_reg_132_reg[14]_i_2__7 (\b_assign_reg_132_reg[14]_i_2__7 ),
        .\b_assign_reg_132_reg[15]_i_2__7 (\b_assign_reg_132_reg[15]_i_2__7 ),
        .\b_assign_reg_132_reg[16]_i_3__7 (\b_assign_reg_132_reg[16]_i_3__7 ),
        .\b_assign_reg_132_reg[17]_i_2__7 (\b_assign_reg_132_reg[17]_i_2__7 ),
        .\b_assign_reg_132_reg[18]_i_2__7 (\b_assign_reg_132_reg[18]_i_2__7 ),
        .\b_assign_reg_132_reg[19]_i_2__7 (\b_assign_reg_132_reg[19]_i_2__7 ),
        .\b_assign_reg_132_reg[1]_i_2__7 (\b_assign_reg_132_reg[1]_i_2__7 ),
        .\b_assign_reg_132_reg[20]_i_3__7 (\b_assign_reg_132_reg[20]_i_3__7 ),
        .\b_assign_reg_132_reg[21]_i_2__7 (\b_assign_reg_132_reg[21]_i_2__7 ),
        .\b_assign_reg_132_reg[22]_i_2__7 (\b_assign_reg_132_reg[22]_i_2__7 ),
        .\b_assign_reg_132_reg[23]_i_2__7 (\b_assign_reg_132_reg[23]_i_2__7 ),
        .\b_assign_reg_132_reg[24]_i_3__7 (\b_assign_reg_132_reg[24]_i_3__7 ),
        .\b_assign_reg_132_reg[25]_i_2__7 (\b_assign_reg_132_reg[25]_i_2__7 ),
        .\b_assign_reg_132_reg[26]_i_2__7 (\b_assign_reg_132_reg[26]_i_2__7 ),
        .\b_assign_reg_132_reg[27]_i_2__7 (\b_assign_reg_132_reg[27]_i_2__7 ),
        .\b_assign_reg_132_reg[28]_i_3__7 (\b_assign_reg_132_reg[28]_i_3__7 ),
        .\b_assign_reg_132_reg[29]_i_2__7 (\b_assign_reg_132_reg[29]_i_2__7 ),
        .\b_assign_reg_132_reg[2]_i_2__7 (\b_assign_reg_132_reg[2]_i_2__7 ),
        .\b_assign_reg_132_reg[30]_i_2__7 (\b_assign_reg_132_reg[30]_i_2__7 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_7 ),
        .\b_assign_reg_132_reg[31]_i_2__7 (\b_assign_reg_132_reg[31]_i_2__7_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__7 (\b_assign_reg_132_reg[3]_i_2__7 ),
        .\b_assign_reg_132_reg[4]_i_3__7 (\b_assign_reg_132_reg[4]_i_3__7 ),
        .\b_assign_reg_132_reg[5]_i_2__7 (\b_assign_reg_132_reg[5]_i_2__7 ),
        .\b_assign_reg_132_reg[6]_i_2__7 (\b_assign_reg_132_reg[6]_i_2__7 ),
        .\b_assign_reg_132_reg[7]_i_2__7 (\b_assign_reg_132_reg[7]_i_2__7 ),
        .\b_assign_reg_132_reg[8]_i_3__7 (\b_assign_reg_132_reg[8]_i_3__7 ),
        .\b_assign_reg_132_reg[9]_i_2__7 (\b_assign_reg_132_reg[9]_i_2__7 ),
        .int_weight_8_read_reg(\rdata[31]_i_26_n_3 ),
        .int_weight_8_write_reg(int_weight_8_write_reg_n_3),
        .int_weight_9_q1({int_weight_9_q1[7],int_weight_9_q1[3:2]}),
        .int_weight_9_read_reg(\rdata[31]_i_23_n_3 ),
        .\rdata_reg[0] (int_weight_8_n_128),
        .\rdata_reg[0]_i_18 (\rdata_reg[0]_i_18 ),
        .\rdata_reg[10] (int_weight_8_n_106),
        .\rdata_reg[10]_i_15 (\rdata_reg[10]_i_15 ),
        .\rdata_reg[10]_i_22 (int_weight_7_n_110),
        .\rdata_reg[10]_i_23 (int_weight_6_n_109),
        .\rdata_reg[11] (int_weight_8_n_107),
        .\rdata_reg[11]_i_15 (\rdata_reg[11]_i_15 ),
        .\rdata_reg[11]_i_22 (int_weight_7_n_111),
        .\rdata_reg[11]_i_23 (int_weight_6_n_110),
        .\rdata_reg[12] (int_weight_8_n_108),
        .\rdata_reg[12]_i_15 (\rdata_reg[12]_i_15 ),
        .\rdata_reg[12]_i_22 (int_weight_7_n_112),
        .\rdata_reg[12]_i_23 (int_weight_6_n_111),
        .\rdata_reg[13] (int_weight_8_n_109),
        .\rdata_reg[13]_i_15 (\rdata_reg[13]_i_15 ),
        .\rdata_reg[13]_i_22 (int_weight_7_n_113),
        .\rdata_reg[13]_i_23 (int_weight_6_n_112),
        .\rdata_reg[14] (int_weight_8_n_110),
        .\rdata_reg[14]_i_15 (\rdata_reg[14]_i_15 ),
        .\rdata_reg[14]_i_22 (int_weight_7_n_114),
        .\rdata_reg[14]_i_23 (int_weight_6_n_113),
        .\rdata_reg[15] (int_weight_8_n_111),
        .\rdata_reg[15]_i_15 (\rdata_reg[15]_i_15 ),
        .\rdata_reg[15]_i_22 (int_weight_7_n_115),
        .\rdata_reg[15]_i_23 (int_weight_6_n_114),
        .\rdata_reg[16] (int_weight_8_n_112),
        .\rdata_reg[16]_i_15 (\rdata_reg[16]_i_15 ),
        .\rdata_reg[16]_i_22 (int_weight_7_n_116),
        .\rdata_reg[16]_i_23 (int_weight_6_n_115),
        .\rdata_reg[17] (int_weight_8_n_113),
        .\rdata_reg[17]_i_15 (\rdata_reg[17]_i_15 ),
        .\rdata_reg[17]_i_22 (int_weight_7_n_117),
        .\rdata_reg[17]_i_23 (int_weight_6_n_116),
        .\rdata_reg[18] (int_weight_8_n_114),
        .\rdata_reg[18]_i_15 (\rdata_reg[18]_i_15 ),
        .\rdata_reg[18]_i_22 (int_weight_7_n_118),
        .\rdata_reg[18]_i_23 (int_weight_6_n_117),
        .\rdata_reg[19] (int_weight_8_n_115),
        .\rdata_reg[19]_i_15 (\rdata_reg[19]_i_15 ),
        .\rdata_reg[19]_i_22 (int_weight_7_n_119),
        .\rdata_reg[19]_i_23 (int_weight_6_n_118),
        .\rdata_reg[1] (int_weight_8_n_100),
        .\rdata_reg[1]_i_17 (\rdata_reg[1]_i_17 ),
        .\rdata_reg[1]_i_26 (int_weight_7_n_101),
        .\rdata_reg[1]_i_27 (int_weight_6_n_103),
        .\rdata_reg[20] (int_weight_8_n_116),
        .\rdata_reg[20]_i_15 (\rdata_reg[20]_i_15 ),
        .\rdata_reg[20]_i_22 (int_weight_7_n_120),
        .\rdata_reg[20]_i_23 (int_weight_6_n_119),
        .\rdata_reg[21] (int_weight_8_n_117),
        .\rdata_reg[21]_i_15 (\rdata_reg[21]_i_15 ),
        .\rdata_reg[21]_i_22 (int_weight_7_n_121),
        .\rdata_reg[21]_i_23 (int_weight_6_n_120),
        .\rdata_reg[22] (int_weight_8_n_118),
        .\rdata_reg[22]_i_15 (\rdata_reg[22]_i_15 ),
        .\rdata_reg[22]_i_22 (int_weight_7_n_122),
        .\rdata_reg[22]_i_23 (int_weight_6_n_121),
        .\rdata_reg[23] (int_weight_8_n_119),
        .\rdata_reg[23]_i_15 (\rdata_reg[23]_i_15 ),
        .\rdata_reg[23]_i_22 (int_weight_7_n_123),
        .\rdata_reg[23]_i_23 (int_weight_6_n_122),
        .\rdata_reg[24] (int_weight_8_n_120),
        .\rdata_reg[24]_i_15 (\rdata_reg[24]_i_15 ),
        .\rdata_reg[24]_i_22 (int_weight_7_n_124),
        .\rdata_reg[24]_i_23 (int_weight_6_n_123),
        .\rdata_reg[25] (int_weight_8_n_121),
        .\rdata_reg[25]_i_15 (\rdata_reg[25]_i_15 ),
        .\rdata_reg[25]_i_22 (int_weight_7_n_125),
        .\rdata_reg[25]_i_23 (int_weight_6_n_124),
        .\rdata_reg[26] (int_weight_8_n_122),
        .\rdata_reg[26]_i_15 (\rdata_reg[26]_i_15 ),
        .\rdata_reg[26]_i_22 (int_weight_7_n_126),
        .\rdata_reg[26]_i_23 (int_weight_6_n_125),
        .\rdata_reg[27] (int_weight_8_n_123),
        .\rdata_reg[27]_i_15 (\rdata_reg[27]_i_15 ),
        .\rdata_reg[27]_i_22 (int_weight_7_n_127),
        .\rdata_reg[27]_i_23 (int_weight_6_n_126),
        .\rdata_reg[28] (int_weight_8_n_124),
        .\rdata_reg[28]_i_15 (\rdata_reg[28]_i_15 ),
        .\rdata_reg[28]_i_22 (int_weight_7_n_128),
        .\rdata_reg[28]_i_23 (int_weight_6_n_127),
        .\rdata_reg[29] (int_weight_8_n_125),
        .\rdata_reg[29]_i_15 (\rdata_reg[29]_i_15 ),
        .\rdata_reg[29]_i_22 (int_weight_7_n_129),
        .\rdata_reg[29]_i_23 (int_weight_6_n_128),
        .\rdata_reg[2] (int_weight_8_n_129),
        .\rdata_reg[2]_i_14 (\rdata_reg[2]_i_14 ),
        .\rdata_reg[30] (int_weight_8_n_126),
        .\rdata_reg[30]_i_15 (\rdata_reg[30]_i_15 ),
        .\rdata_reg[30]_i_22 (int_weight_7_n_130),
        .\rdata_reg[30]_i_23 (int_weight_6_n_129),
        .\rdata_reg[31] (int_weight_8_n_127),
        .\rdata_reg[31]_i_27 (\rdata_reg[31]_i_27 ),
        .\rdata_reg[31]_i_27_0 (\rdata_reg[31]_i_27_0 ),
        .\rdata_reg[31]_i_28 (\rdata_reg[31]_i_28_0 ),
        .\rdata_reg[31]_i_43 (int_weight_7_n_131),
        .\rdata_reg[31]_i_44 (int_weight_6_n_130),
        .\rdata_reg[3] (int_weight_8_n_130),
        .\rdata_reg[3]_i_14 (\rdata_reg[3]_i_14 ),
        .\rdata_reg[4] (int_weight_8_n_101),
        .\rdata_reg[4]_i_15 (\rdata_reg[4]_i_15 ),
        .\rdata_reg[4]_i_22 (int_weight_7_n_104),
        .\rdata_reg[4]_i_23 (int_weight_6_n_104),
        .\rdata_reg[5] (int_weight_8_n_102),
        .\rdata_reg[5]_i_15 (\rdata_reg[5]_i_15 ),
        .\rdata_reg[5]_i_22 (int_weight_7_n_105),
        .\rdata_reg[5]_i_23 (int_weight_6_n_105),
        .\rdata_reg[6] (int_weight_8_n_103),
        .\rdata_reg[6]_i_15 (\rdata_reg[6]_i_15 ),
        .\rdata_reg[6]_i_22 (int_weight_7_n_106),
        .\rdata_reg[6]_i_23 (int_weight_6_n_106),
        .\rdata_reg[7] (int_weight_8_n_131),
        .\rdata_reg[7]_i_18 (\rdata_reg[7]_i_18 ),
        .\rdata_reg[8] (int_weight_8_n_104),
        .\rdata_reg[8]_i_15 (\rdata_reg[8]_i_15 ),
        .\rdata_reg[8]_i_22 (int_weight_7_n_108),
        .\rdata_reg[8]_i_23 (int_weight_6_n_107),
        .\rdata_reg[9] (int_weight_8_n_105),
        .\rdata_reg[9]_i_15 (\rdata_reg[9]_i_15 ),
        .\rdata_reg[9]_i_22 (int_weight_7_n_109),
        .\rdata_reg[9]_i_23 (int_weight_6_n_108),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .weight_8_q0(weight_8_q0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_weight_8_read_i_1
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_8_read0));
  FDRE int_weight_8_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_8_read0),
        .Q(int_weight_8_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    int_weight_8_write_i_1
       (.I0(int_weight_8_write_i_2_n_3),
        .I1(s_axi_CTRL_AWADDR[8]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_8_write_reg_n_3),
        .O(int_weight_8_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_weight_8_write_i_2
       (.I0(s_axi_CTRL_AWADDR[10]),
        .I1(ap_rst_n),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_AWVALID),
        .I5(s_axi_CTRL_AWADDR[9]),
        .O(int_weight_8_write_i_2_n_3));
  FDRE int_weight_8_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_8_write_i_1_n_3),
        .Q(int_weight_8_write_reg_n_3),
        .R(ap_rst_n_inv));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36 int_weight_9
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(int_weight_0_address1),
        .DOADO(\b_assign_reg_132_reg[31]_i_2__8 ),
        .Q(p_0_in[5:4]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\b_assign_reg_132_reg[0]_i_2__8 (\b_assign_reg_132_reg[0]_i_2__8 ),
        .\b_assign_reg_132_reg[10]_i_2__8 (\b_assign_reg_132_reg[10]_i_2__8 ),
        .\b_assign_reg_132_reg[11]_i_2__8 (\b_assign_reg_132_reg[11]_i_2__8 ),
        .\b_assign_reg_132_reg[12]_i_3__8 (\b_assign_reg_132_reg[12]_i_3__8 ),
        .\b_assign_reg_132_reg[13]_i_2__8 (\b_assign_reg_132_reg[13]_i_2__8 ),
        .\b_assign_reg_132_reg[14]_i_2__8 (\b_assign_reg_132_reg[14]_i_2__8 ),
        .\b_assign_reg_132_reg[15]_i_2__8 (\b_assign_reg_132_reg[15]_i_2__8 ),
        .\b_assign_reg_132_reg[16]_i_3__8 (\b_assign_reg_132_reg[16]_i_3__8 ),
        .\b_assign_reg_132_reg[17]_i_2__8 (\b_assign_reg_132_reg[17]_i_2__8 ),
        .\b_assign_reg_132_reg[18]_i_2__8 (\b_assign_reg_132_reg[18]_i_2__8 ),
        .\b_assign_reg_132_reg[19]_i_2__8 (\b_assign_reg_132_reg[19]_i_2__8 ),
        .\b_assign_reg_132_reg[1]_i_2__8 (\b_assign_reg_132_reg[1]_i_2__8 ),
        .\b_assign_reg_132_reg[20]_i_3__8 (\b_assign_reg_132_reg[20]_i_3__8 ),
        .\b_assign_reg_132_reg[21]_i_2__8 (\b_assign_reg_132_reg[21]_i_2__8 ),
        .\b_assign_reg_132_reg[22]_i_2__8 (\b_assign_reg_132_reg[22]_i_2__8 ),
        .\b_assign_reg_132_reg[23]_i_2__8 (\b_assign_reg_132_reg[23]_i_2__8 ),
        .\b_assign_reg_132_reg[24]_i_3__8 (\b_assign_reg_132_reg[24]_i_3__8 ),
        .\b_assign_reg_132_reg[25]_i_2__8 (\b_assign_reg_132_reg[25]_i_2__8 ),
        .\b_assign_reg_132_reg[26]_i_2__8 (\b_assign_reg_132_reg[26]_i_2__8 ),
        .\b_assign_reg_132_reg[27]_i_2__8 (\b_assign_reg_132_reg[27]_i_2__8 ),
        .\b_assign_reg_132_reg[28]_i_3__8 (\b_assign_reg_132_reg[28]_i_3__8 ),
        .\b_assign_reg_132_reg[29]_i_2__8 (\b_assign_reg_132_reg[29]_i_2__8 ),
        .\b_assign_reg_132_reg[2]_i_2__8 (\b_assign_reg_132_reg[2]_i_2__8 ),
        .\b_assign_reg_132_reg[30]_i_2__8 (\b_assign_reg_132_reg[30]_i_2__8 ),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31]_8 ),
        .\b_assign_reg_132_reg[31]_i_2__8 (\b_assign_reg_132_reg[31]_i_2__8_0 ),
        .\b_assign_reg_132_reg[31]_i_3 (\b_assign_reg_132_reg[31]_i_3 ),
        .\b_assign_reg_132_reg[3]_i_2__8 (\b_assign_reg_132_reg[3]_i_2__8 ),
        .\b_assign_reg_132_reg[4]_i_3__8 (\b_assign_reg_132_reg[4]_i_3__8 ),
        .\b_assign_reg_132_reg[5]_i_2__8 (\b_assign_reg_132_reg[5]_i_2__8 ),
        .\b_assign_reg_132_reg[6]_i_2__8 (\b_assign_reg_132_reg[6]_i_2__8 ),
        .\b_assign_reg_132_reg[7]_i_2__8 (\b_assign_reg_132_reg[7]_i_2__8 ),
        .\b_assign_reg_132_reg[8]_i_3__8 (\b_assign_reg_132_reg[8]_i_3__8 ),
        .\b_assign_reg_132_reg[9]_i_2__8 (\b_assign_reg_132_reg[9]_i_2__8 ),
        .int_bias_q1(int_bias_q1),
        .int_weight_8_read_reg(\rdata[31]_i_3_n_3 ),
        .int_weight_9_q1({int_weight_9_q1[7],int_weight_9_q1[3:2]}),
        .int_weight_9_read_reg(\rdata[31]_i_23_n_3 ),
        .int_weight_9_write_reg(int_weight_9_write_reg_n_3),
        .\rdata_reg[0] (int_weight_9_n_105),
        .\rdata_reg[0]_i_16 (\rdata_reg[0]_i_16 ),
        .\rdata_reg[10] (int_weight_9_n_112),
        .\rdata_reg[10]_i_14 (\rdata_reg[10]_i_14 ),
        .\rdata_reg[11] (int_weight_9_n_113),
        .\rdata_reg[11]_i_14 (\rdata_reg[11]_i_14 ),
        .\rdata_reg[12] (int_weight_9_n_114),
        .\rdata_reg[12]_i_14 (\rdata_reg[12]_i_14 ),
        .\rdata_reg[13] (int_weight_9_n_115),
        .\rdata_reg[13]_i_14 (\rdata_reg[13]_i_14 ),
        .\rdata_reg[14] (int_weight_9_n_116),
        .\rdata_reg[14]_i_14 (\rdata_reg[14]_i_14 ),
        .\rdata_reg[15] (int_weight_9_n_117),
        .\rdata_reg[15]_i_14 (\rdata_reg[15]_i_14 ),
        .\rdata_reg[16] (int_weight_9_n_118),
        .\rdata_reg[16]_i_14 (\rdata_reg[16]_i_14 ),
        .\rdata_reg[17] (int_weight_9_n_119),
        .\rdata_reg[17]_i_14 (\rdata_reg[17]_i_14 ),
        .\rdata_reg[18] (int_weight_9_n_120),
        .\rdata_reg[18]_i_14 (\rdata_reg[18]_i_14 ),
        .\rdata_reg[19] (int_weight_9_n_121),
        .\rdata_reg[19]_i_14 (\rdata_reg[19]_i_14 ),
        .\rdata_reg[1] (int_weight_9_n_106),
        .\rdata_reg[1]_i_16 (\rdata_reg[1]_i_16 ),
        .\rdata_reg[20] (int_weight_9_n_122),
        .\rdata_reg[20]_i_14 (\rdata_reg[20]_i_14 ),
        .\rdata_reg[21] (int_weight_9_n_123),
        .\rdata_reg[21]_i_14 (\rdata_reg[21]_i_14 ),
        .\rdata_reg[22] (int_weight_9_n_124),
        .\rdata_reg[22]_i_14 (\rdata_reg[22]_i_14 ),
        .\rdata_reg[23] (int_weight_9_n_125),
        .\rdata_reg[23]_i_14 (\rdata_reg[23]_i_14 ),
        .\rdata_reg[24] (int_weight_9_n_126),
        .\rdata_reg[24]_i_14 (\rdata_reg[24]_i_14 ),
        .\rdata_reg[25] (int_weight_9_n_127),
        .\rdata_reg[25]_i_14 (\rdata_reg[25]_i_14 ),
        .\rdata_reg[26] (int_weight_9_n_128),
        .\rdata_reg[26]_i_14 (\rdata_reg[26]_i_14 ),
        .\rdata_reg[27] (int_weight_9_n_129),
        .\rdata_reg[27]_i_14 (\rdata_reg[27]_i_14 ),
        .\rdata_reg[28] (int_weight_9_n_130),
        .\rdata_reg[28]_i_14 (\rdata_reg[28]_i_14 ),
        .\rdata_reg[29] (int_weight_9_n_131),
        .\rdata_reg[29]_i_14 (\rdata_reg[29]_i_14 ),
        .\rdata_reg[2]_i_22 (\rdata_reg[2]_i_22 ),
        .\rdata_reg[30] (int_weight_9_n_132),
        .\rdata_reg[30]_i_14 (\rdata_reg[30]_i_14 ),
        .\rdata_reg[31] (int_weight_9_n_133),
        .\rdata_reg[31]_i_24 (\rdata_reg[31]_i_24 ),
        .\rdata_reg[31]_i_24_0 (\rdata_reg[31]_i_24_0 ),
        .\rdata_reg[31]_i_25 (\rdata_reg[31]_i_25_0 ),
        .\rdata_reg[3]_i_22 (\rdata_reg[3]_i_22 ),
        .\rdata_reg[4] (int_weight_9_n_107),
        .\rdata_reg[4]_i_14 (\rdata_reg[4]_i_14 ),
        .\rdata_reg[5] (int_weight_9_n_108),
        .\rdata_reg[5]_i_14 (\rdata_reg[5]_i_14 ),
        .\rdata_reg[6] (int_weight_9_n_109),
        .\rdata_reg[6]_i_14 (\rdata_reg[6]_i_14 ),
        .\rdata_reg[7]_i_33 (\rdata_reg[7]_i_33 ),
        .\rdata_reg[8] (int_weight_9_n_110),
        .\rdata_reg[8]_i_14 (\rdata_reg[8]_i_14 ),
        .\rdata_reg[9] (int_weight_9_n_111),
        .\rdata_reg[9]_i_14 (\rdata_reg[9]_i_14 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[7:6]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\waddr_reg[5] (int_bias_address1),
        .weight_9_q0(weight_9_q0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_weight_9_read_i_1
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(int_weight_9_read_i_2_n_3),
        .O(int_weight_9_read0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    int_weight_9_read_i_2
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate),
        .I2(ap_rst_n),
        .O(int_weight_9_read_i_2_n_3));
  FDRE int_weight_9_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_9_read0),
        .Q(int_weight_9_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_weight_9_write_i_1
       (.I0(int_weight_9_write_i_2_n_3),
        .I1(s_axi_CTRL_AWADDR[11]),
        .I2(s_axi_CTRL_AWADDR[8]),
        .I3(s_axi_CTRL_WVALID),
        .I4(int_weight_9_write_reg_n_3),
        .O(int_weight_9_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    int_weight_9_write_i_2
       (.I0(s_axi_CTRL_AWADDR[10]),
        .I1(ap_rst_n),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_AWVALID),
        .I5(s_axi_CTRL_AWADDR[9]),
        .O(int_weight_9_write_i_2_n_3));
  FDRE int_weight_9_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weight_9_write_i_1_n_3),
        .Q(int_weight_9_write_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h0C00080800000000)) 
    \rdata[0]_i_14 
       (.I0(ap_start),
        .I1(\rdata[1]_i_22_n_3 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_ap_done_i_3_n_3),
        .O(\rdata[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \rdata[0]_i_15 
       (.I0(int_ap_done_i_3_n_3),
        .I1(int_gie_reg_n_3),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[1]_i_22_n_3 ),
        .O(\rdata[0]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_20 
       (.I0(int_weight_6_read),
        .I1(int_weight_5_read),
        .I2(int_weight_3_read),
        .I3(\rdata[7]_i_30_n_3 ),
        .I4(int_weight_4_read),
        .O(\rdata[0]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[0]_i_25 
       (.I0(int_weight_3_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[0]_i_10 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[0]_i_31 
       (.I0(int_weight_6_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[0]_i_22 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[0]_i_8 
       (.I0(int_weight_3_read),
        .I1(int_weight_2_read),
        .I2(int_weight_9_read_i_2_n_3),
        .I3(int_weight_0_read),
        .I4(int_weight_1_read),
        .O(\rdata[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rdata[1]_i_10 
       (.I0(int_ap_done_i_3_n_3),
        .I1(p_1_in),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[1]_i_22_n_3 ),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0C00080800000000)) 
    \rdata[1]_i_14 
       (.I0(int_ap_done),
        .I1(\rdata[1]_i_22_n_3 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\int_ier_reg_n_3_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_ap_done_i_3_n_3),
        .O(\rdata[1]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[1]_i_22 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(int_bias_read_i_2_n_3),
        .O(\rdata[1]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \rdata[2]_i_12 
       (.I0(\int_ctrl_reg_n_3_[2] ),
        .I1(\rdata[31]_i_22_n_3 ),
        .I2(\ap_CS_fsm_reg[8] [0]),
        .I3(ap_start),
        .I4(int_ap_done_i_2_n_3),
        .O(\rdata[2]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(int_bias_read),
        .O(\rdata[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rdata[31]_i_11 
       (.I0(int_weight_4_read),
        .I1(int_weight_3_read),
        .I2(int_weight_1_read),
        .I3(int_weight_0_read),
        .I4(int_weight_9_read_i_2_n_3),
        .I5(int_weight_2_read),
        .O(\rdata[31]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \rdata[31]_i_16 
       (.I0(int_weight_1_read),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(int_weight_0_read),
        .O(\rdata[31]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rdata[31]_i_22 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[31]_i_39_n_3 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[31]_i_40_n_3 ),
        .I4(int_ap_done_i_4_n_3),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[31]_i_23 
       (.I0(int_weight_9_read),
        .I1(int_weight_8_read),
        .I2(int_weight_6_read),
        .I3(\rdata[31]_i_9_n_3 ),
        .I4(int_weight_5_read),
        .I5(int_weight_7_read),
        .O(\rdata[31]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[31]_i_26 
       (.I0(int_weight_8_read),
        .I1(int_weight_7_read),
        .I2(int_weight_5_read),
        .I3(\rdata[31]_i_9_n_3 ),
        .I4(int_weight_6_read),
        .O(\rdata[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_3 
       (.I0(int_weight_8_read),
        .I1(int_weight_6_read),
        .I2(\rdata[31]_i_9_n_3 ),
        .I3(int_weight_5_read),
        .I4(int_weight_7_read),
        .I5(int_weight_9_read),
        .O(\rdata[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_32 
       (.I0(ap_rst_n),
        .I1(rstate),
        .I2(s_axi_CTRL_ARVALID),
        .O(\rdata_reg[31]_i_20 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_33 
       (.I0(int_weight_4_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[31]_i_13 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_36 
       (.I0(int_weight_1_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[31]_i_18 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_38 
       (.I0(int_bias_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[31]_i_20_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_39 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[31]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \rdata[31]_i_40 
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[31]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_41 
       (.I0(int_weight_9_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[31]_i_25 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_42 
       (.I0(int_weight_8_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[31]_i_28 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \rdata[31]_i_9 
       (.I0(int_weight_3_read),
        .I1(int_weight_1_read),
        .I2(int_weight_0_read),
        .I3(int_weight_9_read_i_2_n_3),
        .I4(int_weight_2_read),
        .I5(int_weight_4_read),
        .O(\rdata[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[3]_i_12 
       (.I0(\int_ctrl_reg_n_3_[3] ),
        .I1(\rdata[31]_i_22_n_3 ),
        .I2(ap_done),
        .I3(int_ap_done_i_2_n_3),
        .O(\rdata[3]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[7]_i_12 
       (.I0(int_weight_5_read),
        .I1(int_weight_4_read),
        .I2(\rdata[7]_i_30_n_3 ),
        .I3(int_weight_3_read),
        .O(\rdata[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[7]_i_16 
       (.I0(\int_ctrl_reg_n_3_[7] ),
        .I1(\rdata[31]_i_22_n_3 ),
        .I2(int_auto_restart_reg_n_3),
        .I3(int_ap_done_i_2_n_3),
        .O(\rdata[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[7]_i_20 
       (.I0(int_weight_7_read),
        .I1(int_weight_6_read),
        .I2(int_weight_4_read),
        .I3(\rdata[7]_i_30_n_3 ),
        .I4(int_weight_3_read),
        .I5(int_weight_5_read),
        .O(\rdata[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h0202000202020202)) 
    \rdata[7]_i_24 
       (.I0(int_weight_2_read),
        .I1(int_weight_1_read),
        .I2(int_weight_0_read),
        .I3(ap_rst_n),
        .I4(rstate),
        .I5(s_axi_CTRL_ARVALID),
        .O(\rdata[7]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_28 
       (.I0(int_weight_0_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[7]_i_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \rdata[7]_i_30 
       (.I0(int_weight_1_read),
        .I1(int_weight_0_read),
        .I2(ap_rst_n),
        .I3(rstate),
        .I4(s_axi_CTRL_ARVALID),
        .I5(int_weight_2_read),
        .O(\rdata[7]_i_30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_31 
       (.I0(int_weight_5_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[7]_i_14 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_34 
       (.I0(int_weight_7_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[7]_i_22 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_36 
       (.I0(int_weight_2_write_reg_n_3),
        .I1(s_axi_CTRL_WVALID),
        .O(\rdata_reg[7]_i_26 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \rdata[7]_i_8 
       (.I0(ap_rst_n),
        .I1(rstate),
        .I2(s_axi_CTRL_ARVALID),
        .I3(int_weight_0_read),
        .O(\rdata[7]_i_8_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFA3A)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(rstate),
        .I3(s_axi_CTRL_RVALID_INST_0_i_1_n_3),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(rstate),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(ap_rst_n),
        .O(s_axi_CTRL_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(rstate),
        .I1(s_axi_CTRL_RVALID_INST_0_i_1_n_3),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_CTRL_RVALID_INST_0_i_1
       (.I0(int_weight_0_read),
        .I1(int_weight_1_read),
        .I2(int_bias_read),
        .I3(s_axi_CTRL_RVALID_INST_0_i_2_n_3),
        .I4(s_axi_CTRL_RVALID_INST_0_i_3_n_3),
        .O(s_axi_CTRL_RVALID_INST_0_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_axi_CTRL_RVALID_INST_0_i_2
       (.I0(int_weight_4_read),
        .I1(int_weight_5_read),
        .I2(int_weight_2_read),
        .I3(int_weight_3_read),
        .O(s_axi_CTRL_RVALID_INST_0_i_2_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_axi_CTRL_RVALID_INST_0_i_3
       (.I0(int_weight_8_read),
        .I1(int_weight_9_read),
        .I2(int_weight_6_read),
        .I3(int_weight_7_read),
        .O(s_axi_CTRL_RVALID_INST_0_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT4 #(
    .INIT(16'h0200)) 
    \waddr[11]_i_1 
       (.I0(ap_rst_n),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h005C)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_AWVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h05C0)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[1]_i_1_n_3 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .R(ap_rst_n_inv));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram
   (DOADO,
    DOBDO,
    weight_0_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    D,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2 ,
    \rstate_reg[0] ,
    \rdata_reg[0]_i_28 ,
    \rdata_reg[7]_i_10 ,
    \rdata_reg[1]_i_25 ,
    \rdata_reg[2]_i_10 ,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    \rdata_reg[2]_i_16 ,
    \rdata_reg[2]_i_18 ,
    \rdata_reg[2]_i_8 ,
    \rdata_reg[3]_i_10 ,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \rdata_reg[3]_i_16 ,
    \rdata_reg[3]_i_18 ,
    \rdata_reg[3]_i_8 ,
    \rdata_reg[4]_i_21 ,
    \rdata_reg[5]_i_21 ,
    \rdata_reg[6]_i_21 ,
    \rdata_reg[7]_i_13 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    \rdata_reg[7]_i_21 ,
    \rdata_reg[7]_i_25 ,
    \rdata_reg[7]_i_9 ,
    \rdata_reg[8]_i_21 ,
    \rdata_reg[9]_i_21 ,
    \rdata_reg[10]_i_21 ,
    \rdata_reg[11]_i_21 ,
    \rdata_reg[12]_i_21 ,
    \rdata_reg[13]_i_21 ,
    \rdata_reg[14]_i_21 ,
    \rdata_reg[15]_i_21 ,
    \rdata_reg[16]_i_21 ,
    \rdata_reg[17]_i_21 ,
    \rdata_reg[18]_i_21 ,
    \rdata_reg[19]_i_21 ,
    \rdata_reg[20]_i_21 ,
    \rdata_reg[21]_i_21 ,
    \rdata_reg[22]_i_21 ,
    \rdata_reg[23]_i_21 ,
    \rdata_reg[24]_i_21 ,
    \rdata_reg[25]_i_21 ,
    \rdata_reg[26]_i_21 ,
    \rdata_reg[27]_i_21 ,
    \rdata_reg[28]_i_21 ,
    \rdata_reg[29]_i_21 ,
    \rdata_reg[30]_i_21 ,
    \rdata_reg[31]_i_37 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_0_write_reg,
    \b_assign_reg_132_reg[0]_i_2 ,
    \b_assign_reg_132_reg[1]_i_2 ,
    \b_assign_reg_132_reg[2]_i_2 ,
    \b_assign_reg_132_reg[3]_i_2 ,
    \b_assign_reg_132_reg[4]_i_3 ,
    \b_assign_reg_132_reg[5]_i_2 ,
    \b_assign_reg_132_reg[6]_i_2 ,
    \b_assign_reg_132_reg[7]_i_2 ,
    \b_assign_reg_132_reg[8]_i_3 ,
    \b_assign_reg_132_reg[9]_i_2 ,
    \b_assign_reg_132_reg[10]_i_2 ,
    \b_assign_reg_132_reg[11]_i_2 ,
    \b_assign_reg_132_reg[12]_i_3 ,
    \b_assign_reg_132_reg[13]_i_2 ,
    \b_assign_reg_132_reg[14]_i_2 ,
    \b_assign_reg_132_reg[15]_i_2 ,
    \b_assign_reg_132_reg[16]_i_3 ,
    \b_assign_reg_132_reg[17]_i_2 ,
    \b_assign_reg_132_reg[18]_i_2 ,
    \b_assign_reg_132_reg[19]_i_2 ,
    \b_assign_reg_132_reg[20]_i_3 ,
    \b_assign_reg_132_reg[21]_i_2 ,
    \b_assign_reg_132_reg[22]_i_2 ,
    \b_assign_reg_132_reg[23]_i_2 ,
    \b_assign_reg_132_reg[24]_i_3 ,
    \b_assign_reg_132_reg[25]_i_2 ,
    \b_assign_reg_132_reg[26]_i_2 ,
    \b_assign_reg_132_reg[27]_i_2 ,
    \b_assign_reg_132_reg[28]_i_3 ,
    \b_assign_reg_132_reg[29]_i_2 ,
    \b_assign_reg_132_reg[30]_i_2 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]weight_0_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[0] ;
  output \rdata_reg[1] ;
  output [2:0]D;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2 ;
  input \rstate_reg[0] ;
  input \rdata_reg[0]_i_28 ;
  input \rdata_reg[7]_i_10 ;
  input \rdata_reg[1]_i_25 ;
  input \rdata_reg[2]_i_10 ;
  input \gen_write[1].mem_reg_0 ;
  input \gen_write[1].mem_reg_1 ;
  input \rdata_reg[2]_i_16 ;
  input \rdata_reg[2]_i_18 ;
  input \rdata_reg[2]_i_8 ;
  input \rdata_reg[3]_i_10 ;
  input \gen_write[1].mem_reg_2 ;
  input \gen_write[1].mem_reg_3 ;
  input \rdata_reg[3]_i_16 ;
  input \rdata_reg[3]_i_18 ;
  input \rdata_reg[3]_i_8 ;
  input \rdata_reg[4]_i_21 ;
  input \rdata_reg[5]_i_21 ;
  input \rdata_reg[6]_i_21 ;
  input \rdata_reg[7]_i_13 ;
  input \gen_write[1].mem_reg_4 ;
  input \gen_write[1].mem_reg_5 ;
  input \rdata_reg[7]_i_21 ;
  input \rdata_reg[7]_i_25 ;
  input \rdata_reg[7]_i_9 ;
  input \rdata_reg[8]_i_21 ;
  input \rdata_reg[9]_i_21 ;
  input \rdata_reg[10]_i_21 ;
  input \rdata_reg[11]_i_21 ;
  input \rdata_reg[12]_i_21 ;
  input \rdata_reg[13]_i_21 ;
  input \rdata_reg[14]_i_21 ;
  input \rdata_reg[15]_i_21 ;
  input \rdata_reg[16]_i_21 ;
  input \rdata_reg[17]_i_21 ;
  input \rdata_reg[18]_i_21 ;
  input \rdata_reg[19]_i_21 ;
  input \rdata_reg[20]_i_21 ;
  input \rdata_reg[21]_i_21 ;
  input \rdata_reg[22]_i_21 ;
  input \rdata_reg[23]_i_21 ;
  input \rdata_reg[24]_i_21 ;
  input \rdata_reg[25]_i_21 ;
  input \rdata_reg[26]_i_21 ;
  input \rdata_reg[27]_i_21 ;
  input \rdata_reg[28]_i_21 ;
  input \rdata_reg[29]_i_21 ;
  input \rdata_reg[30]_i_21 ;
  input \rdata_reg[31]_i_37 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_0_write_reg;
  input \b_assign_reg_132_reg[0]_i_2 ;
  input \b_assign_reg_132_reg[1]_i_2 ;
  input \b_assign_reg_132_reg[2]_i_2 ;
  input \b_assign_reg_132_reg[3]_i_2 ;
  input \b_assign_reg_132_reg[4]_i_3 ;
  input \b_assign_reg_132_reg[5]_i_2 ;
  input \b_assign_reg_132_reg[6]_i_2 ;
  input \b_assign_reg_132_reg[7]_i_2 ;
  input \b_assign_reg_132_reg[8]_i_3 ;
  input \b_assign_reg_132_reg[9]_i_2 ;
  input \b_assign_reg_132_reg[10]_i_2 ;
  input \b_assign_reg_132_reg[11]_i_2 ;
  input \b_assign_reg_132_reg[12]_i_3 ;
  input \b_assign_reg_132_reg[13]_i_2 ;
  input \b_assign_reg_132_reg[14]_i_2 ;
  input \b_assign_reg_132_reg[15]_i_2 ;
  input \b_assign_reg_132_reg[16]_i_3 ;
  input \b_assign_reg_132_reg[17]_i_2 ;
  input \b_assign_reg_132_reg[18]_i_2 ;
  input \b_assign_reg_132_reg[19]_i_2 ;
  input \b_assign_reg_132_reg[20]_i_3 ;
  input \b_assign_reg_132_reg[21]_i_2 ;
  input \b_assign_reg_132_reg[22]_i_2 ;
  input \b_assign_reg_132_reg[23]_i_2 ;
  input \b_assign_reg_132_reg[24]_i_3 ;
  input \b_assign_reg_132_reg[25]_i_2 ;
  input \b_assign_reg_132_reg[26]_i_2 ;
  input \b_assign_reg_132_reg[27]_i_2 ;
  input \b_assign_reg_132_reg[28]_i_3 ;
  input \b_assign_reg_132_reg[29]_i_2 ;
  input \b_assign_reg_132_reg[30]_i_2 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4_n_3 ;
  wire \b_assign_reg_132[12]_i_5_n_3 ;
  wire \b_assign_reg_132[12]_i_6_n_3 ;
  wire \b_assign_reg_132[12]_i_7_n_3 ;
  wire \b_assign_reg_132[16]_i_4_n_3 ;
  wire \b_assign_reg_132[16]_i_5_n_3 ;
  wire \b_assign_reg_132[16]_i_6_n_3 ;
  wire \b_assign_reg_132[16]_i_7_n_3 ;
  wire \b_assign_reg_132[20]_i_4_n_3 ;
  wire \b_assign_reg_132[20]_i_5_n_3 ;
  wire \b_assign_reg_132[20]_i_6_n_3 ;
  wire \b_assign_reg_132[20]_i_7_n_3 ;
  wire \b_assign_reg_132[24]_i_4_n_3 ;
  wire \b_assign_reg_132[24]_i_5_n_3 ;
  wire \b_assign_reg_132[24]_i_6_n_3 ;
  wire \b_assign_reg_132[24]_i_7_n_3 ;
  wire \b_assign_reg_132[28]_i_4_n_3 ;
  wire \b_assign_reg_132[28]_i_5_n_3 ;
  wire \b_assign_reg_132[28]_i_6_n_3 ;
  wire \b_assign_reg_132[28]_i_7_n_3 ;
  wire \b_assign_reg_132[31]_i_6_n_3 ;
  wire \b_assign_reg_132[31]_i_7_n_3 ;
  wire \b_assign_reg_132[31]_i_8_n_3 ;
  wire \b_assign_reg_132[4]_i_4_n_3 ;
  wire \b_assign_reg_132[4]_i_5_n_3 ;
  wire \b_assign_reg_132[4]_i_6_n_3 ;
  wire \b_assign_reg_132[4]_i_7_n_3 ;
  wire \b_assign_reg_132[4]_i_8_n_3 ;
  wire \b_assign_reg_132[8]_i_4_n_3 ;
  wire \b_assign_reg_132[8]_i_5_n_3 ;
  wire \b_assign_reg_132[8]_i_6_n_3 ;
  wire \b_assign_reg_132[8]_i_7_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2 ;
  wire \b_assign_reg_132_reg[10]_i_2 ;
  wire \b_assign_reg_132_reg[11]_i_2 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3 ;
  wire \b_assign_reg_132_reg[13]_i_2 ;
  wire \b_assign_reg_132_reg[14]_i_2 ;
  wire \b_assign_reg_132_reg[15]_i_2 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3 ;
  wire \b_assign_reg_132_reg[17]_i_2 ;
  wire \b_assign_reg_132_reg[18]_i_2 ;
  wire \b_assign_reg_132_reg[19]_i_2 ;
  wire \b_assign_reg_132_reg[1]_i_2 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3 ;
  wire \b_assign_reg_132_reg[21]_i_2 ;
  wire \b_assign_reg_132_reg[22]_i_2 ;
  wire \b_assign_reg_132_reg[23]_i_2 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3 ;
  wire \b_assign_reg_132_reg[25]_i_2 ;
  wire \b_assign_reg_132_reg[26]_i_2 ;
  wire \b_assign_reg_132_reg[27]_i_2 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3 ;
  wire \b_assign_reg_132_reg[29]_i_2 ;
  wire \b_assign_reg_132_reg[2]_i_2 ;
  wire \b_assign_reg_132_reg[30]_i_2 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_4_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_4_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3 ;
  wire \b_assign_reg_132_reg[5]_i_2 ;
  wire \b_assign_reg_132_reg[6]_i_2 ;
  wire \b_assign_reg_132_reg[7]_i_2 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3 ;
  wire \b_assign_reg_132_reg[9]_i_2 ;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_i_10_n_3 ;
  wire \gen_write[1].mem_reg_i_7_n_3 ;
  wire \gen_write[1].mem_reg_i_8__0_n_3 ;
  wire \gen_write[1].mem_reg_i_9_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 ;
  wire int_weight_0_write_reg;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_28 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_21 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_21 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_21 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_21 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_21 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_21 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_21 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_21 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_21 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_21 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_25 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_21 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_21 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_21 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_21 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_21 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_21 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_21 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_21 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_21 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_21 ;
  wire \rdata_reg[2]_i_10 ;
  wire \rdata_reg[2]_i_16 ;
  wire \rdata_reg[2]_i_18 ;
  wire \rdata_reg[2]_i_8 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_21 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_37 ;
  wire \rdata_reg[3]_i_10 ;
  wire \rdata_reg[3]_i_16 ;
  wire \rdata_reg[3]_i_18 ;
  wire \rdata_reg[3]_i_8 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_21 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_21 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_21 ;
  wire \rdata_reg[7]_i_10 ;
  wire \rdata_reg[7]_i_13 ;
  wire \rdata_reg[7]_i_21 ;
  wire \rdata_reg[7]_i_25 ;
  wire \rdata_reg[7]_i_9 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_21 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_21 ;
  wire \rstate_reg[0] ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_0_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_4_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2 ),
        .O(weight_0_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4 
       (.I0(\b_assign_reg_132_reg[12]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5 
       (.I0(\b_assign_reg_132_reg[11]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6 
       (.I0(\b_assign_reg_132_reg[10]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7 
       (.I0(\b_assign_reg_132_reg[9]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4 
       (.I0(\b_assign_reg_132_reg[16]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5 
       (.I0(\b_assign_reg_132_reg[15]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6 
       (.I0(\b_assign_reg_132_reg[14]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7 
       (.I0(\b_assign_reg_132_reg[13]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4 
       (.I0(\b_assign_reg_132_reg[20]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5 
       (.I0(\b_assign_reg_132_reg[19]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6 
       (.I0(\b_assign_reg_132_reg[18]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7 
       (.I0(\b_assign_reg_132_reg[17]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4 
       (.I0(\b_assign_reg_132_reg[24]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5 
       (.I0(\b_assign_reg_132_reg[23]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6 
       (.I0(\b_assign_reg_132_reg[22]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7 
       (.I0(\b_assign_reg_132_reg[21]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4 
       (.I0(\b_assign_reg_132_reg[28]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5 
       (.I0(\b_assign_reg_132_reg[27]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6 
       (.I0(\b_assign_reg_132_reg[26]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7 
       (.I0(\b_assign_reg_132_reg[25]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1 
       (.I0(\b_assign_reg_132_reg[31]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6 
       (.I0(\b_assign_reg_132_reg[31]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_7 
       (.I0(\b_assign_reg_132_reg[30]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_8 
       (.I0(\b_assign_reg_132_reg[29]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4 
       (.I0(\b_assign_reg_132_reg[0]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5 
       (.I0(\b_assign_reg_132_reg[4]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6 
       (.I0(\b_assign_reg_132_reg[3]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7 
       (.I0(\b_assign_reg_132_reg[2]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8 
       (.I0(\b_assign_reg_132_reg[1]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4 
       (.I0(\b_assign_reg_132_reg[8]_i_3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5 
       (.I0(\b_assign_reg_132_reg[7]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6 
       (.I0(\b_assign_reg_132_reg[6]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7 
       (.I0(\b_assign_reg_132_reg[5]_i_2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1 
       (.I0(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2 
       (.CI(\b_assign_reg_132_reg[8]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2_n_3 ,\b_assign_reg_132_reg[12]_i_2_n_4 ,\b_assign_reg_132_reg[12]_i_2_n_5 ,\b_assign_reg_132_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4_n_3 ,\b_assign_reg_132[12]_i_5_n_3 ,\b_assign_reg_132[12]_i_6_n_3 ,\b_assign_reg_132[12]_i_7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2 
       (.CI(\b_assign_reg_132_reg[12]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2_n_3 ,\b_assign_reg_132_reg[16]_i_2_n_4 ,\b_assign_reg_132_reg[16]_i_2_n_5 ,\b_assign_reg_132_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4_n_3 ,\b_assign_reg_132[16]_i_5_n_3 ,\b_assign_reg_132[16]_i_6_n_3 ,\b_assign_reg_132[16]_i_7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2 
       (.CI(\b_assign_reg_132_reg[16]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2_n_3 ,\b_assign_reg_132_reg[20]_i_2_n_4 ,\b_assign_reg_132_reg[20]_i_2_n_5 ,\b_assign_reg_132_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4_n_3 ,\b_assign_reg_132[20]_i_5_n_3 ,\b_assign_reg_132[20]_i_6_n_3 ,\b_assign_reg_132[20]_i_7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2 
       (.CI(\b_assign_reg_132_reg[20]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2_n_3 ,\b_assign_reg_132_reg[24]_i_2_n_4 ,\b_assign_reg_132_reg[24]_i_2_n_5 ,\b_assign_reg_132_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4_n_3 ,\b_assign_reg_132[24]_i_5_n_3 ,\b_assign_reg_132[24]_i_6_n_3 ,\b_assign_reg_132[24]_i_7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2 
       (.CI(\b_assign_reg_132_reg[24]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2_n_3 ,\b_assign_reg_132_reg[28]_i_2_n_4 ,\b_assign_reg_132_reg[28]_i_2_n_5 ,\b_assign_reg_132_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4_n_3 ,\b_assign_reg_132[28]_i_5_n_3 ,\b_assign_reg_132[28]_i_6_n_3 ,\b_assign_reg_132[28]_i_7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_4 
       (.CI(\b_assign_reg_132_reg[28]_i_2_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_4_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_4_n_5 ,\b_assign_reg_132_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_4_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_6_n_3 ,\b_assign_reg_132[31]_i_7_n_3 ,\b_assign_reg_132[31]_i_8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2_n_3 ,\b_assign_reg_132_reg[4]_i_2_n_4 ,\b_assign_reg_132_reg[4]_i_2_n_5 ,\b_assign_reg_132_reg[4]_i_2_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5_n_3 ,\b_assign_reg_132[4]_i_6_n_3 ,\b_assign_reg_132[4]_i_7_n_3 ,\b_assign_reg_132[4]_i_8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2 
       (.CI(\b_assign_reg_132_reg[4]_i_2_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2_n_3 ,\b_assign_reg_132_reg[8]_i_2_n_4 ,\b_assign_reg_132_reg[8]_i_2_n_5 ,\b_assign_reg_132_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4_n_3 ,\b_assign_reg_132[8]_i_5_n_3 ,\b_assign_reg_132[8]_i_6_n_3 ,\b_assign_reg_132[8]_i_7_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_7_n_3 ,\gen_write[1].mem_reg_i_8__0_n_3 ,\gen_write[1].mem_reg_i_9_n_3 ,\gen_write[1].mem_reg_i_10_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_0_write_reg),
        .O(\gen_write[1].mem_reg_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_0_write_reg),
        .O(\gen_write[1].mem_reg_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_0_write_reg),
        .O(\gen_write[1].mem_reg_i_8__0_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_0_write_reg),
        .O(\gen_write[1].mem_reg_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_13 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[0]_i_28 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[0]),
        .O(\rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[10]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[10]),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[11]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[11]),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[12]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[12]),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[13]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[13]),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[14]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[14]),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[15]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[15]),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[16]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[16]),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[17]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[17]),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[18]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[18]),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[19]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[19]),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_13 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[1]_i_25 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[20]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[20]),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[21]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[21]),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[22]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[22]),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[23]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[23]),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[24]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[24]),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[25]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[25]),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[26]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[26]),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[27]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[27]),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[28]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[28]),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[29]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[29]),
        .O(\rdata_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(\rdata_reg[2]_i_10 ),
        .I2(\gen_write[1].mem_reg_0 ),
        .I3(\gen_write[1].mem_reg_1 ),
        .I4(\rdata_reg[2]_i_16 ),
        .I5(\rdata_reg[2]_i_18 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_2 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[2]_i_8 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[30]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[30]),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_19 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[31]_i_37 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[31]),
        .O(\rdata_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata_reg[3]_i_10 ),
        .I2(\gen_write[1].mem_reg_2 ),
        .I3(\gen_write[1].mem_reg_3 ),
        .I4(\rdata_reg[3]_i_16 ),
        .I5(\rdata_reg[3]_i_18 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_2 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[3]_i_8 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[4]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[4]),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[5]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[5]),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[6]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[6]),
        .O(\rdata_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[7]_i_13 ),
        .I2(\gen_write[1].mem_reg_4 ),
        .I3(\gen_write[1].mem_reg_5 ),
        .I4(\rdata_reg[7]_i_21 ),
        .I5(\rdata_reg[7]_i_25 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_2 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[7]_i_9 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[8]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[8]),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_12 
       (.I0(\rstate_reg[0] ),
        .I1(\rdata_reg[9]_i_21 ),
        .I2(\rdata_reg[7]_i_10 ),
        .I3(DOBDO[9]),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28
   (DOADO,
    \rdata_reg[31]_i_17 ,
    weight_1_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__0 ,
    \rdata_reg[0]_i_28 ,
    int_ap_start_reg,
    Q,
    \rstate_reg[0] ,
    int_gie_reg,
    int_weight_1_read_reg,
    \rdata_reg[0]_i_27 ,
    \rdata_reg[31]_i_18 ,
    \rdata_reg[1]_i_24 ,
    \rdata_reg[2]_i_24 ,
    \rdata_reg[3]_i_24 ,
    \rdata_reg[7]_i_37 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_1_write_reg,
    \b_assign_reg_132_reg[0]_i_2__0 ,
    \b_assign_reg_132_reg[1]_i_2__0 ,
    \b_assign_reg_132_reg[2]_i_2__0 ,
    \b_assign_reg_132_reg[3]_i_2__0 ,
    \b_assign_reg_132_reg[4]_i_3__0 ,
    \b_assign_reg_132_reg[5]_i_2__0 ,
    \b_assign_reg_132_reg[6]_i_2__0 ,
    \b_assign_reg_132_reg[7]_i_2__0 ,
    \b_assign_reg_132_reg[8]_i_3__0 ,
    \b_assign_reg_132_reg[9]_i_2__0 ,
    \b_assign_reg_132_reg[10]_i_2__0 ,
    \b_assign_reg_132_reg[11]_i_2__0 ,
    \b_assign_reg_132_reg[12]_i_3__0 ,
    \b_assign_reg_132_reg[13]_i_2__0 ,
    \b_assign_reg_132_reg[14]_i_2__0 ,
    \b_assign_reg_132_reg[15]_i_2__0 ,
    \b_assign_reg_132_reg[16]_i_3__0 ,
    \b_assign_reg_132_reg[17]_i_2__0 ,
    \b_assign_reg_132_reg[18]_i_2__0 ,
    \b_assign_reg_132_reg[19]_i_2__0 ,
    \b_assign_reg_132_reg[20]_i_3__0 ,
    \b_assign_reg_132_reg[21]_i_2__0 ,
    \b_assign_reg_132_reg[22]_i_2__0 ,
    \b_assign_reg_132_reg[23]_i_2__0 ,
    \b_assign_reg_132_reg[24]_i_3__0 ,
    \b_assign_reg_132_reg[25]_i_2__0 ,
    \b_assign_reg_132_reg[26]_i_2__0 ,
    \b_assign_reg_132_reg[27]_i_2__0 ,
    \b_assign_reg_132_reg[28]_i_3__0 ,
    \b_assign_reg_132_reg[29]_i_2__0 ,
    \b_assign_reg_132_reg[30]_i_2__0 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_17 ;
  output [0:0]weight_1_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[0] ;
  output \rdata_reg[1] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[7] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__0 ;
  input \rdata_reg[0]_i_28 ;
  input int_ap_start_reg;
  input [0:0]Q;
  input \rstate_reg[0] ;
  input int_gie_reg;
  input int_weight_1_read_reg;
  input \rdata_reg[0]_i_27 ;
  input \rdata_reg[31]_i_18 ;
  input \rdata_reg[1]_i_24 ;
  input \rdata_reg[2]_i_24 ;
  input \rdata_reg[3]_i_24 ;
  input \rdata_reg[7]_i_37 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_1_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__0 ;
  input \b_assign_reg_132_reg[1]_i_2__0 ;
  input \b_assign_reg_132_reg[2]_i_2__0 ;
  input \b_assign_reg_132_reg[3]_i_2__0 ;
  input \b_assign_reg_132_reg[4]_i_3__0 ;
  input \b_assign_reg_132_reg[5]_i_2__0 ;
  input \b_assign_reg_132_reg[6]_i_2__0 ;
  input \b_assign_reg_132_reg[7]_i_2__0 ;
  input \b_assign_reg_132_reg[8]_i_3__0 ;
  input \b_assign_reg_132_reg[9]_i_2__0 ;
  input \b_assign_reg_132_reg[10]_i_2__0 ;
  input \b_assign_reg_132_reg[11]_i_2__0 ;
  input \b_assign_reg_132_reg[12]_i_3__0 ;
  input \b_assign_reg_132_reg[13]_i_2__0 ;
  input \b_assign_reg_132_reg[14]_i_2__0 ;
  input \b_assign_reg_132_reg[15]_i_2__0 ;
  input \b_assign_reg_132_reg[16]_i_3__0 ;
  input \b_assign_reg_132_reg[17]_i_2__0 ;
  input \b_assign_reg_132_reg[18]_i_2__0 ;
  input \b_assign_reg_132_reg[19]_i_2__0 ;
  input \b_assign_reg_132_reg[20]_i_3__0 ;
  input \b_assign_reg_132_reg[21]_i_2__0 ;
  input \b_assign_reg_132_reg[22]_i_2__0 ;
  input \b_assign_reg_132_reg[23]_i_2__0 ;
  input \b_assign_reg_132_reg[24]_i_3__0 ;
  input \b_assign_reg_132_reg[25]_i_2__0 ;
  input \b_assign_reg_132_reg[26]_i_2__0 ;
  input \b_assign_reg_132_reg[27]_i_2__0 ;
  input \b_assign_reg_132_reg[28]_i_3__0 ;
  input \b_assign_reg_132_reg[29]_i_2__0 ;
  input \b_assign_reg_132_reg[30]_i_2__0 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__0_n_3 ;
  wire \b_assign_reg_132[12]_i_5__0_n_3 ;
  wire \b_assign_reg_132[12]_i_6__0_n_3 ;
  wire \b_assign_reg_132[12]_i_7__0_n_3 ;
  wire \b_assign_reg_132[16]_i_4__0_n_3 ;
  wire \b_assign_reg_132[16]_i_5__0_n_3 ;
  wire \b_assign_reg_132[16]_i_6__0_n_3 ;
  wire \b_assign_reg_132[16]_i_7__0_n_3 ;
  wire \b_assign_reg_132[20]_i_4__0_n_3 ;
  wire \b_assign_reg_132[20]_i_5__0_n_3 ;
  wire \b_assign_reg_132[20]_i_6__0_n_3 ;
  wire \b_assign_reg_132[20]_i_7__0_n_3 ;
  wire \b_assign_reg_132[24]_i_4__0_n_3 ;
  wire \b_assign_reg_132[24]_i_5__0_n_3 ;
  wire \b_assign_reg_132[24]_i_6__0_n_3 ;
  wire \b_assign_reg_132[24]_i_7__0_n_3 ;
  wire \b_assign_reg_132[28]_i_4__0_n_3 ;
  wire \b_assign_reg_132[28]_i_5__0_n_3 ;
  wire \b_assign_reg_132[28]_i_6__0_n_3 ;
  wire \b_assign_reg_132[28]_i_7__0_n_3 ;
  wire \b_assign_reg_132[31]_i_4_n_3 ;
  wire \b_assign_reg_132[31]_i_5__0_n_3 ;
  wire \b_assign_reg_132[31]_i_6__0_n_3 ;
  wire \b_assign_reg_132[4]_i_4__0_n_3 ;
  wire \b_assign_reg_132[4]_i_5__0_n_3 ;
  wire \b_assign_reg_132[4]_i_6__0_n_3 ;
  wire \b_assign_reg_132[4]_i_7__0_n_3 ;
  wire \b_assign_reg_132[4]_i_8__0_n_3 ;
  wire \b_assign_reg_132[8]_i_4__0_n_3 ;
  wire \b_assign_reg_132[8]_i_5__0_n_3 ;
  wire \b_assign_reg_132[8]_i_6__0_n_3 ;
  wire \b_assign_reg_132[8]_i_7__0_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__0 ;
  wire \b_assign_reg_132_reg[10]_i_2__0 ;
  wire \b_assign_reg_132_reg[11]_i_2__0 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__0 ;
  wire \b_assign_reg_132_reg[13]_i_2__0 ;
  wire \b_assign_reg_132_reg[14]_i_2__0 ;
  wire \b_assign_reg_132_reg[15]_i_2__0 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__0 ;
  wire \b_assign_reg_132_reg[17]_i_2__0 ;
  wire \b_assign_reg_132_reg[18]_i_2__0 ;
  wire \b_assign_reg_132_reg[19]_i_2__0 ;
  wire \b_assign_reg_132_reg[1]_i_2__0 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__0 ;
  wire \b_assign_reg_132_reg[21]_i_2__0 ;
  wire \b_assign_reg_132_reg[22]_i_2__0 ;
  wire \b_assign_reg_132_reg[23]_i_2__0 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__0 ;
  wire \b_assign_reg_132_reg[25]_i_2__0 ;
  wire \b_assign_reg_132_reg[26]_i_2__0 ;
  wire \b_assign_reg_132_reg[27]_i_2__0 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__0 ;
  wire \b_assign_reg_132_reg[29]_i_2__0 ;
  wire \b_assign_reg_132_reg[2]_i_2__0 ;
  wire \b_assign_reg_132_reg[30]_i_2__0 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__0 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__0_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__0_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__0 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__0 ;
  wire \b_assign_reg_132_reg[5]_i_2__0 ;
  wire \b_assign_reg_132_reg[6]_i_2__0 ;
  wire \b_assign_reg_132_reg[7]_i_2__0 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__0 ;
  wire \b_assign_reg_132_reg[9]_i_2__0 ;
  wire \gen_write[1].mem_reg_i_1__8_n_3 ;
  wire \gen_write[1].mem_reg_i_2__8_n_3 ;
  wire \gen_write[1].mem_reg_i_3__8_n_3 ;
  wire \gen_write[1].mem_reg_i_4__8_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 ;
  wire int_ap_start_reg;
  wire int_gie_reg;
  wire int_weight_1_read_reg;
  wire int_weight_1_write_reg;
  wire \rdata[0]_i_12_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_27 ;
  wire \rdata_reg[0]_i_28 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_24 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_24 ;
  wire [31:0]\rdata_reg[31]_i_17 ;
  wire \rdata_reg[31]_i_18 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_24 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_37 ;
  wire \rstate_reg[0] ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_1_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__0_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__0 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(weight_1_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__0 
       (.I0(\b_assign_reg_132_reg[12]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__0 
       (.I0(\b_assign_reg_132_reg[11]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__0 
       (.I0(\b_assign_reg_132_reg[10]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__0 
       (.I0(\b_assign_reg_132_reg[9]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__0 
       (.I0(\b_assign_reg_132_reg[16]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__0 
       (.I0(\b_assign_reg_132_reg[15]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__0 
       (.I0(\b_assign_reg_132_reg[14]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__0 
       (.I0(\b_assign_reg_132_reg[13]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__0 
       (.I0(\b_assign_reg_132_reg[20]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__0 
       (.I0(\b_assign_reg_132_reg[19]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__0 
       (.I0(\b_assign_reg_132_reg[18]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__0 
       (.I0(\b_assign_reg_132_reg[17]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__0 
       (.I0(\b_assign_reg_132_reg[24]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__0 
       (.I0(\b_assign_reg_132_reg[23]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__0 
       (.I0(\b_assign_reg_132_reg[22]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__0 
       (.I0(\b_assign_reg_132_reg[21]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__0 
       (.I0(\b_assign_reg_132_reg[28]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__0 
       (.I0(\b_assign_reg_132_reg[27]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__0 
       (.I0(\b_assign_reg_132_reg[26]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__0 
       (.I0(\b_assign_reg_132_reg[25]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__0 
       (.I0(\b_assign_reg_132_reg[31]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4 
       (.I0(\b_assign_reg_132_reg[31]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__0 
       (.I0(\b_assign_reg_132_reg[30]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__0 
       (.I0(\b_assign_reg_132_reg[29]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__0 
       (.I0(\b_assign_reg_132_reg[0]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__0 
       (.I0(\b_assign_reg_132_reg[4]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__0 
       (.I0(\b_assign_reg_132_reg[3]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__0 
       (.I0(\b_assign_reg_132_reg[2]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__0 
       (.I0(\b_assign_reg_132_reg[1]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__0 
       (.I0(\b_assign_reg_132_reg[8]_i_3__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__0 
       (.I0(\b_assign_reg_132_reg[7]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__0 
       (.I0(\b_assign_reg_132_reg[6]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__0 
       (.I0(\b_assign_reg_132_reg[5]_i_2__0 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__0 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__0 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__0 
       (.CI(\b_assign_reg_132_reg[8]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__0_n_3 ,\b_assign_reg_132_reg[12]_i_2__0_n_4 ,\b_assign_reg_132_reg[12]_i_2__0_n_5 ,\b_assign_reg_132_reg[12]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__0_n_3 ,\b_assign_reg_132[12]_i_5__0_n_3 ,\b_assign_reg_132[12]_i_6__0_n_3 ,\b_assign_reg_132[12]_i_7__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__0 
       (.CI(\b_assign_reg_132_reg[12]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__0_n_3 ,\b_assign_reg_132_reg[16]_i_2__0_n_4 ,\b_assign_reg_132_reg[16]_i_2__0_n_5 ,\b_assign_reg_132_reg[16]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__0_n_3 ,\b_assign_reg_132[16]_i_5__0_n_3 ,\b_assign_reg_132[16]_i_6__0_n_3 ,\b_assign_reg_132[16]_i_7__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__0 
       (.CI(\b_assign_reg_132_reg[16]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__0_n_3 ,\b_assign_reg_132_reg[20]_i_2__0_n_4 ,\b_assign_reg_132_reg[20]_i_2__0_n_5 ,\b_assign_reg_132_reg[20]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__0_n_3 ,\b_assign_reg_132[20]_i_5__0_n_3 ,\b_assign_reg_132[20]_i_6__0_n_3 ,\b_assign_reg_132[20]_i_7__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__0 
       (.CI(\b_assign_reg_132_reg[20]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__0_n_3 ,\b_assign_reg_132_reg[24]_i_2__0_n_4 ,\b_assign_reg_132_reg[24]_i_2__0_n_5 ,\b_assign_reg_132_reg[24]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__0_n_3 ,\b_assign_reg_132[24]_i_5__0_n_3 ,\b_assign_reg_132[24]_i_6__0_n_3 ,\b_assign_reg_132[24]_i_7__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__0 
       (.CI(\b_assign_reg_132_reg[24]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__0_n_3 ,\b_assign_reg_132_reg[28]_i_2__0_n_4 ,\b_assign_reg_132_reg[28]_i_2__0_n_5 ,\b_assign_reg_132_reg[28]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__0_n_3 ,\b_assign_reg_132[28]_i_5__0_n_3 ,\b_assign_reg_132[28]_i_6__0_n_3 ,\b_assign_reg_132[28]_i_7__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__0 
       (.CI(\b_assign_reg_132_reg[28]_i_2__0_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__0_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__0_n_5 ,\b_assign_reg_132_reg[31]_i_3__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__0_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4_n_3 ,\b_assign_reg_132[31]_i_5__0_n_3 ,\b_assign_reg_132[31]_i_6__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__0_n_3 ,\b_assign_reg_132_reg[4]_i_2__0_n_4 ,\b_assign_reg_132_reg[4]_i_2__0_n_5 ,\b_assign_reg_132_reg[4]_i_2__0_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__0_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__0_n_3 ,\b_assign_reg_132[4]_i_6__0_n_3 ,\b_assign_reg_132[4]_i_7__0_n_3 ,\b_assign_reg_132[4]_i_8__0_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__0 
       (.CI(\b_assign_reg_132_reg[4]_i_2__0_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__0_n_3 ,\b_assign_reg_132_reg[8]_i_2__0_n_4 ,\b_assign_reg_132_reg[8]_i_2__0_n_5 ,\b_assign_reg_132_reg[8]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__0_n_3 ,\b_assign_reg_132[8]_i_5__0_n_3 ,\b_assign_reg_132[8]_i_6__0_n_3 ,\b_assign_reg_132[8]_i_7__0_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_17 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__8_n_3 ,\gen_write[1].mem_reg_i_2__8_n_3 ,\gen_write[1].mem_reg_i_3__8_n_3 ,\gen_write[1].mem_reg_i_4__8_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__8 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_1_write_reg),
        .O(\gen_write[1].mem_reg_i_1__8_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__8 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_1_write_reg),
        .O(\gen_write[1].mem_reg_i_2__8_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__8 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_1_write_reg),
        .O(\gen_write[1].mem_reg_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__8 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_1_write_reg),
        .O(\gen_write[1].mem_reg_i_4__8_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_12 
       (.I0(int_weight_1_read_reg),
        .I1(\rdata_reg[0]_i_27 ),
        .I2(\rdata_reg[31]_i_18 ),
        .I3(\rdata_reg[31]_i_17 [0]),
        .O(\rdata[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_12_n_3 ),
        .I1(\rdata_reg[0]_i_28 ),
        .I2(int_ap_start_reg),
        .I3(Q),
        .I4(\rstate_reg[0] ),
        .I5(int_gie_reg),
        .O(\rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_12 
       (.I0(int_weight_1_read_reg),
        .I1(\rdata_reg[1]_i_24 ),
        .I2(\rdata_reg[31]_i_18 ),
        .I3(\rdata_reg[31]_i_17 [1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_19 
       (.I0(int_weight_1_read_reg),
        .I1(\rdata_reg[2]_i_24 ),
        .I2(\rdata_reg[31]_i_18 ),
        .I3(\rdata_reg[31]_i_17 [2]),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_19 
       (.I0(int_weight_1_read_reg),
        .I1(\rdata_reg[3]_i_24 ),
        .I2(\rdata_reg[31]_i_18 ),
        .I3(\rdata_reg[31]_i_17 [3]),
        .O(\rdata_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_27 
       (.I0(int_weight_1_read_reg),
        .I1(\rdata_reg[7]_i_37 ),
        .I2(\rdata_reg[31]_i_18 ),
        .I3(\rdata_reg[31]_i_17 [7]),
        .O(\rdata_reg[7] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29
   (DOADO,
    \rdata_reg[31]_i_35 ,
    weight_2_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__1 ,
    \int_isr_reg[1] ,
    \rdata_reg[1]_i_24 ,
    \rdata_reg[1]_i_25 ,
    int_ap_done_reg,
    int_weight_1_read_reg,
    \rdata_reg[4]_i_11 ,
    \rdata_reg[31]_i_18 ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[4]_i_21 ,
    \rdata_reg[5]_i_11 ,
    \rdata_reg[5]_i_21 ,
    \rdata_reg[6]_i_11 ,
    \rdata_reg[6]_i_21 ,
    \rdata_reg[8]_i_11 ,
    \rdata_reg[8]_i_21 ,
    \rdata_reg[9]_i_11 ,
    \rdata_reg[9]_i_21 ,
    \rdata_reg[10]_i_11 ,
    \rdata_reg[10]_i_21 ,
    \rdata_reg[11]_i_11 ,
    \rdata_reg[11]_i_21 ,
    \rdata_reg[12]_i_11 ,
    \rdata_reg[12]_i_21 ,
    \rdata_reg[13]_i_11 ,
    \rdata_reg[13]_i_21 ,
    \rdata_reg[14]_i_11 ,
    \rdata_reg[14]_i_21 ,
    \rdata_reg[15]_i_11 ,
    \rdata_reg[15]_i_21 ,
    \rdata_reg[16]_i_11 ,
    \rdata_reg[16]_i_21 ,
    \rdata_reg[17]_i_11 ,
    \rdata_reg[17]_i_21 ,
    \rdata_reg[18]_i_11 ,
    \rdata_reg[18]_i_21 ,
    \rdata_reg[19]_i_11 ,
    \rdata_reg[19]_i_21 ,
    \rdata_reg[20]_i_11 ,
    \rdata_reg[20]_i_21 ,
    \rdata_reg[21]_i_11 ,
    \rdata_reg[21]_i_21 ,
    \rdata_reg[22]_i_11 ,
    \rdata_reg[22]_i_21 ,
    \rdata_reg[23]_i_11 ,
    \rdata_reg[23]_i_21 ,
    \rdata_reg[24]_i_11 ,
    \rdata_reg[24]_i_21 ,
    \rdata_reg[25]_i_11 ,
    \rdata_reg[25]_i_21 ,
    \rdata_reg[26]_i_11 ,
    \rdata_reg[26]_i_21 ,
    \rdata_reg[27]_i_11 ,
    \rdata_reg[27]_i_21 ,
    \rdata_reg[28]_i_11 ,
    \rdata_reg[28]_i_21 ,
    \rdata_reg[29]_i_11 ,
    \rdata_reg[29]_i_21 ,
    \rdata_reg[30]_i_11 ,
    \rdata_reg[30]_i_21 ,
    \rdata_reg[31]_i_17 ,
    \rdata_reg[31]_i_37 ,
    int_weight_2_read_reg,
    \rdata_reg[0]_i_26 ,
    \rdata_reg[7]_i_26 ,
    \rdata_reg[1]_i_23 ,
    \rdata_reg[4]_i_20 ,
    \rdata_reg[5]_i_20 ,
    \rdata_reg[6]_i_20 ,
    \rdata_reg[8]_i_20 ,
    \rdata_reg[9]_i_20 ,
    \rdata_reg[10]_i_20 ,
    \rdata_reg[11]_i_20 ,
    \rdata_reg[12]_i_20 ,
    \rdata_reg[13]_i_20 ,
    \rdata_reg[14]_i_20 ,
    \rdata_reg[15]_i_20 ,
    \rdata_reg[16]_i_20 ,
    \rdata_reg[17]_i_20 ,
    \rdata_reg[18]_i_20 ,
    \rdata_reg[19]_i_20 ,
    \rdata_reg[20]_i_20 ,
    \rdata_reg[21]_i_20 ,
    \rdata_reg[22]_i_20 ,
    \rdata_reg[23]_i_20 ,
    \rdata_reg[24]_i_20 ,
    \rdata_reg[25]_i_20 ,
    \rdata_reg[26]_i_20 ,
    \rdata_reg[27]_i_20 ,
    \rdata_reg[28]_i_20 ,
    \rdata_reg[29]_i_20 ,
    \rdata_reg[30]_i_20 ,
    \rdata_reg[31]_i_35_0 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_2_write_reg,
    \b_assign_reg_132_reg[0]_i_2__1 ,
    \b_assign_reg_132_reg[1]_i_2__1 ,
    \b_assign_reg_132_reg[2]_i_2__1 ,
    \b_assign_reg_132_reg[3]_i_2__1 ,
    \b_assign_reg_132_reg[4]_i_3__1 ,
    \b_assign_reg_132_reg[5]_i_2__1 ,
    \b_assign_reg_132_reg[6]_i_2__1 ,
    \b_assign_reg_132_reg[7]_i_2__1 ,
    \b_assign_reg_132_reg[8]_i_3__1 ,
    \b_assign_reg_132_reg[9]_i_2__1 ,
    \b_assign_reg_132_reg[10]_i_2__1 ,
    \b_assign_reg_132_reg[11]_i_2__1 ,
    \b_assign_reg_132_reg[12]_i_3__1 ,
    \b_assign_reg_132_reg[13]_i_2__1 ,
    \b_assign_reg_132_reg[14]_i_2__1 ,
    \b_assign_reg_132_reg[15]_i_2__1 ,
    \b_assign_reg_132_reg[16]_i_3__1 ,
    \b_assign_reg_132_reg[17]_i_2__1 ,
    \b_assign_reg_132_reg[18]_i_2__1 ,
    \b_assign_reg_132_reg[19]_i_2__1 ,
    \b_assign_reg_132_reg[20]_i_3__1 ,
    \b_assign_reg_132_reg[21]_i_2__1 ,
    \b_assign_reg_132_reg[22]_i_2__1 ,
    \b_assign_reg_132_reg[23]_i_2__1 ,
    \b_assign_reg_132_reg[24]_i_3__1 ,
    \b_assign_reg_132_reg[25]_i_2__1 ,
    \b_assign_reg_132_reg[26]_i_2__1 ,
    \b_assign_reg_132_reg[27]_i_2__1 ,
    \b_assign_reg_132_reg[28]_i_3__1 ,
    \b_assign_reg_132_reg[29]_i_2__1 ,
    \b_assign_reg_132_reg[30]_i_2__1 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_35 ;
  output [0:0]weight_2_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[1] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output \rdata_reg[0] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__1 ;
  input \int_isr_reg[1] ;
  input \rdata_reg[1]_i_24 ;
  input \rdata_reg[1]_i_25 ;
  input int_ap_done_reg;
  input int_weight_1_read_reg;
  input \rdata_reg[4]_i_11 ;
  input \rdata_reg[31]_i_18 ;
  input [26:0]\gen_write[1].mem_reg_0 ;
  input \rdata_reg[4]_i_21 ;
  input \rdata_reg[5]_i_11 ;
  input \rdata_reg[5]_i_21 ;
  input \rdata_reg[6]_i_11 ;
  input \rdata_reg[6]_i_21 ;
  input \rdata_reg[8]_i_11 ;
  input \rdata_reg[8]_i_21 ;
  input \rdata_reg[9]_i_11 ;
  input \rdata_reg[9]_i_21 ;
  input \rdata_reg[10]_i_11 ;
  input \rdata_reg[10]_i_21 ;
  input \rdata_reg[11]_i_11 ;
  input \rdata_reg[11]_i_21 ;
  input \rdata_reg[12]_i_11 ;
  input \rdata_reg[12]_i_21 ;
  input \rdata_reg[13]_i_11 ;
  input \rdata_reg[13]_i_21 ;
  input \rdata_reg[14]_i_11 ;
  input \rdata_reg[14]_i_21 ;
  input \rdata_reg[15]_i_11 ;
  input \rdata_reg[15]_i_21 ;
  input \rdata_reg[16]_i_11 ;
  input \rdata_reg[16]_i_21 ;
  input \rdata_reg[17]_i_11 ;
  input \rdata_reg[17]_i_21 ;
  input \rdata_reg[18]_i_11 ;
  input \rdata_reg[18]_i_21 ;
  input \rdata_reg[19]_i_11 ;
  input \rdata_reg[19]_i_21 ;
  input \rdata_reg[20]_i_11 ;
  input \rdata_reg[20]_i_21 ;
  input \rdata_reg[21]_i_11 ;
  input \rdata_reg[21]_i_21 ;
  input \rdata_reg[22]_i_11 ;
  input \rdata_reg[22]_i_21 ;
  input \rdata_reg[23]_i_11 ;
  input \rdata_reg[23]_i_21 ;
  input \rdata_reg[24]_i_11 ;
  input \rdata_reg[24]_i_21 ;
  input \rdata_reg[25]_i_11 ;
  input \rdata_reg[25]_i_21 ;
  input \rdata_reg[26]_i_11 ;
  input \rdata_reg[26]_i_21 ;
  input \rdata_reg[27]_i_11 ;
  input \rdata_reg[27]_i_21 ;
  input \rdata_reg[28]_i_11 ;
  input \rdata_reg[28]_i_21 ;
  input \rdata_reg[29]_i_11 ;
  input \rdata_reg[29]_i_21 ;
  input \rdata_reg[30]_i_11 ;
  input \rdata_reg[30]_i_21 ;
  input \rdata_reg[31]_i_17 ;
  input \rdata_reg[31]_i_37 ;
  input int_weight_2_read_reg;
  input \rdata_reg[0]_i_26 ;
  input \rdata_reg[7]_i_26 ;
  input \rdata_reg[1]_i_23 ;
  input \rdata_reg[4]_i_20 ;
  input \rdata_reg[5]_i_20 ;
  input \rdata_reg[6]_i_20 ;
  input \rdata_reg[8]_i_20 ;
  input \rdata_reg[9]_i_20 ;
  input \rdata_reg[10]_i_20 ;
  input \rdata_reg[11]_i_20 ;
  input \rdata_reg[12]_i_20 ;
  input \rdata_reg[13]_i_20 ;
  input \rdata_reg[14]_i_20 ;
  input \rdata_reg[15]_i_20 ;
  input \rdata_reg[16]_i_20 ;
  input \rdata_reg[17]_i_20 ;
  input \rdata_reg[18]_i_20 ;
  input \rdata_reg[19]_i_20 ;
  input \rdata_reg[20]_i_20 ;
  input \rdata_reg[21]_i_20 ;
  input \rdata_reg[22]_i_20 ;
  input \rdata_reg[23]_i_20 ;
  input \rdata_reg[24]_i_20 ;
  input \rdata_reg[25]_i_20 ;
  input \rdata_reg[26]_i_20 ;
  input \rdata_reg[27]_i_20 ;
  input \rdata_reg[28]_i_20 ;
  input \rdata_reg[29]_i_20 ;
  input \rdata_reg[30]_i_20 ;
  input \rdata_reg[31]_i_35_0 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_2_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__1 ;
  input \b_assign_reg_132_reg[1]_i_2__1 ;
  input \b_assign_reg_132_reg[2]_i_2__1 ;
  input \b_assign_reg_132_reg[3]_i_2__1 ;
  input \b_assign_reg_132_reg[4]_i_3__1 ;
  input \b_assign_reg_132_reg[5]_i_2__1 ;
  input \b_assign_reg_132_reg[6]_i_2__1 ;
  input \b_assign_reg_132_reg[7]_i_2__1 ;
  input \b_assign_reg_132_reg[8]_i_3__1 ;
  input \b_assign_reg_132_reg[9]_i_2__1 ;
  input \b_assign_reg_132_reg[10]_i_2__1 ;
  input \b_assign_reg_132_reg[11]_i_2__1 ;
  input \b_assign_reg_132_reg[12]_i_3__1 ;
  input \b_assign_reg_132_reg[13]_i_2__1 ;
  input \b_assign_reg_132_reg[14]_i_2__1 ;
  input \b_assign_reg_132_reg[15]_i_2__1 ;
  input \b_assign_reg_132_reg[16]_i_3__1 ;
  input \b_assign_reg_132_reg[17]_i_2__1 ;
  input \b_assign_reg_132_reg[18]_i_2__1 ;
  input \b_assign_reg_132_reg[19]_i_2__1 ;
  input \b_assign_reg_132_reg[20]_i_3__1 ;
  input \b_assign_reg_132_reg[21]_i_2__1 ;
  input \b_assign_reg_132_reg[22]_i_2__1 ;
  input \b_assign_reg_132_reg[23]_i_2__1 ;
  input \b_assign_reg_132_reg[24]_i_3__1 ;
  input \b_assign_reg_132_reg[25]_i_2__1 ;
  input \b_assign_reg_132_reg[26]_i_2__1 ;
  input \b_assign_reg_132_reg[27]_i_2__1 ;
  input \b_assign_reg_132_reg[28]_i_3__1 ;
  input \b_assign_reg_132_reg[29]_i_2__1 ;
  input \b_assign_reg_132_reg[30]_i_2__1 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__1_n_3 ;
  wire \b_assign_reg_132[12]_i_5__1_n_3 ;
  wire \b_assign_reg_132[12]_i_6__1_n_3 ;
  wire \b_assign_reg_132[12]_i_7__1_n_3 ;
  wire \b_assign_reg_132[16]_i_4__1_n_3 ;
  wire \b_assign_reg_132[16]_i_5__1_n_3 ;
  wire \b_assign_reg_132[16]_i_6__1_n_3 ;
  wire \b_assign_reg_132[16]_i_7__1_n_3 ;
  wire \b_assign_reg_132[20]_i_4__1_n_3 ;
  wire \b_assign_reg_132[20]_i_5__1_n_3 ;
  wire \b_assign_reg_132[20]_i_6__1_n_3 ;
  wire \b_assign_reg_132[20]_i_7__1_n_3 ;
  wire \b_assign_reg_132[24]_i_4__1_n_3 ;
  wire \b_assign_reg_132[24]_i_5__1_n_3 ;
  wire \b_assign_reg_132[24]_i_6__1_n_3 ;
  wire \b_assign_reg_132[24]_i_7__1_n_3 ;
  wire \b_assign_reg_132[28]_i_4__1_n_3 ;
  wire \b_assign_reg_132[28]_i_5__1_n_3 ;
  wire \b_assign_reg_132[28]_i_6__1_n_3 ;
  wire \b_assign_reg_132[28]_i_7__1_n_3 ;
  wire \b_assign_reg_132[31]_i_4__0_n_3 ;
  wire \b_assign_reg_132[31]_i_5__1_n_3 ;
  wire \b_assign_reg_132[31]_i_6__1_n_3 ;
  wire \b_assign_reg_132[4]_i_4__1_n_3 ;
  wire \b_assign_reg_132[4]_i_5__1_n_3 ;
  wire \b_assign_reg_132[4]_i_6__1_n_3 ;
  wire \b_assign_reg_132[4]_i_7__1_n_3 ;
  wire \b_assign_reg_132[4]_i_8__1_n_3 ;
  wire \b_assign_reg_132[8]_i_4__1_n_3 ;
  wire \b_assign_reg_132[8]_i_5__1_n_3 ;
  wire \b_assign_reg_132[8]_i_6__1_n_3 ;
  wire \b_assign_reg_132[8]_i_7__1_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__1 ;
  wire \b_assign_reg_132_reg[10]_i_2__1 ;
  wire \b_assign_reg_132_reg[11]_i_2__1 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__1 ;
  wire \b_assign_reg_132_reg[13]_i_2__1 ;
  wire \b_assign_reg_132_reg[14]_i_2__1 ;
  wire \b_assign_reg_132_reg[15]_i_2__1 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__1 ;
  wire \b_assign_reg_132_reg[17]_i_2__1 ;
  wire \b_assign_reg_132_reg[18]_i_2__1 ;
  wire \b_assign_reg_132_reg[19]_i_2__1 ;
  wire \b_assign_reg_132_reg[1]_i_2__1 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__1 ;
  wire \b_assign_reg_132_reg[21]_i_2__1 ;
  wire \b_assign_reg_132_reg[22]_i_2__1 ;
  wire \b_assign_reg_132_reg[23]_i_2__1 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__1 ;
  wire \b_assign_reg_132_reg[25]_i_2__1 ;
  wire \b_assign_reg_132_reg[26]_i_2__1 ;
  wire \b_assign_reg_132_reg[27]_i_2__1 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__1 ;
  wire \b_assign_reg_132_reg[29]_i_2__1 ;
  wire \b_assign_reg_132_reg[2]_i_2__1 ;
  wire \b_assign_reg_132_reg[30]_i_2__1 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__1 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__1_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__1_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__1 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__1 ;
  wire \b_assign_reg_132_reg[5]_i_2__1 ;
  wire \b_assign_reg_132_reg[6]_i_2__1 ;
  wire \b_assign_reg_132_reg[7]_i_2__1 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__1 ;
  wire \b_assign_reg_132_reg[9]_i_2__1 ;
  wire [26:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_1__7_n_3 ;
  wire \gen_write[1].mem_reg_i_2__7_n_3 ;
  wire \gen_write[1].mem_reg_i_3__7_n_3 ;
  wire \gen_write[1].mem_reg_i_4__7_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 ;
  wire int_ap_done_reg;
  wire \int_isr_reg[1] ;
  wire int_weight_1_read_reg;
  wire int_weight_2_read_reg;
  wire int_weight_2_write_reg;
  wire \rdata[10]_i_10_n_3 ;
  wire \rdata[11]_i_10_n_3 ;
  wire \rdata[12]_i_10_n_3 ;
  wire \rdata[13]_i_10_n_3 ;
  wire \rdata[14]_i_10_n_3 ;
  wire \rdata[15]_i_10_n_3 ;
  wire \rdata[16]_i_10_n_3 ;
  wire \rdata[17]_i_10_n_3 ;
  wire \rdata[18]_i_10_n_3 ;
  wire \rdata[19]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[20]_i_10_n_3 ;
  wire \rdata[21]_i_10_n_3 ;
  wire \rdata[22]_i_10_n_3 ;
  wire \rdata[23]_i_10_n_3 ;
  wire \rdata[24]_i_10_n_3 ;
  wire \rdata[25]_i_10_n_3 ;
  wire \rdata[26]_i_10_n_3 ;
  wire \rdata[27]_i_10_n_3 ;
  wire \rdata[28]_i_10_n_3 ;
  wire \rdata[29]_i_10_n_3 ;
  wire \rdata[30]_i_10_n_3 ;
  wire \rdata[31]_i_15_n_3 ;
  wire \rdata[4]_i_10_n_3 ;
  wire \rdata[5]_i_10_n_3 ;
  wire \rdata[6]_i_10_n_3 ;
  wire \rdata[8]_i_10_n_3 ;
  wire \rdata[9]_i_10_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_26 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_11 ;
  wire \rdata_reg[10]_i_20 ;
  wire \rdata_reg[10]_i_21 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_11 ;
  wire \rdata_reg[11]_i_20 ;
  wire \rdata_reg[11]_i_21 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_11 ;
  wire \rdata_reg[12]_i_20 ;
  wire \rdata_reg[12]_i_21 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_11 ;
  wire \rdata_reg[13]_i_20 ;
  wire \rdata_reg[13]_i_21 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_11 ;
  wire \rdata_reg[14]_i_20 ;
  wire \rdata_reg[14]_i_21 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_11 ;
  wire \rdata_reg[15]_i_20 ;
  wire \rdata_reg[15]_i_21 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_11 ;
  wire \rdata_reg[16]_i_20 ;
  wire \rdata_reg[16]_i_21 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_11 ;
  wire \rdata_reg[17]_i_20 ;
  wire \rdata_reg[17]_i_21 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_11 ;
  wire \rdata_reg[18]_i_20 ;
  wire \rdata_reg[18]_i_21 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_11 ;
  wire \rdata_reg[19]_i_20 ;
  wire \rdata_reg[19]_i_21 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_23 ;
  wire \rdata_reg[1]_i_24 ;
  wire \rdata_reg[1]_i_25 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_11 ;
  wire \rdata_reg[20]_i_20 ;
  wire \rdata_reg[20]_i_21 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_11 ;
  wire \rdata_reg[21]_i_20 ;
  wire \rdata_reg[21]_i_21 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_11 ;
  wire \rdata_reg[22]_i_20 ;
  wire \rdata_reg[22]_i_21 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_11 ;
  wire \rdata_reg[23]_i_20 ;
  wire \rdata_reg[23]_i_21 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_11 ;
  wire \rdata_reg[24]_i_20 ;
  wire \rdata_reg[24]_i_21 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_11 ;
  wire \rdata_reg[25]_i_20 ;
  wire \rdata_reg[25]_i_21 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_11 ;
  wire \rdata_reg[26]_i_20 ;
  wire \rdata_reg[26]_i_21 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_11 ;
  wire \rdata_reg[27]_i_20 ;
  wire \rdata_reg[27]_i_21 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_11 ;
  wire \rdata_reg[28]_i_20 ;
  wire \rdata_reg[28]_i_21 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_11 ;
  wire \rdata_reg[29]_i_20 ;
  wire \rdata_reg[29]_i_21 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_11 ;
  wire \rdata_reg[30]_i_20 ;
  wire \rdata_reg[30]_i_21 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_17 ;
  wire \rdata_reg[31]_i_18 ;
  wire [31:0]\rdata_reg[31]_i_35 ;
  wire \rdata_reg[31]_i_35_0 ;
  wire \rdata_reg[31]_i_37 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_11 ;
  wire \rdata_reg[4]_i_20 ;
  wire \rdata_reg[4]_i_21 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_11 ;
  wire \rdata_reg[5]_i_20 ;
  wire \rdata_reg[5]_i_21 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_11 ;
  wire \rdata_reg[6]_i_20 ;
  wire \rdata_reg[6]_i_21 ;
  wire \rdata_reg[7]_i_26 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_11 ;
  wire \rdata_reg[8]_i_20 ;
  wire \rdata_reg[8]_i_21 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_11 ;
  wire \rdata_reg[9]_i_20 ;
  wire \rdata_reg[9]_i_21 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_2_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__1_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__1 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(weight_2_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__1 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__1 
       (.I0(\b_assign_reg_132_reg[12]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__1 
       (.I0(\b_assign_reg_132_reg[11]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__1 
       (.I0(\b_assign_reg_132_reg[10]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__1 
       (.I0(\b_assign_reg_132_reg[9]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__1 
       (.I0(\b_assign_reg_132_reg[16]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__1 
       (.I0(\b_assign_reg_132_reg[15]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__1 
       (.I0(\b_assign_reg_132_reg[14]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__1 
       (.I0(\b_assign_reg_132_reg[13]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__1 
       (.I0(\b_assign_reg_132_reg[20]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__1 
       (.I0(\b_assign_reg_132_reg[19]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__1 
       (.I0(\b_assign_reg_132_reg[18]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__1 
       (.I0(\b_assign_reg_132_reg[17]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__1 
       (.I0(\b_assign_reg_132_reg[24]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__1 
       (.I0(\b_assign_reg_132_reg[23]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__1 
       (.I0(\b_assign_reg_132_reg[22]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__1 
       (.I0(\b_assign_reg_132_reg[21]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__1 
       (.I0(\b_assign_reg_132_reg[28]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__1 
       (.I0(\b_assign_reg_132_reg[27]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__1 
       (.I0(\b_assign_reg_132_reg[26]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__1 
       (.I0(\b_assign_reg_132_reg[25]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__1 
       (.I0(\b_assign_reg_132_reg[31]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__0 
       (.I0(\b_assign_reg_132_reg[31]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__1 
       (.I0(\b_assign_reg_132_reg[30]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__1 
       (.I0(\b_assign_reg_132_reg[29]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__1 
       (.I0(\b_assign_reg_132_reg[0]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__1 
       (.I0(\b_assign_reg_132_reg[4]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__1 
       (.I0(\b_assign_reg_132_reg[3]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__1 
       (.I0(\b_assign_reg_132_reg[2]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__1 
       (.I0(\b_assign_reg_132_reg[1]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__1 
       (.I0(\b_assign_reg_132_reg[8]_i_3__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__1 
       (.I0(\b_assign_reg_132_reg[7]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__1 
       (.I0(\b_assign_reg_132_reg[6]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__1 
       (.I0(\b_assign_reg_132_reg[5]_i_2__1 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__1 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__1 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__1 
       (.CI(\b_assign_reg_132_reg[8]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__1_n_3 ,\b_assign_reg_132_reg[12]_i_2__1_n_4 ,\b_assign_reg_132_reg[12]_i_2__1_n_5 ,\b_assign_reg_132_reg[12]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__1_n_3 ,\b_assign_reg_132[12]_i_5__1_n_3 ,\b_assign_reg_132[12]_i_6__1_n_3 ,\b_assign_reg_132[12]_i_7__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__1 
       (.CI(\b_assign_reg_132_reg[12]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__1_n_3 ,\b_assign_reg_132_reg[16]_i_2__1_n_4 ,\b_assign_reg_132_reg[16]_i_2__1_n_5 ,\b_assign_reg_132_reg[16]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__1_n_3 ,\b_assign_reg_132[16]_i_5__1_n_3 ,\b_assign_reg_132[16]_i_6__1_n_3 ,\b_assign_reg_132[16]_i_7__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__1 
       (.CI(\b_assign_reg_132_reg[16]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__1_n_3 ,\b_assign_reg_132_reg[20]_i_2__1_n_4 ,\b_assign_reg_132_reg[20]_i_2__1_n_5 ,\b_assign_reg_132_reg[20]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__1_n_3 ,\b_assign_reg_132[20]_i_5__1_n_3 ,\b_assign_reg_132[20]_i_6__1_n_3 ,\b_assign_reg_132[20]_i_7__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__1 
       (.CI(\b_assign_reg_132_reg[20]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__1_n_3 ,\b_assign_reg_132_reg[24]_i_2__1_n_4 ,\b_assign_reg_132_reg[24]_i_2__1_n_5 ,\b_assign_reg_132_reg[24]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__1_n_3 ,\b_assign_reg_132[24]_i_5__1_n_3 ,\b_assign_reg_132[24]_i_6__1_n_3 ,\b_assign_reg_132[24]_i_7__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__1 
       (.CI(\b_assign_reg_132_reg[24]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__1_n_3 ,\b_assign_reg_132_reg[28]_i_2__1_n_4 ,\b_assign_reg_132_reg[28]_i_2__1_n_5 ,\b_assign_reg_132_reg[28]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__1_n_3 ,\b_assign_reg_132[28]_i_5__1_n_3 ,\b_assign_reg_132[28]_i_6__1_n_3 ,\b_assign_reg_132[28]_i_7__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__1 
       (.CI(\b_assign_reg_132_reg[28]_i_2__1_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__1_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__1_n_5 ,\b_assign_reg_132_reg[31]_i_3__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__1_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__0_n_3 ,\b_assign_reg_132[31]_i_5__1_n_3 ,\b_assign_reg_132[31]_i_6__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__1_n_3 ,\b_assign_reg_132_reg[4]_i_2__1_n_4 ,\b_assign_reg_132_reg[4]_i_2__1_n_5 ,\b_assign_reg_132_reg[4]_i_2__1_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__1_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__1_n_3 ,\b_assign_reg_132[4]_i_6__1_n_3 ,\b_assign_reg_132[4]_i_7__1_n_3 ,\b_assign_reg_132[4]_i_8__1_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__1 
       (.CI(\b_assign_reg_132_reg[4]_i_2__1_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__1_n_3 ,\b_assign_reg_132_reg[8]_i_2__1_n_4 ,\b_assign_reg_132_reg[8]_i_2__1_n_5 ,\b_assign_reg_132_reg[8]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__1_n_3 ,\b_assign_reg_132[8]_i_5__1_n_3 ,\b_assign_reg_132[8]_i_6__1_n_3 ,\b_assign_reg_132[8]_i_7__1_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_35 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__7_n_3 ,\gen_write[1].mem_reg_i_2__7_n_3 ,\gen_write[1].mem_reg_i_3__7_n_3 ,\gen_write[1].mem_reg_i_4__7_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__7 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_2_write_reg),
        .O(\gen_write[1].mem_reg_i_1__7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__7 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_2_write_reg),
        .O(\gen_write[1].mem_reg_i_2__7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__7 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_2_write_reg),
        .O(\gen_write[1].mem_reg_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__7 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_2_write_reg),
        .O(\gen_write[1].mem_reg_i_4__7_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_11 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[0]_i_26 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [0]),
        .O(\rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[10]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [10]),
        .O(\rdata[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[10]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [5]),
        .I5(\rdata_reg[10]_i_21 ),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[11]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [11]),
        .O(\rdata[11]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[11]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [6]),
        .I5(\rdata_reg[11]_i_21 ),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[12]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [12]),
        .O(\rdata[12]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[12]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [7]),
        .I5(\rdata_reg[12]_i_21 ),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[13]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [13]),
        .O(\rdata[13]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[13]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [8]),
        .I5(\rdata_reg[13]_i_21 ),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[14]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [14]),
        .O(\rdata[14]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[14]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [9]),
        .I5(\rdata_reg[14]_i_21 ),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[15]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [15]),
        .O(\rdata[15]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[15]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [10]),
        .I5(\rdata_reg[15]_i_21 ),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[16]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [16]),
        .O(\rdata[16]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[16]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [11]),
        .I5(\rdata_reg[16]_i_21 ),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[17]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [17]),
        .O(\rdata[17]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[17]_i_3 
       (.I0(\rdata[17]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[17]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [12]),
        .I5(\rdata_reg[17]_i_21 ),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[18]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [18]),
        .O(\rdata[18]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[18]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [13]),
        .I5(\rdata_reg[18]_i_21 ),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[19]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [19]),
        .O(\rdata[19]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[19]_i_3 
       (.I0(\rdata[19]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[19]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [14]),
        .I5(\rdata_reg[19]_i_21 ),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_11 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[1]_i_23 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[1]_i_3 
       (.I0(\int_isr_reg[1] ),
        .I1(\rdata[1]_i_11_n_3 ),
        .I2(\rdata_reg[1]_i_24 ),
        .I3(\rdata_reg[1]_i_25 ),
        .I4(int_ap_done_reg),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[20]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [20]),
        .O(\rdata[20]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[20]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [15]),
        .I5(\rdata_reg[20]_i_21 ),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[21]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [21]),
        .O(\rdata[21]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[21]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [16]),
        .I5(\rdata_reg[21]_i_21 ),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[22]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [22]),
        .O(\rdata[22]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[22]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [17]),
        .I5(\rdata_reg[22]_i_21 ),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[23]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [23]),
        .O(\rdata[23]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[23]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [18]),
        .I5(\rdata_reg[23]_i_21 ),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[24]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [24]),
        .O(\rdata[24]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[24]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [19]),
        .I5(\rdata_reg[24]_i_21 ),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[25]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [25]),
        .O(\rdata[25]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[25]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [20]),
        .I5(\rdata_reg[25]_i_21 ),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[26]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [26]),
        .O(\rdata[26]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[26]_i_3 
       (.I0(\rdata[26]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[26]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [21]),
        .I5(\rdata_reg[26]_i_21 ),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[27]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [27]),
        .O(\rdata[27]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[27]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [22]),
        .I5(\rdata_reg[27]_i_21 ),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[28]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [28]),
        .O(\rdata[28]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[28]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [23]),
        .I5(\rdata_reg[28]_i_21 ),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[29]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [29]),
        .O(\rdata[29]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[29]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [24]),
        .I5(\rdata_reg[29]_i_21 ),
        .O(\rdata_reg[29] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[30]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [30]),
        .O(\rdata[30]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[30]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [25]),
        .I5(\rdata_reg[30]_i_21 ),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_15 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[31]_i_35_0 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [31]),
        .O(\rdata[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_15_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[31]_i_17 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [26]),
        .I5(\rdata_reg[31]_i_37 ),
        .O(\rdata_reg[31] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[4]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [4]),
        .O(\rdata[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[4]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [0]),
        .I5(\rdata_reg[4]_i_21 ),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[5]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [5]),
        .O(\rdata[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[5]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [1]),
        .I5(\rdata_reg[5]_i_21 ),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[6]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [6]),
        .O(\rdata[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[6]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [2]),
        .I5(\rdata_reg[6]_i_21 ),
        .O(\rdata_reg[6] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[8]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [8]),
        .O(\rdata[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[8]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [3]),
        .I5(\rdata_reg[8]_i_21 ),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_10 
       (.I0(int_weight_2_read_reg),
        .I1(\rdata_reg[9]_i_20 ),
        .I2(\rdata_reg[7]_i_26 ),
        .I3(\rdata_reg[31]_i_35 [9]),
        .O(\rdata[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_10_n_3 ),
        .I1(int_weight_1_read_reg),
        .I2(\rdata_reg[9]_i_11 ),
        .I3(\rdata_reg[31]_i_18 ),
        .I4(\gen_write[1].mem_reg_0 [4]),
        .I5(\rdata_reg[9]_i_21 ),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30
   (DOADO,
    \rdata_reg[31]_i_34 ,
    weight_3_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[1] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__2 ,
    int_weight_2_read_reg,
    \rdata_reg[2]_i_18 ,
    \rdata_reg[7]_i_26 ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[2]_i_24 ,
    \rdata_reg[3]_i_18 ,
    \rdata_reg[3]_i_24 ,
    \rdata_reg[7]_i_25 ,
    \rdata_reg[7]_i_37 ,
    int_weight_3_read_reg,
    \rdata_reg[1]_i_21 ,
    \rdata_reg[0]_i_10 ,
    \rdata_reg[2]_i_23 ,
    \rdata_reg[3]_i_23 ,
    \rdata_reg[4]_i_19 ,
    \rdata_reg[5]_i_19 ,
    \rdata_reg[6]_i_19 ,
    \rdata_reg[7]_i_35 ,
    \rdata_reg[8]_i_19 ,
    \rdata_reg[9]_i_19 ,
    \rdata_reg[10]_i_19 ,
    \rdata_reg[11]_i_19 ,
    \rdata_reg[12]_i_19 ,
    \rdata_reg[13]_i_19 ,
    \rdata_reg[14]_i_19 ,
    \rdata_reg[15]_i_19 ,
    \rdata_reg[16]_i_19 ,
    \rdata_reg[17]_i_19 ,
    \rdata_reg[18]_i_19 ,
    \rdata_reg[19]_i_19 ,
    \rdata_reg[20]_i_19 ,
    \rdata_reg[21]_i_19 ,
    \rdata_reg[22]_i_19 ,
    \rdata_reg[23]_i_19 ,
    \rdata_reg[24]_i_19 ,
    \rdata_reg[25]_i_19 ,
    \rdata_reg[26]_i_19 ,
    \rdata_reg[27]_i_19 ,
    \rdata_reg[28]_i_19 ,
    \rdata_reg[29]_i_19 ,
    \rdata_reg[30]_i_19 ,
    \rdata_reg[31]_i_34_0 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_3_write_reg,
    \b_assign_reg_132_reg[0]_i_2__2 ,
    \b_assign_reg_132_reg[1]_i_2__2 ,
    \b_assign_reg_132_reg[2]_i_2__2 ,
    \b_assign_reg_132_reg[3]_i_2__2 ,
    \b_assign_reg_132_reg[4]_i_3__2 ,
    \b_assign_reg_132_reg[5]_i_2__2 ,
    \b_assign_reg_132_reg[6]_i_2__2 ,
    \b_assign_reg_132_reg[7]_i_2__2 ,
    \b_assign_reg_132_reg[8]_i_3__2 ,
    \b_assign_reg_132_reg[9]_i_2__2 ,
    \b_assign_reg_132_reg[10]_i_2__2 ,
    \b_assign_reg_132_reg[11]_i_2__2 ,
    \b_assign_reg_132_reg[12]_i_3__2 ,
    \b_assign_reg_132_reg[13]_i_2__2 ,
    \b_assign_reg_132_reg[14]_i_2__2 ,
    \b_assign_reg_132_reg[15]_i_2__2 ,
    \b_assign_reg_132_reg[16]_i_3__2 ,
    \b_assign_reg_132_reg[17]_i_2__2 ,
    \b_assign_reg_132_reg[18]_i_2__2 ,
    \b_assign_reg_132_reg[19]_i_2__2 ,
    \b_assign_reg_132_reg[20]_i_3__2 ,
    \b_assign_reg_132_reg[21]_i_2__2 ,
    \b_assign_reg_132_reg[22]_i_2__2 ,
    \b_assign_reg_132_reg[23]_i_2__2 ,
    \b_assign_reg_132_reg[24]_i_3__2 ,
    \b_assign_reg_132_reg[25]_i_2__2 ,
    \b_assign_reg_132_reg[26]_i_2__2 ,
    \b_assign_reg_132_reg[27]_i_2__2 ,
    \b_assign_reg_132_reg[28]_i_3__2 ,
    \b_assign_reg_132_reg[29]_i_2__2 ,
    \b_assign_reg_132_reg[30]_i_2__2 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_34 ;
  output [0:0]weight_3_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[7] ;
  output \rdata_reg[1] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__2 ;
  input int_weight_2_read_reg;
  input \rdata_reg[2]_i_18 ;
  input \rdata_reg[7]_i_26 ;
  input [2:0]\gen_write[1].mem_reg_0 ;
  input \rdata_reg[2]_i_24 ;
  input \rdata_reg[3]_i_18 ;
  input \rdata_reg[3]_i_24 ;
  input \rdata_reg[7]_i_25 ;
  input \rdata_reg[7]_i_37 ;
  input int_weight_3_read_reg;
  input \rdata_reg[1]_i_21 ;
  input \rdata_reg[0]_i_10 ;
  input \rdata_reg[2]_i_23 ;
  input \rdata_reg[3]_i_23 ;
  input \rdata_reg[4]_i_19 ;
  input \rdata_reg[5]_i_19 ;
  input \rdata_reg[6]_i_19 ;
  input \rdata_reg[7]_i_35 ;
  input \rdata_reg[8]_i_19 ;
  input \rdata_reg[9]_i_19 ;
  input \rdata_reg[10]_i_19 ;
  input \rdata_reg[11]_i_19 ;
  input \rdata_reg[12]_i_19 ;
  input \rdata_reg[13]_i_19 ;
  input \rdata_reg[14]_i_19 ;
  input \rdata_reg[15]_i_19 ;
  input \rdata_reg[16]_i_19 ;
  input \rdata_reg[17]_i_19 ;
  input \rdata_reg[18]_i_19 ;
  input \rdata_reg[19]_i_19 ;
  input \rdata_reg[20]_i_19 ;
  input \rdata_reg[21]_i_19 ;
  input \rdata_reg[22]_i_19 ;
  input \rdata_reg[23]_i_19 ;
  input \rdata_reg[24]_i_19 ;
  input \rdata_reg[25]_i_19 ;
  input \rdata_reg[26]_i_19 ;
  input \rdata_reg[27]_i_19 ;
  input \rdata_reg[28]_i_19 ;
  input \rdata_reg[29]_i_19 ;
  input \rdata_reg[30]_i_19 ;
  input \rdata_reg[31]_i_34_0 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_3_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__2 ;
  input \b_assign_reg_132_reg[1]_i_2__2 ;
  input \b_assign_reg_132_reg[2]_i_2__2 ;
  input \b_assign_reg_132_reg[3]_i_2__2 ;
  input \b_assign_reg_132_reg[4]_i_3__2 ;
  input \b_assign_reg_132_reg[5]_i_2__2 ;
  input \b_assign_reg_132_reg[6]_i_2__2 ;
  input \b_assign_reg_132_reg[7]_i_2__2 ;
  input \b_assign_reg_132_reg[8]_i_3__2 ;
  input \b_assign_reg_132_reg[9]_i_2__2 ;
  input \b_assign_reg_132_reg[10]_i_2__2 ;
  input \b_assign_reg_132_reg[11]_i_2__2 ;
  input \b_assign_reg_132_reg[12]_i_3__2 ;
  input \b_assign_reg_132_reg[13]_i_2__2 ;
  input \b_assign_reg_132_reg[14]_i_2__2 ;
  input \b_assign_reg_132_reg[15]_i_2__2 ;
  input \b_assign_reg_132_reg[16]_i_3__2 ;
  input \b_assign_reg_132_reg[17]_i_2__2 ;
  input \b_assign_reg_132_reg[18]_i_2__2 ;
  input \b_assign_reg_132_reg[19]_i_2__2 ;
  input \b_assign_reg_132_reg[20]_i_3__2 ;
  input \b_assign_reg_132_reg[21]_i_2__2 ;
  input \b_assign_reg_132_reg[22]_i_2__2 ;
  input \b_assign_reg_132_reg[23]_i_2__2 ;
  input \b_assign_reg_132_reg[24]_i_3__2 ;
  input \b_assign_reg_132_reg[25]_i_2__2 ;
  input \b_assign_reg_132_reg[26]_i_2__2 ;
  input \b_assign_reg_132_reg[27]_i_2__2 ;
  input \b_assign_reg_132_reg[28]_i_3__2 ;
  input \b_assign_reg_132_reg[29]_i_2__2 ;
  input \b_assign_reg_132_reg[30]_i_2__2 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__2_n_3 ;
  wire \b_assign_reg_132[12]_i_5__2_n_3 ;
  wire \b_assign_reg_132[12]_i_6__2_n_3 ;
  wire \b_assign_reg_132[12]_i_7__2_n_3 ;
  wire \b_assign_reg_132[16]_i_4__2_n_3 ;
  wire \b_assign_reg_132[16]_i_5__2_n_3 ;
  wire \b_assign_reg_132[16]_i_6__2_n_3 ;
  wire \b_assign_reg_132[16]_i_7__2_n_3 ;
  wire \b_assign_reg_132[20]_i_4__2_n_3 ;
  wire \b_assign_reg_132[20]_i_5__2_n_3 ;
  wire \b_assign_reg_132[20]_i_6__2_n_3 ;
  wire \b_assign_reg_132[20]_i_7__2_n_3 ;
  wire \b_assign_reg_132[24]_i_4__2_n_3 ;
  wire \b_assign_reg_132[24]_i_5__2_n_3 ;
  wire \b_assign_reg_132[24]_i_6__2_n_3 ;
  wire \b_assign_reg_132[24]_i_7__2_n_3 ;
  wire \b_assign_reg_132[28]_i_4__2_n_3 ;
  wire \b_assign_reg_132[28]_i_5__2_n_3 ;
  wire \b_assign_reg_132[28]_i_6__2_n_3 ;
  wire \b_assign_reg_132[28]_i_7__2_n_3 ;
  wire \b_assign_reg_132[31]_i_4__1_n_3 ;
  wire \b_assign_reg_132[31]_i_5__2_n_3 ;
  wire \b_assign_reg_132[31]_i_6__2_n_3 ;
  wire \b_assign_reg_132[4]_i_4__2_n_3 ;
  wire \b_assign_reg_132[4]_i_5__2_n_3 ;
  wire \b_assign_reg_132[4]_i_6__2_n_3 ;
  wire \b_assign_reg_132[4]_i_7__2_n_3 ;
  wire \b_assign_reg_132[4]_i_8__2_n_3 ;
  wire \b_assign_reg_132[8]_i_4__2_n_3 ;
  wire \b_assign_reg_132[8]_i_5__2_n_3 ;
  wire \b_assign_reg_132[8]_i_6__2_n_3 ;
  wire \b_assign_reg_132[8]_i_7__2_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__2 ;
  wire \b_assign_reg_132_reg[10]_i_2__2 ;
  wire \b_assign_reg_132_reg[11]_i_2__2 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__2 ;
  wire \b_assign_reg_132_reg[13]_i_2__2 ;
  wire \b_assign_reg_132_reg[14]_i_2__2 ;
  wire \b_assign_reg_132_reg[15]_i_2__2 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__2 ;
  wire \b_assign_reg_132_reg[17]_i_2__2 ;
  wire \b_assign_reg_132_reg[18]_i_2__2 ;
  wire \b_assign_reg_132_reg[19]_i_2__2 ;
  wire \b_assign_reg_132_reg[1]_i_2__2 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__2 ;
  wire \b_assign_reg_132_reg[21]_i_2__2 ;
  wire \b_assign_reg_132_reg[22]_i_2__2 ;
  wire \b_assign_reg_132_reg[23]_i_2__2 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__2 ;
  wire \b_assign_reg_132_reg[25]_i_2__2 ;
  wire \b_assign_reg_132_reg[26]_i_2__2 ;
  wire \b_assign_reg_132_reg[27]_i_2__2 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__2 ;
  wire \b_assign_reg_132_reg[29]_i_2__2 ;
  wire \b_assign_reg_132_reg[2]_i_2__2 ;
  wire \b_assign_reg_132_reg[30]_i_2__2 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__2 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__2_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__2_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__2 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__2 ;
  wire \b_assign_reg_132_reg[5]_i_2__2 ;
  wire \b_assign_reg_132_reg[6]_i_2__2 ;
  wire \b_assign_reg_132_reg[7]_i_2__2 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__2 ;
  wire \b_assign_reg_132_reg[9]_i_2__2 ;
  wire [2:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_1__6_n_3 ;
  wire \gen_write[1].mem_reg_i_2__6_n_3 ;
  wire \gen_write[1].mem_reg_i_3__6_n_3 ;
  wire \gen_write[1].mem_reg_i_4__6_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 ;
  wire int_weight_2_read_reg;
  wire int_weight_3_read_reg;
  wire int_weight_3_write_reg;
  wire \rdata[2]_i_17_n_3 ;
  wire \rdata[3]_i_17_n_3 ;
  wire \rdata[7]_i_23_n_3 ;
  wire \rdata_reg[0]_i_10 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_19 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_19 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_19 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_19 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_19 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_19 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_19 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_19 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_19 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_19 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_21 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_19 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_19 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_19 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_19 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_19 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_19 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_19 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_19 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_19 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_19 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_18 ;
  wire \rdata_reg[2]_i_23 ;
  wire \rdata_reg[2]_i_24 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_19 ;
  wire \rdata_reg[31] ;
  wire [31:0]\rdata_reg[31]_i_34 ;
  wire \rdata_reg[31]_i_34_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_18 ;
  wire \rdata_reg[3]_i_23 ;
  wire \rdata_reg[3]_i_24 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_19 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_19 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_19 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_25 ;
  wire \rdata_reg[7]_i_26 ;
  wire \rdata_reg[7]_i_35 ;
  wire \rdata_reg[7]_i_37 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_19 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_19 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_3_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__2_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__2 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(weight_3_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__2 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__2 
       (.I0(\b_assign_reg_132_reg[12]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__2 
       (.I0(\b_assign_reg_132_reg[11]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__2 
       (.I0(\b_assign_reg_132_reg[10]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__2 
       (.I0(\b_assign_reg_132_reg[9]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__2 
       (.I0(\b_assign_reg_132_reg[16]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__2 
       (.I0(\b_assign_reg_132_reg[15]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__2 
       (.I0(\b_assign_reg_132_reg[14]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__2 
       (.I0(\b_assign_reg_132_reg[13]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__2 
       (.I0(\b_assign_reg_132_reg[20]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__2 
       (.I0(\b_assign_reg_132_reg[19]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__2 
       (.I0(\b_assign_reg_132_reg[18]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__2 
       (.I0(\b_assign_reg_132_reg[17]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__2 
       (.I0(\b_assign_reg_132_reg[24]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__2 
       (.I0(\b_assign_reg_132_reg[23]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__2 
       (.I0(\b_assign_reg_132_reg[22]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__2 
       (.I0(\b_assign_reg_132_reg[21]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__2 
       (.I0(\b_assign_reg_132_reg[28]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__2 
       (.I0(\b_assign_reg_132_reg[27]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__2 
       (.I0(\b_assign_reg_132_reg[26]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__2 
       (.I0(\b_assign_reg_132_reg[25]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__2 
       (.I0(\b_assign_reg_132_reg[31]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__1 
       (.I0(\b_assign_reg_132_reg[31]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__2 
       (.I0(\b_assign_reg_132_reg[30]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__2 
       (.I0(\b_assign_reg_132_reg[29]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__2 
       (.I0(\b_assign_reg_132_reg[0]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__2 
       (.I0(\b_assign_reg_132_reg[4]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__2 
       (.I0(\b_assign_reg_132_reg[3]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__2 
       (.I0(\b_assign_reg_132_reg[2]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__2 
       (.I0(\b_assign_reg_132_reg[1]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__2 
       (.I0(\b_assign_reg_132_reg[8]_i_3__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__2 
       (.I0(\b_assign_reg_132_reg[7]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__2 
       (.I0(\b_assign_reg_132_reg[6]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__2 
       (.I0(\b_assign_reg_132_reg[5]_i_2__2 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__2 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__2 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__2 
       (.CI(\b_assign_reg_132_reg[8]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__2_n_3 ,\b_assign_reg_132_reg[12]_i_2__2_n_4 ,\b_assign_reg_132_reg[12]_i_2__2_n_5 ,\b_assign_reg_132_reg[12]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__2_n_3 ,\b_assign_reg_132[12]_i_5__2_n_3 ,\b_assign_reg_132[12]_i_6__2_n_3 ,\b_assign_reg_132[12]_i_7__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__2 
       (.CI(\b_assign_reg_132_reg[12]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__2_n_3 ,\b_assign_reg_132_reg[16]_i_2__2_n_4 ,\b_assign_reg_132_reg[16]_i_2__2_n_5 ,\b_assign_reg_132_reg[16]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__2_n_3 ,\b_assign_reg_132[16]_i_5__2_n_3 ,\b_assign_reg_132[16]_i_6__2_n_3 ,\b_assign_reg_132[16]_i_7__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__2 
       (.CI(\b_assign_reg_132_reg[16]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__2_n_3 ,\b_assign_reg_132_reg[20]_i_2__2_n_4 ,\b_assign_reg_132_reg[20]_i_2__2_n_5 ,\b_assign_reg_132_reg[20]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__2_n_3 ,\b_assign_reg_132[20]_i_5__2_n_3 ,\b_assign_reg_132[20]_i_6__2_n_3 ,\b_assign_reg_132[20]_i_7__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__2 
       (.CI(\b_assign_reg_132_reg[20]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__2_n_3 ,\b_assign_reg_132_reg[24]_i_2__2_n_4 ,\b_assign_reg_132_reg[24]_i_2__2_n_5 ,\b_assign_reg_132_reg[24]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__2_n_3 ,\b_assign_reg_132[24]_i_5__2_n_3 ,\b_assign_reg_132[24]_i_6__2_n_3 ,\b_assign_reg_132[24]_i_7__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__2 
       (.CI(\b_assign_reg_132_reg[24]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__2_n_3 ,\b_assign_reg_132_reg[28]_i_2__2_n_4 ,\b_assign_reg_132_reg[28]_i_2__2_n_5 ,\b_assign_reg_132_reg[28]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__2_n_3 ,\b_assign_reg_132[28]_i_5__2_n_3 ,\b_assign_reg_132[28]_i_6__2_n_3 ,\b_assign_reg_132[28]_i_7__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__2 
       (.CI(\b_assign_reg_132_reg[28]_i_2__2_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__2_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__2_n_5 ,\b_assign_reg_132_reg[31]_i_3__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__2_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__1_n_3 ,\b_assign_reg_132[31]_i_5__2_n_3 ,\b_assign_reg_132[31]_i_6__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__2_n_3 ,\b_assign_reg_132_reg[4]_i_2__2_n_4 ,\b_assign_reg_132_reg[4]_i_2__2_n_5 ,\b_assign_reg_132_reg[4]_i_2__2_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__2_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__2_n_3 ,\b_assign_reg_132[4]_i_6__2_n_3 ,\b_assign_reg_132[4]_i_7__2_n_3 ,\b_assign_reg_132[4]_i_8__2_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__2 
       (.CI(\b_assign_reg_132_reg[4]_i_2__2_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__2_n_3 ,\b_assign_reg_132_reg[8]_i_2__2_n_4 ,\b_assign_reg_132_reg[8]_i_2__2_n_5 ,\b_assign_reg_132_reg[8]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__2_n_3 ,\b_assign_reg_132[8]_i_5__2_n_3 ,\b_assign_reg_132[8]_i_6__2_n_3 ,\b_assign_reg_132[8]_i_7__2_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_34 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__6_n_3 ,\gen_write[1].mem_reg_i_2__6_n_3 ,\gen_write[1].mem_reg_i_3__6_n_3 ,\gen_write[1].mem_reg_i_4__6_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__6 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_3_write_reg),
        .O(\gen_write[1].mem_reg_i_1__6_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__6 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_3_write_reg),
        .O(\gen_write[1].mem_reg_i_2__6_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__6 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_3_write_reg),
        .O(\gen_write[1].mem_reg_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__6 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_3_write_reg),
        .O(\gen_write[1].mem_reg_i_4__6_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[10]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [10]),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[11]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [11]),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[12]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [12]),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[13]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [13]),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[14]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [14]),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[15]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [15]),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[16]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [16]),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[17]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [17]),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[18]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [18]),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[19]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [19]),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[1]_i_21 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[20]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [20]),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[21]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [21]),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[22]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [22]),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[23]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [23]),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[24]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [24]),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[25]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [25]),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[26]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [26]),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[27]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [27]),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[28]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [28]),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[29]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [29]),
        .O(\rdata_reg[29] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_17 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[2]_i_23 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [2]),
        .O(\rdata[2]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[2]_i_7 
       (.I0(\rdata[2]_i_17_n_3 ),
        .I1(int_weight_2_read_reg),
        .I2(\rdata_reg[2]_i_18 ),
        .I3(\rdata_reg[7]_i_26 ),
        .I4(\gen_write[1].mem_reg_0 [0]),
        .I5(\rdata_reg[2]_i_24 ),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[30]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [30]),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_14 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[31]_i_34_0 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [31]),
        .O(\rdata_reg[31] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_17 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[3]_i_23 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [3]),
        .O(\rdata[3]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[3]_i_7 
       (.I0(\rdata[3]_i_17_n_3 ),
        .I1(int_weight_2_read_reg),
        .I2(\rdata_reg[3]_i_18 ),
        .I3(\rdata_reg[7]_i_26 ),
        .I4(\gen_write[1].mem_reg_0 [1]),
        .I5(\rdata_reg[3]_i_24 ),
        .O(\rdata_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[4]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [4]),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[5]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [5]),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[6]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [6]),
        .O(\rdata_reg[6] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_23 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[7]_i_35 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [7]),
        .O(\rdata[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[7]_i_7 
       (.I0(\rdata[7]_i_23_n_3 ),
        .I1(int_weight_2_read_reg),
        .I2(\rdata_reg[7]_i_25 ),
        .I3(\rdata_reg[7]_i_26 ),
        .I4(\gen_write[1].mem_reg_0 [2]),
        .I5(\rdata_reg[7]_i_37 ),
        .O(\rdata_reg[7] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[8]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [8]),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_9 
       (.I0(int_weight_3_read_reg),
        .I1(\rdata_reg[9]_i_19 ),
        .I2(\rdata_reg[0]_i_10 ),
        .I3(\rdata_reg[31]_i_34 [9]),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31
   (DOADO,
    \rdata_reg[31]_i_12 ,
    weight_4_q0,
    \b_assign_reg_132_reg[31] ,
    D,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__3 ,
    \int_ctrl_reg[0] ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[0]_i_18 ,
    \rdata_reg[0]_i_21 ,
    int_weight_3_read_reg,
    \rdata_reg[0]_i_9 ,
    \rdata_reg[0]_i_10 ,
    \gen_write[1].mem_reg_1 ,
    \rdata_reg[0]_i_26 ,
    int_weight_4_read_reg,
    \rdata_reg[0]_i_24 ,
    \rdata_reg[31]_i_13 ,
    \rdata_reg[2]_i_21 ,
    \rdata_reg[3]_i_21 ,
    \rdata_reg[7]_i_32 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_4_write_reg,
    \b_assign_reg_132_reg[0]_i_2__3 ,
    \b_assign_reg_132_reg[1]_i_2__3 ,
    \b_assign_reg_132_reg[2]_i_2__3 ,
    \b_assign_reg_132_reg[3]_i_2__3 ,
    \b_assign_reg_132_reg[4]_i_3__3 ,
    \b_assign_reg_132_reg[5]_i_2__3 ,
    \b_assign_reg_132_reg[6]_i_2__3 ,
    \b_assign_reg_132_reg[7]_i_2__3 ,
    \b_assign_reg_132_reg[8]_i_3__3 ,
    \b_assign_reg_132_reg[9]_i_2__3 ,
    \b_assign_reg_132_reg[10]_i_2__3 ,
    \b_assign_reg_132_reg[11]_i_2__3 ,
    \b_assign_reg_132_reg[12]_i_3__3 ,
    \b_assign_reg_132_reg[13]_i_2__3 ,
    \b_assign_reg_132_reg[14]_i_2__3 ,
    \b_assign_reg_132_reg[15]_i_2__3 ,
    \b_assign_reg_132_reg[16]_i_3__3 ,
    \b_assign_reg_132_reg[17]_i_2__3 ,
    \b_assign_reg_132_reg[18]_i_2__3 ,
    \b_assign_reg_132_reg[19]_i_2__3 ,
    \b_assign_reg_132_reg[20]_i_3__3 ,
    \b_assign_reg_132_reg[21]_i_2__3 ,
    \b_assign_reg_132_reg[22]_i_2__3 ,
    \b_assign_reg_132_reg[23]_i_2__3 ,
    \b_assign_reg_132_reg[24]_i_3__3 ,
    \b_assign_reg_132_reg[25]_i_2__3 ,
    \b_assign_reg_132_reg[26]_i_2__3 ,
    \b_assign_reg_132_reg[27]_i_2__3 ,
    \b_assign_reg_132_reg[28]_i_3__3 ,
    \b_assign_reg_132_reg[29]_i_2__3 ,
    \b_assign_reg_132_reg[30]_i_2__3 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_12 ;
  output [0:0]weight_4_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output [0:0]D;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[7] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__3 ;
  input \int_ctrl_reg[0] ;
  input \gen_write[1].mem_reg_0 ;
  input \rdata_reg[0]_i_18 ;
  input \rdata_reg[0]_i_21 ;
  input int_weight_3_read_reg;
  input \rdata_reg[0]_i_9 ;
  input \rdata_reg[0]_i_10 ;
  input [0:0]\gen_write[1].mem_reg_1 ;
  input \rdata_reg[0]_i_26 ;
  input int_weight_4_read_reg;
  input \rdata_reg[0]_i_24 ;
  input \rdata_reg[31]_i_13 ;
  input \rdata_reg[2]_i_21 ;
  input \rdata_reg[3]_i_21 ;
  input \rdata_reg[7]_i_32 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_4_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__3 ;
  input \b_assign_reg_132_reg[1]_i_2__3 ;
  input \b_assign_reg_132_reg[2]_i_2__3 ;
  input \b_assign_reg_132_reg[3]_i_2__3 ;
  input \b_assign_reg_132_reg[4]_i_3__3 ;
  input \b_assign_reg_132_reg[5]_i_2__3 ;
  input \b_assign_reg_132_reg[6]_i_2__3 ;
  input \b_assign_reg_132_reg[7]_i_2__3 ;
  input \b_assign_reg_132_reg[8]_i_3__3 ;
  input \b_assign_reg_132_reg[9]_i_2__3 ;
  input \b_assign_reg_132_reg[10]_i_2__3 ;
  input \b_assign_reg_132_reg[11]_i_2__3 ;
  input \b_assign_reg_132_reg[12]_i_3__3 ;
  input \b_assign_reg_132_reg[13]_i_2__3 ;
  input \b_assign_reg_132_reg[14]_i_2__3 ;
  input \b_assign_reg_132_reg[15]_i_2__3 ;
  input \b_assign_reg_132_reg[16]_i_3__3 ;
  input \b_assign_reg_132_reg[17]_i_2__3 ;
  input \b_assign_reg_132_reg[18]_i_2__3 ;
  input \b_assign_reg_132_reg[19]_i_2__3 ;
  input \b_assign_reg_132_reg[20]_i_3__3 ;
  input \b_assign_reg_132_reg[21]_i_2__3 ;
  input \b_assign_reg_132_reg[22]_i_2__3 ;
  input \b_assign_reg_132_reg[23]_i_2__3 ;
  input \b_assign_reg_132_reg[24]_i_3__3 ;
  input \b_assign_reg_132_reg[25]_i_2__3 ;
  input \b_assign_reg_132_reg[26]_i_2__3 ;
  input \b_assign_reg_132_reg[27]_i_2__3 ;
  input \b_assign_reg_132_reg[28]_i_3__3 ;
  input \b_assign_reg_132_reg[29]_i_2__3 ;
  input \b_assign_reg_132_reg[30]_i_2__3 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__3_n_3 ;
  wire \b_assign_reg_132[12]_i_5__3_n_3 ;
  wire \b_assign_reg_132[12]_i_6__3_n_3 ;
  wire \b_assign_reg_132[12]_i_7__3_n_3 ;
  wire \b_assign_reg_132[16]_i_4__3_n_3 ;
  wire \b_assign_reg_132[16]_i_5__3_n_3 ;
  wire \b_assign_reg_132[16]_i_6__3_n_3 ;
  wire \b_assign_reg_132[16]_i_7__3_n_3 ;
  wire \b_assign_reg_132[20]_i_4__3_n_3 ;
  wire \b_assign_reg_132[20]_i_5__3_n_3 ;
  wire \b_assign_reg_132[20]_i_6__3_n_3 ;
  wire \b_assign_reg_132[20]_i_7__3_n_3 ;
  wire \b_assign_reg_132[24]_i_4__3_n_3 ;
  wire \b_assign_reg_132[24]_i_5__3_n_3 ;
  wire \b_assign_reg_132[24]_i_6__3_n_3 ;
  wire \b_assign_reg_132[24]_i_7__3_n_3 ;
  wire \b_assign_reg_132[28]_i_4__3_n_3 ;
  wire \b_assign_reg_132[28]_i_5__3_n_3 ;
  wire \b_assign_reg_132[28]_i_6__3_n_3 ;
  wire \b_assign_reg_132[28]_i_7__3_n_3 ;
  wire \b_assign_reg_132[31]_i_4__2_n_3 ;
  wire \b_assign_reg_132[31]_i_5__3_n_3 ;
  wire \b_assign_reg_132[31]_i_6__3_n_3 ;
  wire \b_assign_reg_132[4]_i_4__3_n_3 ;
  wire \b_assign_reg_132[4]_i_5__3_n_3 ;
  wire \b_assign_reg_132[4]_i_6__3_n_3 ;
  wire \b_assign_reg_132[4]_i_7__3_n_3 ;
  wire \b_assign_reg_132[4]_i_8__3_n_3 ;
  wire \b_assign_reg_132[8]_i_4__3_n_3 ;
  wire \b_assign_reg_132[8]_i_5__3_n_3 ;
  wire \b_assign_reg_132[8]_i_6__3_n_3 ;
  wire \b_assign_reg_132[8]_i_7__3_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__3 ;
  wire \b_assign_reg_132_reg[10]_i_2__3 ;
  wire \b_assign_reg_132_reg[11]_i_2__3 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__3 ;
  wire \b_assign_reg_132_reg[13]_i_2__3 ;
  wire \b_assign_reg_132_reg[14]_i_2__3 ;
  wire \b_assign_reg_132_reg[15]_i_2__3 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__3 ;
  wire \b_assign_reg_132_reg[17]_i_2__3 ;
  wire \b_assign_reg_132_reg[18]_i_2__3 ;
  wire \b_assign_reg_132_reg[19]_i_2__3 ;
  wire \b_assign_reg_132_reg[1]_i_2__3 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__3 ;
  wire \b_assign_reg_132_reg[21]_i_2__3 ;
  wire \b_assign_reg_132_reg[22]_i_2__3 ;
  wire \b_assign_reg_132_reg[23]_i_2__3 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__3 ;
  wire \b_assign_reg_132_reg[25]_i_2__3 ;
  wire \b_assign_reg_132_reg[26]_i_2__3 ;
  wire \b_assign_reg_132_reg[27]_i_2__3 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__3 ;
  wire \b_assign_reg_132_reg[29]_i_2__3 ;
  wire \b_assign_reg_132_reg[2]_i_2__3 ;
  wire \b_assign_reg_132_reg[30]_i_2__3 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__3 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__3_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__3_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__3 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__3 ;
  wire \b_assign_reg_132_reg[5]_i_2__3 ;
  wire \b_assign_reg_132_reg[6]_i_2__3 ;
  wire \b_assign_reg_132_reg[7]_i_2__3 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__3 ;
  wire \b_assign_reg_132_reg[9]_i_2__3 ;
  wire \gen_write[1].mem_reg_0 ;
  wire [0:0]\gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_i_1__5_n_3 ;
  wire \gen_write[1].mem_reg_i_2__5_n_3 ;
  wire \gen_write[1].mem_reg_i_3__5_n_3 ;
  wire \gen_write[1].mem_reg_i_4__5_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 ;
  wire \int_ctrl_reg[0] ;
  wire int_weight_3_read_reg;
  wire int_weight_4_read_reg;
  wire int_weight_4_write_reg;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata_reg[0]_i_10 ;
  wire \rdata_reg[0]_i_18 ;
  wire \rdata_reg[0]_i_21 ;
  wire \rdata_reg[0]_i_24 ;
  wire \rdata_reg[0]_i_26 ;
  wire \rdata_reg[0]_i_9 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_21 ;
  wire [31:0]\rdata_reg[31]_i_12 ;
  wire \rdata_reg[31]_i_13 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_21 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_32 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_4_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__3_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__3 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(weight_4_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__3 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__3 
       (.I0(\b_assign_reg_132_reg[12]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__3 
       (.I0(\b_assign_reg_132_reg[11]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__3 
       (.I0(\b_assign_reg_132_reg[10]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__3 
       (.I0(\b_assign_reg_132_reg[9]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__3 
       (.I0(\b_assign_reg_132_reg[16]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__3 
       (.I0(\b_assign_reg_132_reg[15]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__3 
       (.I0(\b_assign_reg_132_reg[14]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__3 
       (.I0(\b_assign_reg_132_reg[13]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__3 
       (.I0(\b_assign_reg_132_reg[20]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__3 
       (.I0(\b_assign_reg_132_reg[19]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__3 
       (.I0(\b_assign_reg_132_reg[18]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__3 
       (.I0(\b_assign_reg_132_reg[17]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__3 
       (.I0(\b_assign_reg_132_reg[24]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__3 
       (.I0(\b_assign_reg_132_reg[23]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__3 
       (.I0(\b_assign_reg_132_reg[22]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__3 
       (.I0(\b_assign_reg_132_reg[21]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__3 
       (.I0(\b_assign_reg_132_reg[28]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__3 
       (.I0(\b_assign_reg_132_reg[27]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__3 
       (.I0(\b_assign_reg_132_reg[26]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__3 
       (.I0(\b_assign_reg_132_reg[25]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__3 
       (.I0(\b_assign_reg_132_reg[31]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__2 
       (.I0(\b_assign_reg_132_reg[31]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__3 
       (.I0(\b_assign_reg_132_reg[30]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__3 
       (.I0(\b_assign_reg_132_reg[29]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__3 
       (.I0(\b_assign_reg_132_reg[0]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__3 
       (.I0(\b_assign_reg_132_reg[4]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__3 
       (.I0(\b_assign_reg_132_reg[3]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__3 
       (.I0(\b_assign_reg_132_reg[2]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__3 
       (.I0(\b_assign_reg_132_reg[1]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__3 
       (.I0(\b_assign_reg_132_reg[8]_i_3__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__3 
       (.I0(\b_assign_reg_132_reg[7]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__3 
       (.I0(\b_assign_reg_132_reg[6]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__3 
       (.I0(\b_assign_reg_132_reg[5]_i_2__3 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__3 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__3 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__3 
       (.CI(\b_assign_reg_132_reg[8]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__3_n_3 ,\b_assign_reg_132_reg[12]_i_2__3_n_4 ,\b_assign_reg_132_reg[12]_i_2__3_n_5 ,\b_assign_reg_132_reg[12]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__3_n_3 ,\b_assign_reg_132[12]_i_5__3_n_3 ,\b_assign_reg_132[12]_i_6__3_n_3 ,\b_assign_reg_132[12]_i_7__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__3 
       (.CI(\b_assign_reg_132_reg[12]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__3_n_3 ,\b_assign_reg_132_reg[16]_i_2__3_n_4 ,\b_assign_reg_132_reg[16]_i_2__3_n_5 ,\b_assign_reg_132_reg[16]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__3_n_3 ,\b_assign_reg_132[16]_i_5__3_n_3 ,\b_assign_reg_132[16]_i_6__3_n_3 ,\b_assign_reg_132[16]_i_7__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__3 
       (.CI(\b_assign_reg_132_reg[16]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__3_n_3 ,\b_assign_reg_132_reg[20]_i_2__3_n_4 ,\b_assign_reg_132_reg[20]_i_2__3_n_5 ,\b_assign_reg_132_reg[20]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__3_n_3 ,\b_assign_reg_132[20]_i_5__3_n_3 ,\b_assign_reg_132[20]_i_6__3_n_3 ,\b_assign_reg_132[20]_i_7__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__3 
       (.CI(\b_assign_reg_132_reg[20]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__3_n_3 ,\b_assign_reg_132_reg[24]_i_2__3_n_4 ,\b_assign_reg_132_reg[24]_i_2__3_n_5 ,\b_assign_reg_132_reg[24]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__3_n_3 ,\b_assign_reg_132[24]_i_5__3_n_3 ,\b_assign_reg_132[24]_i_6__3_n_3 ,\b_assign_reg_132[24]_i_7__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__3 
       (.CI(\b_assign_reg_132_reg[24]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__3_n_3 ,\b_assign_reg_132_reg[28]_i_2__3_n_4 ,\b_assign_reg_132_reg[28]_i_2__3_n_5 ,\b_assign_reg_132_reg[28]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__3_n_3 ,\b_assign_reg_132[28]_i_5__3_n_3 ,\b_assign_reg_132[28]_i_6__3_n_3 ,\b_assign_reg_132[28]_i_7__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__3 
       (.CI(\b_assign_reg_132_reg[28]_i_2__3_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__3_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__3_n_5 ,\b_assign_reg_132_reg[31]_i_3__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__3_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__2_n_3 ,\b_assign_reg_132[31]_i_5__3_n_3 ,\b_assign_reg_132[31]_i_6__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__3_n_3 ,\b_assign_reg_132_reg[4]_i_2__3_n_4 ,\b_assign_reg_132_reg[4]_i_2__3_n_5 ,\b_assign_reg_132_reg[4]_i_2__3_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__3_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__3_n_3 ,\b_assign_reg_132[4]_i_6__3_n_3 ,\b_assign_reg_132[4]_i_7__3_n_3 ,\b_assign_reg_132[4]_i_8__3_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__3 
       (.CI(\b_assign_reg_132_reg[4]_i_2__3_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__3_n_3 ,\b_assign_reg_132_reg[8]_i_2__3_n_4 ,\b_assign_reg_132_reg[8]_i_2__3_n_5 ,\b_assign_reg_132_reg[8]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__3_n_3 ,\b_assign_reg_132[8]_i_5__3_n_3 ,\b_assign_reg_132[8]_i_6__3_n_3 ,\b_assign_reg_132[8]_i_7__3_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_12 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__5_n_3 ,\gen_write[1].mem_reg_i_2__5_n_3 ,\gen_write[1].mem_reg_i_3__5_n_3 ,\gen_write[1].mem_reg_i_4__5_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__5 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_4_write_reg),
        .O(\gen_write[1].mem_reg_i_1__5_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__5 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_4_write_reg),
        .O(\gen_write[1].mem_reg_i_2__5_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__5 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_4_write_reg),
        .O(\gen_write[1].mem_reg_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__5 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_4_write_reg),
        .O(\gen_write[1].mem_reg_i_4__5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\int_ctrl_reg[0] ),
        .I2(\gen_write[1].mem_reg_0 ),
        .I3(\rdata_reg[0]_i_18 ),
        .I4(\rdata_reg[0]_i_21 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_7_n_3 ),
        .I1(int_weight_3_read_reg),
        .I2(\rdata_reg[0]_i_9 ),
        .I3(\rdata_reg[0]_i_10 ),
        .I4(\gen_write[1].mem_reg_1 ),
        .I5(\rdata_reg[0]_i_26 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_7 
       (.I0(int_weight_4_read_reg),
        .I1(\rdata_reg[0]_i_24 ),
        .I2(\rdata_reg[31]_i_13 ),
        .I3(\rdata_reg[31]_i_12 [0]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_11 
       (.I0(int_weight_4_read_reg),
        .I1(\rdata_reg[2]_i_21 ),
        .I2(\rdata_reg[31]_i_13 ),
        .I3(\rdata_reg[31]_i_12 [2]),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_11 
       (.I0(int_weight_4_read_reg),
        .I1(\rdata_reg[3]_i_21 ),
        .I2(\rdata_reg[31]_i_13 ),
        .I3(\rdata_reg[31]_i_12 [3]),
        .O(\rdata_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_15 
       (.I0(int_weight_4_read_reg),
        .I1(\rdata_reg[7]_i_32 ),
        .I2(\rdata_reg[31]_i_13 ),
        .I3(\rdata_reg[31]_i_12 [7]),
        .O(\rdata_reg[7] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32
   (DOADO,
    \rdata_reg[31]_i_31 ,
    weight_5_q0,
    \b_assign_reg_132_reg[31] ,
    D,
    \rdata_reg[0] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__4 ,
    \int_isr_reg[1] ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[1]_i_16 ,
    \rdata_reg[1]_i_17 ,
    \rdata_reg[4]_i_11 ,
    \gen_write[1].mem_reg_1 ,
    \rdata_reg[4]_i_14 ,
    \rdata_reg[4]_i_15 ,
    \rdata_reg[5]_i_11 ,
    \gen_write[1].mem_reg_2 ,
    \rdata_reg[5]_i_14 ,
    \rdata_reg[5]_i_15 ,
    \rdata_reg[6]_i_11 ,
    \gen_write[1].mem_reg_3 ,
    \rdata_reg[6]_i_14 ,
    \rdata_reg[6]_i_15 ,
    \rdata_reg[8]_i_11 ,
    \gen_write[1].mem_reg_4 ,
    \rdata_reg[8]_i_14 ,
    \rdata_reg[8]_i_15 ,
    \rdata_reg[9]_i_11 ,
    \gen_write[1].mem_reg_5 ,
    \rdata_reg[9]_i_14 ,
    \rdata_reg[9]_i_15 ,
    \rdata_reg[10]_i_11 ,
    \gen_write[1].mem_reg_6 ,
    \rdata_reg[10]_i_14 ,
    \rdata_reg[10]_i_15 ,
    \rdata_reg[11]_i_11 ,
    \gen_write[1].mem_reg_7 ,
    \rdata_reg[11]_i_14 ,
    \rdata_reg[11]_i_15 ,
    \rdata_reg[12]_i_11 ,
    \gen_write[1].mem_reg_8 ,
    \rdata_reg[12]_i_14 ,
    \rdata_reg[12]_i_15 ,
    \rdata_reg[13]_i_11 ,
    \gen_write[1].mem_reg_9 ,
    \rdata_reg[13]_i_14 ,
    \rdata_reg[13]_i_15 ,
    \rdata_reg[14]_i_11 ,
    \gen_write[1].mem_reg_10 ,
    \rdata_reg[14]_i_14 ,
    \rdata_reg[14]_i_15 ,
    \rdata_reg[15]_i_11 ,
    \gen_write[1].mem_reg_11 ,
    \rdata_reg[15]_i_14 ,
    \rdata_reg[15]_i_15 ,
    \rdata_reg[16]_i_11 ,
    \gen_write[1].mem_reg_12 ,
    \rdata_reg[16]_i_14 ,
    \rdata_reg[16]_i_15 ,
    \rdata_reg[17]_i_11 ,
    \gen_write[1].mem_reg_13 ,
    \rdata_reg[17]_i_14 ,
    \rdata_reg[17]_i_15 ,
    \rdata_reg[18]_i_11 ,
    \gen_write[1].mem_reg_14 ,
    \rdata_reg[18]_i_14 ,
    \rdata_reg[18]_i_15 ,
    \rdata_reg[19]_i_11 ,
    \gen_write[1].mem_reg_15 ,
    \rdata_reg[19]_i_14 ,
    \rdata_reg[19]_i_15 ,
    \rdata_reg[20]_i_11 ,
    \gen_write[1].mem_reg_16 ,
    \rdata_reg[20]_i_14 ,
    \rdata_reg[20]_i_15 ,
    \rdata_reg[21]_i_11 ,
    \gen_write[1].mem_reg_17 ,
    \rdata_reg[21]_i_14 ,
    \rdata_reg[21]_i_15 ,
    \rdata_reg[22]_i_11 ,
    \gen_write[1].mem_reg_18 ,
    \rdata_reg[22]_i_14 ,
    \rdata_reg[22]_i_15 ,
    \rdata_reg[23]_i_11 ,
    \gen_write[1].mem_reg_19 ,
    \rdata_reg[23]_i_14 ,
    \rdata_reg[23]_i_15 ,
    \rdata_reg[24]_i_11 ,
    \gen_write[1].mem_reg_20 ,
    \rdata_reg[24]_i_14 ,
    \rdata_reg[24]_i_15 ,
    \rdata_reg[25]_i_11 ,
    \gen_write[1].mem_reg_21 ,
    \rdata_reg[25]_i_14 ,
    \rdata_reg[25]_i_15 ,
    \rdata_reg[26]_i_11 ,
    \gen_write[1].mem_reg_22 ,
    \rdata_reg[26]_i_14 ,
    \rdata_reg[26]_i_15 ,
    \rdata_reg[27]_i_11 ,
    \gen_write[1].mem_reg_23 ,
    \rdata_reg[27]_i_14 ,
    \rdata_reg[27]_i_15 ,
    \rdata_reg[28]_i_11 ,
    \gen_write[1].mem_reg_24 ,
    \rdata_reg[28]_i_14 ,
    \rdata_reg[28]_i_15 ,
    \rdata_reg[29]_i_11 ,
    \gen_write[1].mem_reg_25 ,
    \rdata_reg[29]_i_14 ,
    \rdata_reg[29]_i_15 ,
    \rdata_reg[30]_i_11 ,
    \gen_write[1].mem_reg_26 ,
    \rdata_reg[30]_i_14 ,
    \rdata_reg[30]_i_15 ,
    \rdata_reg[31]_i_17 ,
    \gen_write[1].mem_reg_27 ,
    \rdata_reg[31]_i_24 ,
    \rdata_reg[31]_i_27 ,
    int_weight_4_read_reg,
    \rdata_reg[1]_i_8 ,
    \rdata_reg[31]_i_13 ,
    \gen_write[1].mem_reg_28 ,
    \rdata_reg[1]_i_21 ,
    \rdata_reg[4]_i_8 ,
    \rdata_reg[4]_i_19 ,
    \rdata_reg[5]_i_8 ,
    \rdata_reg[5]_i_19 ,
    \rdata_reg[6]_i_8 ,
    \rdata_reg[6]_i_19 ,
    \rdata_reg[8]_i_8 ,
    \rdata_reg[8]_i_19 ,
    \rdata_reg[9]_i_8 ,
    \rdata_reg[9]_i_19 ,
    \rdata_reg[10]_i_8 ,
    \rdata_reg[10]_i_19 ,
    \rdata_reg[11]_i_8 ,
    \rdata_reg[11]_i_19 ,
    \rdata_reg[12]_i_8 ,
    \rdata_reg[12]_i_19 ,
    \rdata_reg[13]_i_8 ,
    \rdata_reg[13]_i_19 ,
    \rdata_reg[14]_i_8 ,
    \rdata_reg[14]_i_19 ,
    \rdata_reg[15]_i_8 ,
    \rdata_reg[15]_i_19 ,
    \rdata_reg[16]_i_8 ,
    \rdata_reg[16]_i_19 ,
    \rdata_reg[17]_i_8 ,
    \rdata_reg[17]_i_19 ,
    \rdata_reg[18]_i_8 ,
    \rdata_reg[18]_i_19 ,
    \rdata_reg[19]_i_8 ,
    \rdata_reg[19]_i_19 ,
    \rdata_reg[20]_i_8 ,
    \rdata_reg[20]_i_19 ,
    \rdata_reg[21]_i_8 ,
    \rdata_reg[21]_i_19 ,
    \rdata_reg[22]_i_8 ,
    \rdata_reg[22]_i_19 ,
    \rdata_reg[23]_i_8 ,
    \rdata_reg[23]_i_19 ,
    \rdata_reg[24]_i_8 ,
    \rdata_reg[24]_i_19 ,
    \rdata_reg[25]_i_8 ,
    \rdata_reg[25]_i_19 ,
    \rdata_reg[26]_i_8 ,
    \rdata_reg[26]_i_19 ,
    \rdata_reg[27]_i_8 ,
    \rdata_reg[27]_i_19 ,
    \rdata_reg[28]_i_8 ,
    \rdata_reg[28]_i_19 ,
    \rdata_reg[29]_i_8 ,
    \rdata_reg[29]_i_19 ,
    \rdata_reg[30]_i_8 ,
    \rdata_reg[30]_i_19 ,
    \rdata_reg[31]_i_12 ,
    \rdata_reg[31]_i_34 ,
    int_weight_5_read_reg,
    \rdata_reg[0]_i_32 ,
    \rdata_reg[7]_i_14 ,
    \rdata_reg[1]_i_20 ,
    \rdata_reg[4]_i_18 ,
    \rdata_reg[5]_i_18 ,
    \rdata_reg[6]_i_18 ,
    \rdata_reg[8]_i_18 ,
    \rdata_reg[9]_i_18 ,
    \rdata_reg[10]_i_18 ,
    \rdata_reg[11]_i_18 ,
    \rdata_reg[12]_i_18 ,
    \rdata_reg[13]_i_18 ,
    \rdata_reg[14]_i_18 ,
    \rdata_reg[15]_i_18 ,
    \rdata_reg[16]_i_18 ,
    \rdata_reg[17]_i_18 ,
    \rdata_reg[18]_i_18 ,
    \rdata_reg[19]_i_18 ,
    \rdata_reg[20]_i_18 ,
    \rdata_reg[21]_i_18 ,
    \rdata_reg[22]_i_18 ,
    \rdata_reg[23]_i_18 ,
    \rdata_reg[24]_i_18 ,
    \rdata_reg[25]_i_18 ,
    \rdata_reg[26]_i_18 ,
    \rdata_reg[27]_i_18 ,
    \rdata_reg[28]_i_18 ,
    \rdata_reg[29]_i_18 ,
    \rdata_reg[30]_i_18 ,
    \rdata_reg[31]_i_31_0 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_5_write_reg,
    \b_assign_reg_132_reg[0]_i_2__4 ,
    \b_assign_reg_132_reg[1]_i_2__4 ,
    \b_assign_reg_132_reg[2]_i_2__4 ,
    \b_assign_reg_132_reg[3]_i_2__4 ,
    \b_assign_reg_132_reg[4]_i_3__4 ,
    \b_assign_reg_132_reg[5]_i_2__4 ,
    \b_assign_reg_132_reg[6]_i_2__4 ,
    \b_assign_reg_132_reg[7]_i_2__4 ,
    \b_assign_reg_132_reg[8]_i_3__4 ,
    \b_assign_reg_132_reg[9]_i_2__4 ,
    \b_assign_reg_132_reg[10]_i_2__4 ,
    \b_assign_reg_132_reg[11]_i_2__4 ,
    \b_assign_reg_132_reg[12]_i_3__4 ,
    \b_assign_reg_132_reg[13]_i_2__4 ,
    \b_assign_reg_132_reg[14]_i_2__4 ,
    \b_assign_reg_132_reg[15]_i_2__4 ,
    \b_assign_reg_132_reg[16]_i_3__4 ,
    \b_assign_reg_132_reg[17]_i_2__4 ,
    \b_assign_reg_132_reg[18]_i_2__4 ,
    \b_assign_reg_132_reg[19]_i_2__4 ,
    \b_assign_reg_132_reg[20]_i_3__4 ,
    \b_assign_reg_132_reg[21]_i_2__4 ,
    \b_assign_reg_132_reg[22]_i_2__4 ,
    \b_assign_reg_132_reg[23]_i_2__4 ,
    \b_assign_reg_132_reg[24]_i_3__4 ,
    \b_assign_reg_132_reg[25]_i_2__4 ,
    \b_assign_reg_132_reg[26]_i_2__4 ,
    \b_assign_reg_132_reg[27]_i_2__4 ,
    \b_assign_reg_132_reg[28]_i_3__4 ,
    \b_assign_reg_132_reg[29]_i_2__4 ,
    \b_assign_reg_132_reg[30]_i_2__4 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_31 ;
  output [0:0]weight_5_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output [27:0]D;
  output \rdata_reg[0] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__4 ;
  input \int_isr_reg[1] ;
  input \gen_write[1].mem_reg_0 ;
  input \rdata_reg[1]_i_16 ;
  input \rdata_reg[1]_i_17 ;
  input \rdata_reg[4]_i_11 ;
  input \gen_write[1].mem_reg_1 ;
  input \rdata_reg[4]_i_14 ;
  input \rdata_reg[4]_i_15 ;
  input \rdata_reg[5]_i_11 ;
  input \gen_write[1].mem_reg_2 ;
  input \rdata_reg[5]_i_14 ;
  input \rdata_reg[5]_i_15 ;
  input \rdata_reg[6]_i_11 ;
  input \gen_write[1].mem_reg_3 ;
  input \rdata_reg[6]_i_14 ;
  input \rdata_reg[6]_i_15 ;
  input \rdata_reg[8]_i_11 ;
  input \gen_write[1].mem_reg_4 ;
  input \rdata_reg[8]_i_14 ;
  input \rdata_reg[8]_i_15 ;
  input \rdata_reg[9]_i_11 ;
  input \gen_write[1].mem_reg_5 ;
  input \rdata_reg[9]_i_14 ;
  input \rdata_reg[9]_i_15 ;
  input \rdata_reg[10]_i_11 ;
  input \gen_write[1].mem_reg_6 ;
  input \rdata_reg[10]_i_14 ;
  input \rdata_reg[10]_i_15 ;
  input \rdata_reg[11]_i_11 ;
  input \gen_write[1].mem_reg_7 ;
  input \rdata_reg[11]_i_14 ;
  input \rdata_reg[11]_i_15 ;
  input \rdata_reg[12]_i_11 ;
  input \gen_write[1].mem_reg_8 ;
  input \rdata_reg[12]_i_14 ;
  input \rdata_reg[12]_i_15 ;
  input \rdata_reg[13]_i_11 ;
  input \gen_write[1].mem_reg_9 ;
  input \rdata_reg[13]_i_14 ;
  input \rdata_reg[13]_i_15 ;
  input \rdata_reg[14]_i_11 ;
  input \gen_write[1].mem_reg_10 ;
  input \rdata_reg[14]_i_14 ;
  input \rdata_reg[14]_i_15 ;
  input \rdata_reg[15]_i_11 ;
  input \gen_write[1].mem_reg_11 ;
  input \rdata_reg[15]_i_14 ;
  input \rdata_reg[15]_i_15 ;
  input \rdata_reg[16]_i_11 ;
  input \gen_write[1].mem_reg_12 ;
  input \rdata_reg[16]_i_14 ;
  input \rdata_reg[16]_i_15 ;
  input \rdata_reg[17]_i_11 ;
  input \gen_write[1].mem_reg_13 ;
  input \rdata_reg[17]_i_14 ;
  input \rdata_reg[17]_i_15 ;
  input \rdata_reg[18]_i_11 ;
  input \gen_write[1].mem_reg_14 ;
  input \rdata_reg[18]_i_14 ;
  input \rdata_reg[18]_i_15 ;
  input \rdata_reg[19]_i_11 ;
  input \gen_write[1].mem_reg_15 ;
  input \rdata_reg[19]_i_14 ;
  input \rdata_reg[19]_i_15 ;
  input \rdata_reg[20]_i_11 ;
  input \gen_write[1].mem_reg_16 ;
  input \rdata_reg[20]_i_14 ;
  input \rdata_reg[20]_i_15 ;
  input \rdata_reg[21]_i_11 ;
  input \gen_write[1].mem_reg_17 ;
  input \rdata_reg[21]_i_14 ;
  input \rdata_reg[21]_i_15 ;
  input \rdata_reg[22]_i_11 ;
  input \gen_write[1].mem_reg_18 ;
  input \rdata_reg[22]_i_14 ;
  input \rdata_reg[22]_i_15 ;
  input \rdata_reg[23]_i_11 ;
  input \gen_write[1].mem_reg_19 ;
  input \rdata_reg[23]_i_14 ;
  input \rdata_reg[23]_i_15 ;
  input \rdata_reg[24]_i_11 ;
  input \gen_write[1].mem_reg_20 ;
  input \rdata_reg[24]_i_14 ;
  input \rdata_reg[24]_i_15 ;
  input \rdata_reg[25]_i_11 ;
  input \gen_write[1].mem_reg_21 ;
  input \rdata_reg[25]_i_14 ;
  input \rdata_reg[25]_i_15 ;
  input \rdata_reg[26]_i_11 ;
  input \gen_write[1].mem_reg_22 ;
  input \rdata_reg[26]_i_14 ;
  input \rdata_reg[26]_i_15 ;
  input \rdata_reg[27]_i_11 ;
  input \gen_write[1].mem_reg_23 ;
  input \rdata_reg[27]_i_14 ;
  input \rdata_reg[27]_i_15 ;
  input \rdata_reg[28]_i_11 ;
  input \gen_write[1].mem_reg_24 ;
  input \rdata_reg[28]_i_14 ;
  input \rdata_reg[28]_i_15 ;
  input \rdata_reg[29]_i_11 ;
  input \gen_write[1].mem_reg_25 ;
  input \rdata_reg[29]_i_14 ;
  input \rdata_reg[29]_i_15 ;
  input \rdata_reg[30]_i_11 ;
  input \gen_write[1].mem_reg_26 ;
  input \rdata_reg[30]_i_14 ;
  input \rdata_reg[30]_i_15 ;
  input \rdata_reg[31]_i_17 ;
  input \gen_write[1].mem_reg_27 ;
  input \rdata_reg[31]_i_24 ;
  input \rdata_reg[31]_i_27 ;
  input int_weight_4_read_reg;
  input \rdata_reg[1]_i_8 ;
  input \rdata_reg[31]_i_13 ;
  input [27:0]\gen_write[1].mem_reg_28 ;
  input \rdata_reg[1]_i_21 ;
  input \rdata_reg[4]_i_8 ;
  input \rdata_reg[4]_i_19 ;
  input \rdata_reg[5]_i_8 ;
  input \rdata_reg[5]_i_19 ;
  input \rdata_reg[6]_i_8 ;
  input \rdata_reg[6]_i_19 ;
  input \rdata_reg[8]_i_8 ;
  input \rdata_reg[8]_i_19 ;
  input \rdata_reg[9]_i_8 ;
  input \rdata_reg[9]_i_19 ;
  input \rdata_reg[10]_i_8 ;
  input \rdata_reg[10]_i_19 ;
  input \rdata_reg[11]_i_8 ;
  input \rdata_reg[11]_i_19 ;
  input \rdata_reg[12]_i_8 ;
  input \rdata_reg[12]_i_19 ;
  input \rdata_reg[13]_i_8 ;
  input \rdata_reg[13]_i_19 ;
  input \rdata_reg[14]_i_8 ;
  input \rdata_reg[14]_i_19 ;
  input \rdata_reg[15]_i_8 ;
  input \rdata_reg[15]_i_19 ;
  input \rdata_reg[16]_i_8 ;
  input \rdata_reg[16]_i_19 ;
  input \rdata_reg[17]_i_8 ;
  input \rdata_reg[17]_i_19 ;
  input \rdata_reg[18]_i_8 ;
  input \rdata_reg[18]_i_19 ;
  input \rdata_reg[19]_i_8 ;
  input \rdata_reg[19]_i_19 ;
  input \rdata_reg[20]_i_8 ;
  input \rdata_reg[20]_i_19 ;
  input \rdata_reg[21]_i_8 ;
  input \rdata_reg[21]_i_19 ;
  input \rdata_reg[22]_i_8 ;
  input \rdata_reg[22]_i_19 ;
  input \rdata_reg[23]_i_8 ;
  input \rdata_reg[23]_i_19 ;
  input \rdata_reg[24]_i_8 ;
  input \rdata_reg[24]_i_19 ;
  input \rdata_reg[25]_i_8 ;
  input \rdata_reg[25]_i_19 ;
  input \rdata_reg[26]_i_8 ;
  input \rdata_reg[26]_i_19 ;
  input \rdata_reg[27]_i_8 ;
  input \rdata_reg[27]_i_19 ;
  input \rdata_reg[28]_i_8 ;
  input \rdata_reg[28]_i_19 ;
  input \rdata_reg[29]_i_8 ;
  input \rdata_reg[29]_i_19 ;
  input \rdata_reg[30]_i_8 ;
  input \rdata_reg[30]_i_19 ;
  input \rdata_reg[31]_i_12 ;
  input \rdata_reg[31]_i_34 ;
  input int_weight_5_read_reg;
  input \rdata_reg[0]_i_32 ;
  input \rdata_reg[7]_i_14 ;
  input \rdata_reg[1]_i_20 ;
  input \rdata_reg[4]_i_18 ;
  input \rdata_reg[5]_i_18 ;
  input \rdata_reg[6]_i_18 ;
  input \rdata_reg[8]_i_18 ;
  input \rdata_reg[9]_i_18 ;
  input \rdata_reg[10]_i_18 ;
  input \rdata_reg[11]_i_18 ;
  input \rdata_reg[12]_i_18 ;
  input \rdata_reg[13]_i_18 ;
  input \rdata_reg[14]_i_18 ;
  input \rdata_reg[15]_i_18 ;
  input \rdata_reg[16]_i_18 ;
  input \rdata_reg[17]_i_18 ;
  input \rdata_reg[18]_i_18 ;
  input \rdata_reg[19]_i_18 ;
  input \rdata_reg[20]_i_18 ;
  input \rdata_reg[21]_i_18 ;
  input \rdata_reg[22]_i_18 ;
  input \rdata_reg[23]_i_18 ;
  input \rdata_reg[24]_i_18 ;
  input \rdata_reg[25]_i_18 ;
  input \rdata_reg[26]_i_18 ;
  input \rdata_reg[27]_i_18 ;
  input \rdata_reg[28]_i_18 ;
  input \rdata_reg[29]_i_18 ;
  input \rdata_reg[30]_i_18 ;
  input \rdata_reg[31]_i_31_0 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_5_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__4 ;
  input \b_assign_reg_132_reg[1]_i_2__4 ;
  input \b_assign_reg_132_reg[2]_i_2__4 ;
  input \b_assign_reg_132_reg[3]_i_2__4 ;
  input \b_assign_reg_132_reg[4]_i_3__4 ;
  input \b_assign_reg_132_reg[5]_i_2__4 ;
  input \b_assign_reg_132_reg[6]_i_2__4 ;
  input \b_assign_reg_132_reg[7]_i_2__4 ;
  input \b_assign_reg_132_reg[8]_i_3__4 ;
  input \b_assign_reg_132_reg[9]_i_2__4 ;
  input \b_assign_reg_132_reg[10]_i_2__4 ;
  input \b_assign_reg_132_reg[11]_i_2__4 ;
  input \b_assign_reg_132_reg[12]_i_3__4 ;
  input \b_assign_reg_132_reg[13]_i_2__4 ;
  input \b_assign_reg_132_reg[14]_i_2__4 ;
  input \b_assign_reg_132_reg[15]_i_2__4 ;
  input \b_assign_reg_132_reg[16]_i_3__4 ;
  input \b_assign_reg_132_reg[17]_i_2__4 ;
  input \b_assign_reg_132_reg[18]_i_2__4 ;
  input \b_assign_reg_132_reg[19]_i_2__4 ;
  input \b_assign_reg_132_reg[20]_i_3__4 ;
  input \b_assign_reg_132_reg[21]_i_2__4 ;
  input \b_assign_reg_132_reg[22]_i_2__4 ;
  input \b_assign_reg_132_reg[23]_i_2__4 ;
  input \b_assign_reg_132_reg[24]_i_3__4 ;
  input \b_assign_reg_132_reg[25]_i_2__4 ;
  input \b_assign_reg_132_reg[26]_i_2__4 ;
  input \b_assign_reg_132_reg[27]_i_2__4 ;
  input \b_assign_reg_132_reg[28]_i_3__4 ;
  input \b_assign_reg_132_reg[29]_i_2__4 ;
  input \b_assign_reg_132_reg[30]_i_2__4 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [27:0]D;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__4_n_3 ;
  wire \b_assign_reg_132[12]_i_5__4_n_3 ;
  wire \b_assign_reg_132[12]_i_6__4_n_3 ;
  wire \b_assign_reg_132[12]_i_7__4_n_3 ;
  wire \b_assign_reg_132[16]_i_4__4_n_3 ;
  wire \b_assign_reg_132[16]_i_5__4_n_3 ;
  wire \b_assign_reg_132[16]_i_6__4_n_3 ;
  wire \b_assign_reg_132[16]_i_7__4_n_3 ;
  wire \b_assign_reg_132[20]_i_4__4_n_3 ;
  wire \b_assign_reg_132[20]_i_5__4_n_3 ;
  wire \b_assign_reg_132[20]_i_6__4_n_3 ;
  wire \b_assign_reg_132[20]_i_7__4_n_3 ;
  wire \b_assign_reg_132[24]_i_4__4_n_3 ;
  wire \b_assign_reg_132[24]_i_5__4_n_3 ;
  wire \b_assign_reg_132[24]_i_6__4_n_3 ;
  wire \b_assign_reg_132[24]_i_7__4_n_3 ;
  wire \b_assign_reg_132[28]_i_4__4_n_3 ;
  wire \b_assign_reg_132[28]_i_5__4_n_3 ;
  wire \b_assign_reg_132[28]_i_6__4_n_3 ;
  wire \b_assign_reg_132[28]_i_7__4_n_3 ;
  wire \b_assign_reg_132[31]_i_4__3_n_3 ;
  wire \b_assign_reg_132[31]_i_5__4_n_3 ;
  wire \b_assign_reg_132[31]_i_6__4_n_3 ;
  wire \b_assign_reg_132[4]_i_4__4_n_3 ;
  wire \b_assign_reg_132[4]_i_5__4_n_3 ;
  wire \b_assign_reg_132[4]_i_6__4_n_3 ;
  wire \b_assign_reg_132[4]_i_7__4_n_3 ;
  wire \b_assign_reg_132[4]_i_8__4_n_3 ;
  wire \b_assign_reg_132[8]_i_4__4_n_3 ;
  wire \b_assign_reg_132[8]_i_5__4_n_3 ;
  wire \b_assign_reg_132[8]_i_6__4_n_3 ;
  wire \b_assign_reg_132[8]_i_7__4_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__4 ;
  wire \b_assign_reg_132_reg[10]_i_2__4 ;
  wire \b_assign_reg_132_reg[11]_i_2__4 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__4 ;
  wire \b_assign_reg_132_reg[13]_i_2__4 ;
  wire \b_assign_reg_132_reg[14]_i_2__4 ;
  wire \b_assign_reg_132_reg[15]_i_2__4 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__4 ;
  wire \b_assign_reg_132_reg[17]_i_2__4 ;
  wire \b_assign_reg_132_reg[18]_i_2__4 ;
  wire \b_assign_reg_132_reg[19]_i_2__4 ;
  wire \b_assign_reg_132_reg[1]_i_2__4 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__4 ;
  wire \b_assign_reg_132_reg[21]_i_2__4 ;
  wire \b_assign_reg_132_reg[22]_i_2__4 ;
  wire \b_assign_reg_132_reg[23]_i_2__4 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__4 ;
  wire \b_assign_reg_132_reg[25]_i_2__4 ;
  wire \b_assign_reg_132_reg[26]_i_2__4 ;
  wire \b_assign_reg_132_reg[27]_i_2__4 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__4 ;
  wire \b_assign_reg_132_reg[29]_i_2__4 ;
  wire \b_assign_reg_132_reg[2]_i_2__4 ;
  wire \b_assign_reg_132_reg[30]_i_2__4 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__4 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__4_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__4_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__4 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__4 ;
  wire \b_assign_reg_132_reg[5]_i_2__4 ;
  wire \b_assign_reg_132_reg[6]_i_2__4 ;
  wire \b_assign_reg_132_reg[7]_i_2__4 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__4 ;
  wire \b_assign_reg_132_reg[9]_i_2__4 ;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_10 ;
  wire \gen_write[1].mem_reg_11 ;
  wire \gen_write[1].mem_reg_12 ;
  wire \gen_write[1].mem_reg_13 ;
  wire \gen_write[1].mem_reg_14 ;
  wire \gen_write[1].mem_reg_15 ;
  wire \gen_write[1].mem_reg_16 ;
  wire \gen_write[1].mem_reg_17 ;
  wire \gen_write[1].mem_reg_18 ;
  wire \gen_write[1].mem_reg_19 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_20 ;
  wire \gen_write[1].mem_reg_21 ;
  wire \gen_write[1].mem_reg_22 ;
  wire \gen_write[1].mem_reg_23 ;
  wire \gen_write[1].mem_reg_24 ;
  wire \gen_write[1].mem_reg_25 ;
  wire \gen_write[1].mem_reg_26 ;
  wire \gen_write[1].mem_reg_27 ;
  wire [27:0]\gen_write[1].mem_reg_28 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_6 ;
  wire \gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_9 ;
  wire \gen_write[1].mem_reg_i_1__4_n_3 ;
  wire \gen_write[1].mem_reg_i_2__4_n_3 ;
  wire \gen_write[1].mem_reg_i_3__4_n_3 ;
  wire \gen_write[1].mem_reg_i_4__4_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 ;
  wire \int_isr_reg[1] ;
  wire int_weight_4_read_reg;
  wire int_weight_5_read_reg;
  wire int_weight_5_write_reg;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[16]_i_7_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[17]_i_7_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[18]_i_7_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[19]_i_7_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[20]_i_7_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[21]_i_7_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[22]_i_7_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[23]_i_7_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[24]_i_7_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[25]_i_7_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[26]_i_7_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[27]_i_7_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[28]_i_7_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[29]_i_7_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[30]_i_7_n_3 ;
  wire \rdata[31]_i_10_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_32 ;
  wire \rdata_reg[10]_i_11 ;
  wire \rdata_reg[10]_i_14 ;
  wire \rdata_reg[10]_i_15 ;
  wire \rdata_reg[10]_i_18 ;
  wire \rdata_reg[10]_i_19 ;
  wire \rdata_reg[10]_i_8 ;
  wire \rdata_reg[11]_i_11 ;
  wire \rdata_reg[11]_i_14 ;
  wire \rdata_reg[11]_i_15 ;
  wire \rdata_reg[11]_i_18 ;
  wire \rdata_reg[11]_i_19 ;
  wire \rdata_reg[11]_i_8 ;
  wire \rdata_reg[12]_i_11 ;
  wire \rdata_reg[12]_i_14 ;
  wire \rdata_reg[12]_i_15 ;
  wire \rdata_reg[12]_i_18 ;
  wire \rdata_reg[12]_i_19 ;
  wire \rdata_reg[12]_i_8 ;
  wire \rdata_reg[13]_i_11 ;
  wire \rdata_reg[13]_i_14 ;
  wire \rdata_reg[13]_i_15 ;
  wire \rdata_reg[13]_i_18 ;
  wire \rdata_reg[13]_i_19 ;
  wire \rdata_reg[13]_i_8 ;
  wire \rdata_reg[14]_i_11 ;
  wire \rdata_reg[14]_i_14 ;
  wire \rdata_reg[14]_i_15 ;
  wire \rdata_reg[14]_i_18 ;
  wire \rdata_reg[14]_i_19 ;
  wire \rdata_reg[14]_i_8 ;
  wire \rdata_reg[15]_i_11 ;
  wire \rdata_reg[15]_i_14 ;
  wire \rdata_reg[15]_i_15 ;
  wire \rdata_reg[15]_i_18 ;
  wire \rdata_reg[15]_i_19 ;
  wire \rdata_reg[15]_i_8 ;
  wire \rdata_reg[16]_i_11 ;
  wire \rdata_reg[16]_i_14 ;
  wire \rdata_reg[16]_i_15 ;
  wire \rdata_reg[16]_i_18 ;
  wire \rdata_reg[16]_i_19 ;
  wire \rdata_reg[16]_i_8 ;
  wire \rdata_reg[17]_i_11 ;
  wire \rdata_reg[17]_i_14 ;
  wire \rdata_reg[17]_i_15 ;
  wire \rdata_reg[17]_i_18 ;
  wire \rdata_reg[17]_i_19 ;
  wire \rdata_reg[17]_i_8 ;
  wire \rdata_reg[18]_i_11 ;
  wire \rdata_reg[18]_i_14 ;
  wire \rdata_reg[18]_i_15 ;
  wire \rdata_reg[18]_i_18 ;
  wire \rdata_reg[18]_i_19 ;
  wire \rdata_reg[18]_i_8 ;
  wire \rdata_reg[19]_i_11 ;
  wire \rdata_reg[19]_i_14 ;
  wire \rdata_reg[19]_i_15 ;
  wire \rdata_reg[19]_i_18 ;
  wire \rdata_reg[19]_i_19 ;
  wire \rdata_reg[19]_i_8 ;
  wire \rdata_reg[1]_i_16 ;
  wire \rdata_reg[1]_i_17 ;
  wire \rdata_reg[1]_i_20 ;
  wire \rdata_reg[1]_i_21 ;
  wire \rdata_reg[1]_i_8 ;
  wire \rdata_reg[20]_i_11 ;
  wire \rdata_reg[20]_i_14 ;
  wire \rdata_reg[20]_i_15 ;
  wire \rdata_reg[20]_i_18 ;
  wire \rdata_reg[20]_i_19 ;
  wire \rdata_reg[20]_i_8 ;
  wire \rdata_reg[21]_i_11 ;
  wire \rdata_reg[21]_i_14 ;
  wire \rdata_reg[21]_i_15 ;
  wire \rdata_reg[21]_i_18 ;
  wire \rdata_reg[21]_i_19 ;
  wire \rdata_reg[21]_i_8 ;
  wire \rdata_reg[22]_i_11 ;
  wire \rdata_reg[22]_i_14 ;
  wire \rdata_reg[22]_i_15 ;
  wire \rdata_reg[22]_i_18 ;
  wire \rdata_reg[22]_i_19 ;
  wire \rdata_reg[22]_i_8 ;
  wire \rdata_reg[23]_i_11 ;
  wire \rdata_reg[23]_i_14 ;
  wire \rdata_reg[23]_i_15 ;
  wire \rdata_reg[23]_i_18 ;
  wire \rdata_reg[23]_i_19 ;
  wire \rdata_reg[23]_i_8 ;
  wire \rdata_reg[24]_i_11 ;
  wire \rdata_reg[24]_i_14 ;
  wire \rdata_reg[24]_i_15 ;
  wire \rdata_reg[24]_i_18 ;
  wire \rdata_reg[24]_i_19 ;
  wire \rdata_reg[24]_i_8 ;
  wire \rdata_reg[25]_i_11 ;
  wire \rdata_reg[25]_i_14 ;
  wire \rdata_reg[25]_i_15 ;
  wire \rdata_reg[25]_i_18 ;
  wire \rdata_reg[25]_i_19 ;
  wire \rdata_reg[25]_i_8 ;
  wire \rdata_reg[26]_i_11 ;
  wire \rdata_reg[26]_i_14 ;
  wire \rdata_reg[26]_i_15 ;
  wire \rdata_reg[26]_i_18 ;
  wire \rdata_reg[26]_i_19 ;
  wire \rdata_reg[26]_i_8 ;
  wire \rdata_reg[27]_i_11 ;
  wire \rdata_reg[27]_i_14 ;
  wire \rdata_reg[27]_i_15 ;
  wire \rdata_reg[27]_i_18 ;
  wire \rdata_reg[27]_i_19 ;
  wire \rdata_reg[27]_i_8 ;
  wire \rdata_reg[28]_i_11 ;
  wire \rdata_reg[28]_i_14 ;
  wire \rdata_reg[28]_i_15 ;
  wire \rdata_reg[28]_i_18 ;
  wire \rdata_reg[28]_i_19 ;
  wire \rdata_reg[28]_i_8 ;
  wire \rdata_reg[29]_i_11 ;
  wire \rdata_reg[29]_i_14 ;
  wire \rdata_reg[29]_i_15 ;
  wire \rdata_reg[29]_i_18 ;
  wire \rdata_reg[29]_i_19 ;
  wire \rdata_reg[29]_i_8 ;
  wire \rdata_reg[30]_i_11 ;
  wire \rdata_reg[30]_i_14 ;
  wire \rdata_reg[30]_i_15 ;
  wire \rdata_reg[30]_i_18 ;
  wire \rdata_reg[30]_i_19 ;
  wire \rdata_reg[30]_i_8 ;
  wire \rdata_reg[31]_i_12 ;
  wire \rdata_reg[31]_i_13 ;
  wire \rdata_reg[31]_i_17 ;
  wire \rdata_reg[31]_i_24 ;
  wire \rdata_reg[31]_i_27 ;
  wire [31:0]\rdata_reg[31]_i_31 ;
  wire \rdata_reg[31]_i_31_0 ;
  wire \rdata_reg[31]_i_34 ;
  wire \rdata_reg[4]_i_11 ;
  wire \rdata_reg[4]_i_14 ;
  wire \rdata_reg[4]_i_15 ;
  wire \rdata_reg[4]_i_18 ;
  wire \rdata_reg[4]_i_19 ;
  wire \rdata_reg[4]_i_8 ;
  wire \rdata_reg[5]_i_11 ;
  wire \rdata_reg[5]_i_14 ;
  wire \rdata_reg[5]_i_15 ;
  wire \rdata_reg[5]_i_18 ;
  wire \rdata_reg[5]_i_19 ;
  wire \rdata_reg[5]_i_8 ;
  wire \rdata_reg[6]_i_11 ;
  wire \rdata_reg[6]_i_14 ;
  wire \rdata_reg[6]_i_15 ;
  wire \rdata_reg[6]_i_18 ;
  wire \rdata_reg[6]_i_19 ;
  wire \rdata_reg[6]_i_8 ;
  wire \rdata_reg[7]_i_14 ;
  wire \rdata_reg[8]_i_11 ;
  wire \rdata_reg[8]_i_14 ;
  wire \rdata_reg[8]_i_15 ;
  wire \rdata_reg[8]_i_18 ;
  wire \rdata_reg[8]_i_19 ;
  wire \rdata_reg[8]_i_8 ;
  wire \rdata_reg[9]_i_11 ;
  wire \rdata_reg[9]_i_14 ;
  wire \rdata_reg[9]_i_15 ;
  wire \rdata_reg[9]_i_18 ;
  wire \rdata_reg[9]_i_19 ;
  wire \rdata_reg[9]_i_8 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_5_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__4_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__4 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(weight_5_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__4 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__4 
       (.I0(\b_assign_reg_132_reg[12]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__4 
       (.I0(\b_assign_reg_132_reg[11]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__4 
       (.I0(\b_assign_reg_132_reg[10]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__4 
       (.I0(\b_assign_reg_132_reg[9]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__4 
       (.I0(\b_assign_reg_132_reg[16]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__4 
       (.I0(\b_assign_reg_132_reg[15]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__4 
       (.I0(\b_assign_reg_132_reg[14]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__4 
       (.I0(\b_assign_reg_132_reg[13]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__4 
       (.I0(\b_assign_reg_132_reg[20]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__4 
       (.I0(\b_assign_reg_132_reg[19]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__4 
       (.I0(\b_assign_reg_132_reg[18]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__4 
       (.I0(\b_assign_reg_132_reg[17]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__4 
       (.I0(\b_assign_reg_132_reg[24]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__4 
       (.I0(\b_assign_reg_132_reg[23]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__4 
       (.I0(\b_assign_reg_132_reg[22]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__4 
       (.I0(\b_assign_reg_132_reg[21]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__4 
       (.I0(\b_assign_reg_132_reg[28]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__4 
       (.I0(\b_assign_reg_132_reg[27]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__4 
       (.I0(\b_assign_reg_132_reg[26]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__4 
       (.I0(\b_assign_reg_132_reg[25]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__4 
       (.I0(\b_assign_reg_132_reg[31]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__3 
       (.I0(\b_assign_reg_132_reg[31]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__4 
       (.I0(\b_assign_reg_132_reg[30]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__4 
       (.I0(\b_assign_reg_132_reg[29]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__4 
       (.I0(\b_assign_reg_132_reg[0]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__4 
       (.I0(\b_assign_reg_132_reg[4]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__4 
       (.I0(\b_assign_reg_132_reg[3]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__4 
       (.I0(\b_assign_reg_132_reg[2]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__4 
       (.I0(\b_assign_reg_132_reg[1]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__4 
       (.I0(\b_assign_reg_132_reg[8]_i_3__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__4 
       (.I0(\b_assign_reg_132_reg[7]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__4 
       (.I0(\b_assign_reg_132_reg[6]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__4 
       (.I0(\b_assign_reg_132_reg[5]_i_2__4 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__4 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__4 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__4 
       (.CI(\b_assign_reg_132_reg[8]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__4_n_3 ,\b_assign_reg_132_reg[12]_i_2__4_n_4 ,\b_assign_reg_132_reg[12]_i_2__4_n_5 ,\b_assign_reg_132_reg[12]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__4_n_3 ,\b_assign_reg_132[12]_i_5__4_n_3 ,\b_assign_reg_132[12]_i_6__4_n_3 ,\b_assign_reg_132[12]_i_7__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__4 
       (.CI(\b_assign_reg_132_reg[12]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__4_n_3 ,\b_assign_reg_132_reg[16]_i_2__4_n_4 ,\b_assign_reg_132_reg[16]_i_2__4_n_5 ,\b_assign_reg_132_reg[16]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__4_n_3 ,\b_assign_reg_132[16]_i_5__4_n_3 ,\b_assign_reg_132[16]_i_6__4_n_3 ,\b_assign_reg_132[16]_i_7__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__4 
       (.CI(\b_assign_reg_132_reg[16]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__4_n_3 ,\b_assign_reg_132_reg[20]_i_2__4_n_4 ,\b_assign_reg_132_reg[20]_i_2__4_n_5 ,\b_assign_reg_132_reg[20]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__4_n_3 ,\b_assign_reg_132[20]_i_5__4_n_3 ,\b_assign_reg_132[20]_i_6__4_n_3 ,\b_assign_reg_132[20]_i_7__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__4 
       (.CI(\b_assign_reg_132_reg[20]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__4_n_3 ,\b_assign_reg_132_reg[24]_i_2__4_n_4 ,\b_assign_reg_132_reg[24]_i_2__4_n_5 ,\b_assign_reg_132_reg[24]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__4_n_3 ,\b_assign_reg_132[24]_i_5__4_n_3 ,\b_assign_reg_132[24]_i_6__4_n_3 ,\b_assign_reg_132[24]_i_7__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__4 
       (.CI(\b_assign_reg_132_reg[24]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__4_n_3 ,\b_assign_reg_132_reg[28]_i_2__4_n_4 ,\b_assign_reg_132_reg[28]_i_2__4_n_5 ,\b_assign_reg_132_reg[28]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__4_n_3 ,\b_assign_reg_132[28]_i_5__4_n_3 ,\b_assign_reg_132[28]_i_6__4_n_3 ,\b_assign_reg_132[28]_i_7__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__4 
       (.CI(\b_assign_reg_132_reg[28]_i_2__4_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__4_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__4_n_5 ,\b_assign_reg_132_reg[31]_i_3__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__4_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__3_n_3 ,\b_assign_reg_132[31]_i_5__4_n_3 ,\b_assign_reg_132[31]_i_6__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__4_n_3 ,\b_assign_reg_132_reg[4]_i_2__4_n_4 ,\b_assign_reg_132_reg[4]_i_2__4_n_5 ,\b_assign_reg_132_reg[4]_i_2__4_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__4_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__4_n_3 ,\b_assign_reg_132[4]_i_6__4_n_3 ,\b_assign_reg_132[4]_i_7__4_n_3 ,\b_assign_reg_132[4]_i_8__4_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__4 
       (.CI(\b_assign_reg_132_reg[4]_i_2__4_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__4_n_3 ,\b_assign_reg_132_reg[8]_i_2__4_n_4 ,\b_assign_reg_132_reg[8]_i_2__4_n_5 ,\b_assign_reg_132_reg[8]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__4_n_3 ,\b_assign_reg_132[8]_i_5__4_n_3 ,\b_assign_reg_132[8]_i_6__4_n_3 ,\b_assign_reg_132[8]_i_7__4_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_31 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__4_n_3 ,\gen_write[1].mem_reg_i_2__4_n_3 ,\gen_write[1].mem_reg_i_3__4_n_3 ,\gen_write[1].mem_reg_i_4__4_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__4 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_5_write_reg),
        .O(\gen_write[1].mem_reg_i_1__4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__4 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_5_write_reg),
        .O(\gen_write[1].mem_reg_i_2__4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__4 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_5_write_reg),
        .O(\gen_write[1].mem_reg_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__4 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_5_write_reg),
        .O(\gen_write[1].mem_reg_i_4__4_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_23 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[0]_i_32 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [0]),
        .O(\rdata_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata_reg[10]_i_11 ),
        .I2(\gen_write[1].mem_reg_6 ),
        .I3(\rdata_reg[10]_i_14 ),
        .I4(\rdata_reg[10]_i_15 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[10]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [6]),
        .I5(\rdata_reg[10]_i_19 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[10]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [10]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(\rdata_reg[11]_i_11 ),
        .I2(\gen_write[1].mem_reg_7 ),
        .I3(\rdata_reg[11]_i_14 ),
        .I4(\rdata_reg[11]_i_15 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[11]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [7]),
        .I5(\rdata_reg[11]_i_19 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[11]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [11]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(\rdata_reg[12]_i_11 ),
        .I2(\gen_write[1].mem_reg_8 ),
        .I3(\rdata_reg[12]_i_14 ),
        .I4(\rdata_reg[12]_i_15 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[12]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [8]),
        .I5(\rdata_reg[12]_i_19 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[12]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [12]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata_reg[13]_i_11 ),
        .I2(\gen_write[1].mem_reg_9 ),
        .I3(\rdata_reg[13]_i_14 ),
        .I4(\rdata_reg[13]_i_15 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[13]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [9]),
        .I5(\rdata_reg[13]_i_19 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[13]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [13]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata_reg[14]_i_11 ),
        .I2(\gen_write[1].mem_reg_10 ),
        .I3(\rdata_reg[14]_i_14 ),
        .I4(\rdata_reg[14]_i_15 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[14]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [10]),
        .I5(\rdata_reg[14]_i_19 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[14]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [14]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_3 ),
        .I1(\rdata_reg[15]_i_11 ),
        .I2(\gen_write[1].mem_reg_11 ),
        .I3(\rdata_reg[15]_i_14 ),
        .I4(\rdata_reg[15]_i_15 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[15]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [11]),
        .I5(\rdata_reg[15]_i_19 ),
        .O(\rdata[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[15]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [15]),
        .O(\rdata[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_3 ),
        .I1(\rdata_reg[16]_i_11 ),
        .I2(\gen_write[1].mem_reg_12 ),
        .I3(\rdata_reg[16]_i_14 ),
        .I4(\rdata_reg[16]_i_15 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[16]_i_2 
       (.I0(\rdata[16]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[16]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [12]),
        .I5(\rdata_reg[16]_i_19 ),
        .O(\rdata[16]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[16]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [16]),
        .O(\rdata[16]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_3 ),
        .I1(\rdata_reg[17]_i_11 ),
        .I2(\gen_write[1].mem_reg_13 ),
        .I3(\rdata_reg[17]_i_14 ),
        .I4(\rdata_reg[17]_i_15 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[17]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [13]),
        .I5(\rdata_reg[17]_i_19 ),
        .O(\rdata[17]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[17]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [17]),
        .O(\rdata[17]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_3 ),
        .I1(\rdata_reg[18]_i_11 ),
        .I2(\gen_write[1].mem_reg_14 ),
        .I3(\rdata_reg[18]_i_14 ),
        .I4(\rdata_reg[18]_i_15 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[18]_i_2 
       (.I0(\rdata[18]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[18]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [14]),
        .I5(\rdata_reg[18]_i_19 ),
        .O(\rdata[18]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[18]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [18]),
        .O(\rdata[18]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_3 ),
        .I1(\rdata_reg[19]_i_11 ),
        .I2(\gen_write[1].mem_reg_15 ),
        .I3(\rdata_reg[19]_i_14 ),
        .I4(\rdata_reg[19]_i_15 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[19]_i_2 
       (.I0(\rdata[19]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[19]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [15]),
        .I5(\rdata_reg[19]_i_19 ),
        .O(\rdata[19]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[19]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [19]),
        .O(\rdata[19]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\int_isr_reg[1] ),
        .I2(\gen_write[1].mem_reg_0 ),
        .I3(\rdata_reg[1]_i_16 ),
        .I4(\rdata_reg[1]_i_17 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[1]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [0]),
        .I5(\rdata_reg[1]_i_21 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[1]_i_20 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [1]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_3 ),
        .I1(\rdata_reg[20]_i_11 ),
        .I2(\gen_write[1].mem_reg_16 ),
        .I3(\rdata_reg[20]_i_14 ),
        .I4(\rdata_reg[20]_i_15 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[20]_i_2 
       (.I0(\rdata[20]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[20]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [16]),
        .I5(\rdata_reg[20]_i_19 ),
        .O(\rdata[20]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[20]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [20]),
        .O(\rdata[20]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_3 ),
        .I1(\rdata_reg[21]_i_11 ),
        .I2(\gen_write[1].mem_reg_17 ),
        .I3(\rdata_reg[21]_i_14 ),
        .I4(\rdata_reg[21]_i_15 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[21]_i_2 
       (.I0(\rdata[21]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[21]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [17]),
        .I5(\rdata_reg[21]_i_19 ),
        .O(\rdata[21]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[21]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [21]),
        .O(\rdata[21]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_3 ),
        .I1(\rdata_reg[22]_i_11 ),
        .I2(\gen_write[1].mem_reg_18 ),
        .I3(\rdata_reg[22]_i_14 ),
        .I4(\rdata_reg[22]_i_15 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[22]_i_2 
       (.I0(\rdata[22]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[22]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [18]),
        .I5(\rdata_reg[22]_i_19 ),
        .O(\rdata[22]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[22]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [22]),
        .O(\rdata[22]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_3 ),
        .I1(\rdata_reg[23]_i_11 ),
        .I2(\gen_write[1].mem_reg_19 ),
        .I3(\rdata_reg[23]_i_14 ),
        .I4(\rdata_reg[23]_i_15 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[23]_i_2 
       (.I0(\rdata[23]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[23]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [19]),
        .I5(\rdata_reg[23]_i_19 ),
        .O(\rdata[23]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[23]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [23]),
        .O(\rdata[23]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_3 ),
        .I1(\rdata_reg[24]_i_11 ),
        .I2(\gen_write[1].mem_reg_20 ),
        .I3(\rdata_reg[24]_i_14 ),
        .I4(\rdata_reg[24]_i_15 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[24]_i_2 
       (.I0(\rdata[24]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[24]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [20]),
        .I5(\rdata_reg[24]_i_19 ),
        .O(\rdata[24]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[24]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [24]),
        .O(\rdata[24]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_3 ),
        .I1(\rdata_reg[25]_i_11 ),
        .I2(\gen_write[1].mem_reg_21 ),
        .I3(\rdata_reg[25]_i_14 ),
        .I4(\rdata_reg[25]_i_15 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[25]_i_2 
       (.I0(\rdata[25]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[25]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [21]),
        .I5(\rdata_reg[25]_i_19 ),
        .O(\rdata[25]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[25]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [25]),
        .O(\rdata[25]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_3 ),
        .I1(\rdata_reg[26]_i_11 ),
        .I2(\gen_write[1].mem_reg_22 ),
        .I3(\rdata_reg[26]_i_14 ),
        .I4(\rdata_reg[26]_i_15 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[26]_i_2 
       (.I0(\rdata[26]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[26]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [22]),
        .I5(\rdata_reg[26]_i_19 ),
        .O(\rdata[26]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[26]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [26]),
        .O(\rdata[26]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_3 ),
        .I1(\rdata_reg[27]_i_11 ),
        .I2(\gen_write[1].mem_reg_23 ),
        .I3(\rdata_reg[27]_i_14 ),
        .I4(\rdata_reg[27]_i_15 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[27]_i_2 
       (.I0(\rdata[27]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[27]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [23]),
        .I5(\rdata_reg[27]_i_19 ),
        .O(\rdata[27]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[27]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [27]),
        .O(\rdata[27]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_3 ),
        .I1(\rdata_reg[28]_i_11 ),
        .I2(\gen_write[1].mem_reg_24 ),
        .I3(\rdata_reg[28]_i_14 ),
        .I4(\rdata_reg[28]_i_15 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[28]_i_2 
       (.I0(\rdata[28]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[28]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [24]),
        .I5(\rdata_reg[28]_i_19 ),
        .O(\rdata[28]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[28]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [28]),
        .O(\rdata[28]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_3 ),
        .I1(\rdata_reg[29]_i_11 ),
        .I2(\gen_write[1].mem_reg_25 ),
        .I3(\rdata_reg[29]_i_14 ),
        .I4(\rdata_reg[29]_i_15 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[29]_i_2 
       (.I0(\rdata[29]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[29]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [25]),
        .I5(\rdata_reg[29]_i_19 ),
        .O(\rdata[29]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[29]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [29]),
        .O(\rdata[29]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_3 ),
        .I1(\rdata_reg[30]_i_11 ),
        .I2(\gen_write[1].mem_reg_26 ),
        .I3(\rdata_reg[30]_i_14 ),
        .I4(\rdata_reg[30]_i_15 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[30]_i_2 
       (.I0(\rdata[30]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[30]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [26]),
        .I5(\rdata_reg[30]_i_19 ),
        .O(\rdata[30]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[30]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [30]),
        .O(\rdata[30]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_10 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[31]_i_31_0 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [31]),
        .O(\rdata[31]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(\rdata_reg[31]_i_17 ),
        .I2(\gen_write[1].mem_reg_27 ),
        .I3(\rdata_reg[31]_i_24 ),
        .I4(\rdata_reg[31]_i_27 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[31]_i_4 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[31]_i_12 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [27]),
        .I5(\rdata_reg[31]_i_34 ),
        .O(\rdata[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_3 ),
        .I1(\rdata_reg[4]_i_11 ),
        .I2(\gen_write[1].mem_reg_1 ),
        .I3(\rdata_reg[4]_i_14 ),
        .I4(\rdata_reg[4]_i_15 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[4]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [1]),
        .I5(\rdata_reg[4]_i_19 ),
        .O(\rdata[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[4]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_3 ),
        .I1(\rdata_reg[5]_i_11 ),
        .I2(\gen_write[1].mem_reg_2 ),
        .I3(\rdata_reg[5]_i_14 ),
        .I4(\rdata_reg[5]_i_15 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[5]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [2]),
        .I5(\rdata_reg[5]_i_19 ),
        .O(\rdata[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[5]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(\rdata_reg[6]_i_11 ),
        .I2(\gen_write[1].mem_reg_3 ),
        .I3(\rdata_reg[6]_i_14 ),
        .I4(\rdata_reg[6]_i_15 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[6]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [3]),
        .I5(\rdata_reg[6]_i_19 ),
        .O(\rdata[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[6]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata_reg[8]_i_11 ),
        .I2(\gen_write[1].mem_reg_4 ),
        .I3(\rdata_reg[8]_i_14 ),
        .I4(\rdata_reg[8]_i_15 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[8]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [4]),
        .I5(\rdata_reg[8]_i_19 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[8]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [8]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata_reg[9]_i_11 ),
        .I2(\gen_write[1].mem_reg_5 ),
        .I3(\rdata_reg[9]_i_14 ),
        .I4(\rdata_reg[9]_i_15 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_7_n_3 ),
        .I1(int_weight_4_read_reg),
        .I2(\rdata_reg[9]_i_8 ),
        .I3(\rdata_reg[31]_i_13 ),
        .I4(\gen_write[1].mem_reg_28 [5]),
        .I5(\rdata_reg[9]_i_19 ),
        .O(\rdata[9]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_7 
       (.I0(int_weight_5_read_reg),
        .I1(\rdata_reg[9]_i_18 ),
        .I2(\rdata_reg[7]_i_14 ),
        .I3(\rdata_reg[31]_i_31 [9]),
        .O(\rdata[9]_i_7_n_3 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33
   (DOADO,
    \rdata_reg[31]_i_44 ,
    weight_6_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[1] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__5 ,
    int_weight_5_read_reg,
    \rdata_reg[2]_i_10 ,
    \rdata_reg[7]_i_14 ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[2]_i_21 ,
    \rdata_reg[3]_i_10 ,
    \rdata_reg[3]_i_21 ,
    \rdata_reg[7]_i_13 ,
    \rdata_reg[7]_i_32 ,
    int_weight_6_read_reg,
    \rdata_reg[1]_i_27 ,
    \rdata_reg[0]_i_22 ,
    \rdata_reg[2]_i_20 ,
    \rdata_reg[3]_i_20 ,
    \rdata_reg[4]_i_23 ,
    \rdata_reg[5]_i_23 ,
    \rdata_reg[6]_i_23 ,
    \rdata_reg[7]_i_29 ,
    \rdata_reg[8]_i_23 ,
    \rdata_reg[9]_i_23 ,
    \rdata_reg[10]_i_23 ,
    \rdata_reg[11]_i_23 ,
    \rdata_reg[12]_i_23 ,
    \rdata_reg[13]_i_23 ,
    \rdata_reg[14]_i_23 ,
    \rdata_reg[15]_i_23 ,
    \rdata_reg[16]_i_23 ,
    \rdata_reg[17]_i_23 ,
    \rdata_reg[18]_i_23 ,
    \rdata_reg[19]_i_23 ,
    \rdata_reg[20]_i_23 ,
    \rdata_reg[21]_i_23 ,
    \rdata_reg[22]_i_23 ,
    \rdata_reg[23]_i_23 ,
    \rdata_reg[24]_i_23 ,
    \rdata_reg[25]_i_23 ,
    \rdata_reg[26]_i_23 ,
    \rdata_reg[27]_i_23 ,
    \rdata_reg[28]_i_23 ,
    \rdata_reg[29]_i_23 ,
    \rdata_reg[30]_i_23 ,
    \rdata_reg[31]_i_44_0 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_6_write_reg,
    \b_assign_reg_132_reg[0]_i_2__5 ,
    \b_assign_reg_132_reg[1]_i_2__5 ,
    \b_assign_reg_132_reg[2]_i_2__5 ,
    \b_assign_reg_132_reg[3]_i_2__5 ,
    \b_assign_reg_132_reg[4]_i_3__5 ,
    \b_assign_reg_132_reg[5]_i_2__5 ,
    \b_assign_reg_132_reg[6]_i_2__5 ,
    \b_assign_reg_132_reg[7]_i_2__5 ,
    \b_assign_reg_132_reg[8]_i_3__5 ,
    \b_assign_reg_132_reg[9]_i_2__5 ,
    \b_assign_reg_132_reg[10]_i_2__5 ,
    \b_assign_reg_132_reg[11]_i_2__5 ,
    \b_assign_reg_132_reg[12]_i_3__5 ,
    \b_assign_reg_132_reg[13]_i_2__5 ,
    \b_assign_reg_132_reg[14]_i_2__5 ,
    \b_assign_reg_132_reg[15]_i_2__5 ,
    \b_assign_reg_132_reg[16]_i_3__5 ,
    \b_assign_reg_132_reg[17]_i_2__5 ,
    \b_assign_reg_132_reg[18]_i_2__5 ,
    \b_assign_reg_132_reg[19]_i_2__5 ,
    \b_assign_reg_132_reg[20]_i_3__5 ,
    \b_assign_reg_132_reg[21]_i_2__5 ,
    \b_assign_reg_132_reg[22]_i_2__5 ,
    \b_assign_reg_132_reg[23]_i_2__5 ,
    \b_assign_reg_132_reg[24]_i_3__5 ,
    \b_assign_reg_132_reg[25]_i_2__5 ,
    \b_assign_reg_132_reg[26]_i_2__5 ,
    \b_assign_reg_132_reg[27]_i_2__5 ,
    \b_assign_reg_132_reg[28]_i_3__5 ,
    \b_assign_reg_132_reg[29]_i_2__5 ,
    \b_assign_reg_132_reg[30]_i_2__5 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_44 ;
  output [0:0]weight_6_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[7] ;
  output \rdata_reg[1] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__5 ;
  input int_weight_5_read_reg;
  input \rdata_reg[2]_i_10 ;
  input \rdata_reg[7]_i_14 ;
  input [2:0]\gen_write[1].mem_reg_0 ;
  input \rdata_reg[2]_i_21 ;
  input \rdata_reg[3]_i_10 ;
  input \rdata_reg[3]_i_21 ;
  input \rdata_reg[7]_i_13 ;
  input \rdata_reg[7]_i_32 ;
  input int_weight_6_read_reg;
  input \rdata_reg[1]_i_27 ;
  input \rdata_reg[0]_i_22 ;
  input \rdata_reg[2]_i_20 ;
  input \rdata_reg[3]_i_20 ;
  input \rdata_reg[4]_i_23 ;
  input \rdata_reg[5]_i_23 ;
  input \rdata_reg[6]_i_23 ;
  input \rdata_reg[7]_i_29 ;
  input \rdata_reg[8]_i_23 ;
  input \rdata_reg[9]_i_23 ;
  input \rdata_reg[10]_i_23 ;
  input \rdata_reg[11]_i_23 ;
  input \rdata_reg[12]_i_23 ;
  input \rdata_reg[13]_i_23 ;
  input \rdata_reg[14]_i_23 ;
  input \rdata_reg[15]_i_23 ;
  input \rdata_reg[16]_i_23 ;
  input \rdata_reg[17]_i_23 ;
  input \rdata_reg[18]_i_23 ;
  input \rdata_reg[19]_i_23 ;
  input \rdata_reg[20]_i_23 ;
  input \rdata_reg[21]_i_23 ;
  input \rdata_reg[22]_i_23 ;
  input \rdata_reg[23]_i_23 ;
  input \rdata_reg[24]_i_23 ;
  input \rdata_reg[25]_i_23 ;
  input \rdata_reg[26]_i_23 ;
  input \rdata_reg[27]_i_23 ;
  input \rdata_reg[28]_i_23 ;
  input \rdata_reg[29]_i_23 ;
  input \rdata_reg[30]_i_23 ;
  input \rdata_reg[31]_i_44_0 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_6_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__5 ;
  input \b_assign_reg_132_reg[1]_i_2__5 ;
  input \b_assign_reg_132_reg[2]_i_2__5 ;
  input \b_assign_reg_132_reg[3]_i_2__5 ;
  input \b_assign_reg_132_reg[4]_i_3__5 ;
  input \b_assign_reg_132_reg[5]_i_2__5 ;
  input \b_assign_reg_132_reg[6]_i_2__5 ;
  input \b_assign_reg_132_reg[7]_i_2__5 ;
  input \b_assign_reg_132_reg[8]_i_3__5 ;
  input \b_assign_reg_132_reg[9]_i_2__5 ;
  input \b_assign_reg_132_reg[10]_i_2__5 ;
  input \b_assign_reg_132_reg[11]_i_2__5 ;
  input \b_assign_reg_132_reg[12]_i_3__5 ;
  input \b_assign_reg_132_reg[13]_i_2__5 ;
  input \b_assign_reg_132_reg[14]_i_2__5 ;
  input \b_assign_reg_132_reg[15]_i_2__5 ;
  input \b_assign_reg_132_reg[16]_i_3__5 ;
  input \b_assign_reg_132_reg[17]_i_2__5 ;
  input \b_assign_reg_132_reg[18]_i_2__5 ;
  input \b_assign_reg_132_reg[19]_i_2__5 ;
  input \b_assign_reg_132_reg[20]_i_3__5 ;
  input \b_assign_reg_132_reg[21]_i_2__5 ;
  input \b_assign_reg_132_reg[22]_i_2__5 ;
  input \b_assign_reg_132_reg[23]_i_2__5 ;
  input \b_assign_reg_132_reg[24]_i_3__5 ;
  input \b_assign_reg_132_reg[25]_i_2__5 ;
  input \b_assign_reg_132_reg[26]_i_2__5 ;
  input \b_assign_reg_132_reg[27]_i_2__5 ;
  input \b_assign_reg_132_reg[28]_i_3__5 ;
  input \b_assign_reg_132_reg[29]_i_2__5 ;
  input \b_assign_reg_132_reg[30]_i_2__5 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__5_n_3 ;
  wire \b_assign_reg_132[12]_i_5__5_n_3 ;
  wire \b_assign_reg_132[12]_i_6__5_n_3 ;
  wire \b_assign_reg_132[12]_i_7__5_n_3 ;
  wire \b_assign_reg_132[16]_i_4__5_n_3 ;
  wire \b_assign_reg_132[16]_i_5__5_n_3 ;
  wire \b_assign_reg_132[16]_i_6__5_n_3 ;
  wire \b_assign_reg_132[16]_i_7__5_n_3 ;
  wire \b_assign_reg_132[20]_i_4__5_n_3 ;
  wire \b_assign_reg_132[20]_i_5__5_n_3 ;
  wire \b_assign_reg_132[20]_i_6__5_n_3 ;
  wire \b_assign_reg_132[20]_i_7__5_n_3 ;
  wire \b_assign_reg_132[24]_i_4__5_n_3 ;
  wire \b_assign_reg_132[24]_i_5__5_n_3 ;
  wire \b_assign_reg_132[24]_i_6__5_n_3 ;
  wire \b_assign_reg_132[24]_i_7__5_n_3 ;
  wire \b_assign_reg_132[28]_i_4__5_n_3 ;
  wire \b_assign_reg_132[28]_i_5__5_n_3 ;
  wire \b_assign_reg_132[28]_i_6__5_n_3 ;
  wire \b_assign_reg_132[28]_i_7__5_n_3 ;
  wire \b_assign_reg_132[31]_i_4__4_n_3 ;
  wire \b_assign_reg_132[31]_i_5__5_n_3 ;
  wire \b_assign_reg_132[31]_i_6__5_n_3 ;
  wire \b_assign_reg_132[4]_i_4__5_n_3 ;
  wire \b_assign_reg_132[4]_i_5__5_n_3 ;
  wire \b_assign_reg_132[4]_i_6__5_n_3 ;
  wire \b_assign_reg_132[4]_i_7__5_n_3 ;
  wire \b_assign_reg_132[4]_i_8__5_n_3 ;
  wire \b_assign_reg_132[8]_i_4__5_n_3 ;
  wire \b_assign_reg_132[8]_i_5__5_n_3 ;
  wire \b_assign_reg_132[8]_i_6__5_n_3 ;
  wire \b_assign_reg_132[8]_i_7__5_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__5 ;
  wire \b_assign_reg_132_reg[10]_i_2__5 ;
  wire \b_assign_reg_132_reg[11]_i_2__5 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__5 ;
  wire \b_assign_reg_132_reg[13]_i_2__5 ;
  wire \b_assign_reg_132_reg[14]_i_2__5 ;
  wire \b_assign_reg_132_reg[15]_i_2__5 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__5 ;
  wire \b_assign_reg_132_reg[17]_i_2__5 ;
  wire \b_assign_reg_132_reg[18]_i_2__5 ;
  wire \b_assign_reg_132_reg[19]_i_2__5 ;
  wire \b_assign_reg_132_reg[1]_i_2__5 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__5 ;
  wire \b_assign_reg_132_reg[21]_i_2__5 ;
  wire \b_assign_reg_132_reg[22]_i_2__5 ;
  wire \b_assign_reg_132_reg[23]_i_2__5 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__5 ;
  wire \b_assign_reg_132_reg[25]_i_2__5 ;
  wire \b_assign_reg_132_reg[26]_i_2__5 ;
  wire \b_assign_reg_132_reg[27]_i_2__5 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__5 ;
  wire \b_assign_reg_132_reg[29]_i_2__5 ;
  wire \b_assign_reg_132_reg[2]_i_2__5 ;
  wire \b_assign_reg_132_reg[30]_i_2__5 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__5 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__5_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__5_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__5 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__5 ;
  wire \b_assign_reg_132_reg[5]_i_2__5 ;
  wire \b_assign_reg_132_reg[6]_i_2__5 ;
  wire \b_assign_reg_132_reg[7]_i_2__5 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__5 ;
  wire \b_assign_reg_132_reg[9]_i_2__5 ;
  wire [2:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_1__3_n_3 ;
  wire \gen_write[1].mem_reg_i_2__3_n_3 ;
  wire \gen_write[1].mem_reg_i_3__3_n_3 ;
  wire \gen_write[1].mem_reg_i_4__3_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 ;
  wire int_weight_5_read_reg;
  wire int_weight_6_read_reg;
  wire int_weight_6_write_reg;
  wire \rdata[2]_i_9_n_3 ;
  wire \rdata[3]_i_9_n_3 ;
  wire \rdata[7]_i_11_n_3 ;
  wire \rdata_reg[0]_i_22 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_23 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_23 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_23 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_23 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_23 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_23 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_23 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_23 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_23 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_23 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_27 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_23 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_23 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_23 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_23 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_23 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_23 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_23 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_23 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_23 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_23 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_10 ;
  wire \rdata_reg[2]_i_20 ;
  wire \rdata_reg[2]_i_21 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_23 ;
  wire \rdata_reg[31] ;
  wire [31:0]\rdata_reg[31]_i_44 ;
  wire \rdata_reg[31]_i_44_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_10 ;
  wire \rdata_reg[3]_i_20 ;
  wire \rdata_reg[3]_i_21 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_23 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_23 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_23 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_13 ;
  wire \rdata_reg[7]_i_14 ;
  wire \rdata_reg[7]_i_29 ;
  wire \rdata_reg[7]_i_32 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_23 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_23 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_6_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__5_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__5 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(weight_6_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__5 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__5 
       (.I0(\b_assign_reg_132_reg[12]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__5 
       (.I0(\b_assign_reg_132_reg[11]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__5 
       (.I0(\b_assign_reg_132_reg[10]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__5 
       (.I0(\b_assign_reg_132_reg[9]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__5 
       (.I0(\b_assign_reg_132_reg[16]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__5 
       (.I0(\b_assign_reg_132_reg[15]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__5 
       (.I0(\b_assign_reg_132_reg[14]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__5 
       (.I0(\b_assign_reg_132_reg[13]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__5 
       (.I0(\b_assign_reg_132_reg[20]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__5 
       (.I0(\b_assign_reg_132_reg[19]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__5 
       (.I0(\b_assign_reg_132_reg[18]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__5 
       (.I0(\b_assign_reg_132_reg[17]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__5 
       (.I0(\b_assign_reg_132_reg[24]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__5 
       (.I0(\b_assign_reg_132_reg[23]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__5 
       (.I0(\b_assign_reg_132_reg[22]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__5 
       (.I0(\b_assign_reg_132_reg[21]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__5 
       (.I0(\b_assign_reg_132_reg[28]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__5 
       (.I0(\b_assign_reg_132_reg[27]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__5 
       (.I0(\b_assign_reg_132_reg[26]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__5 
       (.I0(\b_assign_reg_132_reg[25]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__5 
       (.I0(\b_assign_reg_132_reg[31]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__4 
       (.I0(\b_assign_reg_132_reg[31]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__5 
       (.I0(\b_assign_reg_132_reg[30]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__5 
       (.I0(\b_assign_reg_132_reg[29]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__5 
       (.I0(\b_assign_reg_132_reg[0]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__5 
       (.I0(\b_assign_reg_132_reg[4]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__5 
       (.I0(\b_assign_reg_132_reg[3]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__5 
       (.I0(\b_assign_reg_132_reg[2]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__5 
       (.I0(\b_assign_reg_132_reg[1]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__5 
       (.I0(\b_assign_reg_132_reg[8]_i_3__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__5 
       (.I0(\b_assign_reg_132_reg[7]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__5 
       (.I0(\b_assign_reg_132_reg[6]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__5 
       (.I0(\b_assign_reg_132_reg[5]_i_2__5 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__5 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__5 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__5 
       (.CI(\b_assign_reg_132_reg[8]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__5_n_3 ,\b_assign_reg_132_reg[12]_i_2__5_n_4 ,\b_assign_reg_132_reg[12]_i_2__5_n_5 ,\b_assign_reg_132_reg[12]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__5_n_3 ,\b_assign_reg_132[12]_i_5__5_n_3 ,\b_assign_reg_132[12]_i_6__5_n_3 ,\b_assign_reg_132[12]_i_7__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__5 
       (.CI(\b_assign_reg_132_reg[12]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__5_n_3 ,\b_assign_reg_132_reg[16]_i_2__5_n_4 ,\b_assign_reg_132_reg[16]_i_2__5_n_5 ,\b_assign_reg_132_reg[16]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__5_n_3 ,\b_assign_reg_132[16]_i_5__5_n_3 ,\b_assign_reg_132[16]_i_6__5_n_3 ,\b_assign_reg_132[16]_i_7__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__5 
       (.CI(\b_assign_reg_132_reg[16]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__5_n_3 ,\b_assign_reg_132_reg[20]_i_2__5_n_4 ,\b_assign_reg_132_reg[20]_i_2__5_n_5 ,\b_assign_reg_132_reg[20]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__5_n_3 ,\b_assign_reg_132[20]_i_5__5_n_3 ,\b_assign_reg_132[20]_i_6__5_n_3 ,\b_assign_reg_132[20]_i_7__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__5 
       (.CI(\b_assign_reg_132_reg[20]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__5_n_3 ,\b_assign_reg_132_reg[24]_i_2__5_n_4 ,\b_assign_reg_132_reg[24]_i_2__5_n_5 ,\b_assign_reg_132_reg[24]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__5_n_3 ,\b_assign_reg_132[24]_i_5__5_n_3 ,\b_assign_reg_132[24]_i_6__5_n_3 ,\b_assign_reg_132[24]_i_7__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__5 
       (.CI(\b_assign_reg_132_reg[24]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__5_n_3 ,\b_assign_reg_132_reg[28]_i_2__5_n_4 ,\b_assign_reg_132_reg[28]_i_2__5_n_5 ,\b_assign_reg_132_reg[28]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__5_n_3 ,\b_assign_reg_132[28]_i_5__5_n_3 ,\b_assign_reg_132[28]_i_6__5_n_3 ,\b_assign_reg_132[28]_i_7__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__5 
       (.CI(\b_assign_reg_132_reg[28]_i_2__5_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__5_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__5_n_5 ,\b_assign_reg_132_reg[31]_i_3__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__5_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__4_n_3 ,\b_assign_reg_132[31]_i_5__5_n_3 ,\b_assign_reg_132[31]_i_6__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__5_n_3 ,\b_assign_reg_132_reg[4]_i_2__5_n_4 ,\b_assign_reg_132_reg[4]_i_2__5_n_5 ,\b_assign_reg_132_reg[4]_i_2__5_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__5_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__5_n_3 ,\b_assign_reg_132[4]_i_6__5_n_3 ,\b_assign_reg_132[4]_i_7__5_n_3 ,\b_assign_reg_132[4]_i_8__5_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__5 
       (.CI(\b_assign_reg_132_reg[4]_i_2__5_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__5_n_3 ,\b_assign_reg_132_reg[8]_i_2__5_n_4 ,\b_assign_reg_132_reg[8]_i_2__5_n_5 ,\b_assign_reg_132_reg[8]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__5_n_3 ,\b_assign_reg_132[8]_i_5__5_n_3 ,\b_assign_reg_132[8]_i_6__5_n_3 ,\b_assign_reg_132[8]_i_7__5_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_44 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__3_n_3 ,\gen_write[1].mem_reg_i_2__3_n_3 ,\gen_write[1].mem_reg_i_3__3_n_3 ,\gen_write[1].mem_reg_i_4__3_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_6_write_reg),
        .O(\gen_write[1].mem_reg_i_1__3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_6_write_reg),
        .O(\gen_write[1].mem_reg_i_2__3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_6_write_reg),
        .O(\gen_write[1].mem_reg_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_6_write_reg),
        .O(\gen_write[1].mem_reg_i_4__3_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[10]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [10]),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[11]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [11]),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[12]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [12]),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[13]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [13]),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[14]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [14]),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[15]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [15]),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[16]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [16]),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[17]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [17]),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[18]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [18]),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[19]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [19]),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_19 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[1]_i_27 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[20]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [20]),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[21]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [21]),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[22]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [22]),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[23]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [23]),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[24]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [24]),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[25]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [25]),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[26]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [26]),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[27]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [27]),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[28]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [28]),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[29]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [29]),
        .O(\rdata_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_9_n_3 ),
        .I1(int_weight_5_read_reg),
        .I2(\rdata_reg[2]_i_10 ),
        .I3(\rdata_reg[7]_i_14 ),
        .I4(\gen_write[1].mem_reg_0 [0]),
        .I5(\rdata_reg[2]_i_21 ),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_9 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[2]_i_20 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [2]),
        .O(\rdata[2]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[30]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [30]),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_30 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[31]_i_44_0 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [31]),
        .O(\rdata_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_9_n_3 ),
        .I1(int_weight_5_read_reg),
        .I2(\rdata_reg[3]_i_10 ),
        .I3(\rdata_reg[7]_i_14 ),
        .I4(\gen_write[1].mem_reg_0 [1]),
        .I5(\rdata_reg[3]_i_21 ),
        .O(\rdata_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_9 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[3]_i_20 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [3]),
        .O(\rdata[3]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[4]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [4]),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[5]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [5]),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[6]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [6]),
        .O(\rdata_reg[6] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_11 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[7]_i_29 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [7]),
        .O(\rdata[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_11_n_3 ),
        .I1(int_weight_5_read_reg),
        .I2(\rdata_reg[7]_i_13 ),
        .I3(\rdata_reg[7]_i_14 ),
        .I4(\gen_write[1].mem_reg_0 [2]),
        .I5(\rdata_reg[7]_i_32 ),
        .O(\rdata_reg[7] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[8]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [8]),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_17 
       (.I0(int_weight_6_read_reg),
        .I1(\rdata_reg[9]_i_23 ),
        .I2(\rdata_reg[0]_i_22 ),
        .I3(\rdata_reg[31]_i_44 [9]),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34
   (DOADO,
    \rdata_reg[31]_i_43 ,
    weight_7_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__6 ,
    int_weight_6_read_reg,
    \rdata_reg[0]_i_21 ,
    \rdata_reg[0]_i_22 ,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[0]_i_32 ,
    int_weight_7_read_reg,
    \rdata_reg[0]_i_30 ,
    \rdata_reg[7]_i_22 ,
    \rdata_reg[1]_i_26 ,
    \rdata_reg[2]_i_16 ,
    \rdata_reg[3]_i_16 ,
    \rdata_reg[4]_i_22 ,
    \rdata_reg[5]_i_22 ,
    \rdata_reg[6]_i_22 ,
    \rdata_reg[7]_i_21 ,
    \rdata_reg[8]_i_22 ,
    \rdata_reg[9]_i_22 ,
    \rdata_reg[10]_i_22 ,
    \rdata_reg[11]_i_22 ,
    \rdata_reg[12]_i_22 ,
    \rdata_reg[13]_i_22 ,
    \rdata_reg[14]_i_22 ,
    \rdata_reg[15]_i_22 ,
    \rdata_reg[16]_i_22 ,
    \rdata_reg[17]_i_22 ,
    \rdata_reg[18]_i_22 ,
    \rdata_reg[19]_i_22 ,
    \rdata_reg[20]_i_22 ,
    \rdata_reg[21]_i_22 ,
    \rdata_reg[22]_i_22 ,
    \rdata_reg[23]_i_22 ,
    \rdata_reg[24]_i_22 ,
    \rdata_reg[25]_i_22 ,
    \rdata_reg[26]_i_22 ,
    \rdata_reg[27]_i_22 ,
    \rdata_reg[28]_i_22 ,
    \rdata_reg[29]_i_22 ,
    \rdata_reg[30]_i_22 ,
    \rdata_reg[31]_i_43_0 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_7_write_reg,
    \b_assign_reg_132_reg[0]_i_2__6 ,
    \b_assign_reg_132_reg[1]_i_2__6 ,
    \b_assign_reg_132_reg[2]_i_2__6 ,
    \b_assign_reg_132_reg[3]_i_2__6 ,
    \b_assign_reg_132_reg[4]_i_3__6 ,
    \b_assign_reg_132_reg[5]_i_2__6 ,
    \b_assign_reg_132_reg[6]_i_2__6 ,
    \b_assign_reg_132_reg[7]_i_2__6 ,
    \b_assign_reg_132_reg[8]_i_3__6 ,
    \b_assign_reg_132_reg[9]_i_2__6 ,
    \b_assign_reg_132_reg[10]_i_2__6 ,
    \b_assign_reg_132_reg[11]_i_2__6 ,
    \b_assign_reg_132_reg[12]_i_3__6 ,
    \b_assign_reg_132_reg[13]_i_2__6 ,
    \b_assign_reg_132_reg[14]_i_2__6 ,
    \b_assign_reg_132_reg[15]_i_2__6 ,
    \b_assign_reg_132_reg[16]_i_3__6 ,
    \b_assign_reg_132_reg[17]_i_2__6 ,
    \b_assign_reg_132_reg[18]_i_2__6 ,
    \b_assign_reg_132_reg[19]_i_2__6 ,
    \b_assign_reg_132_reg[20]_i_3__6 ,
    \b_assign_reg_132_reg[21]_i_2__6 ,
    \b_assign_reg_132_reg[22]_i_2__6 ,
    \b_assign_reg_132_reg[23]_i_2__6 ,
    \b_assign_reg_132_reg[24]_i_3__6 ,
    \b_assign_reg_132_reg[25]_i_2__6 ,
    \b_assign_reg_132_reg[26]_i_2__6 ,
    \b_assign_reg_132_reg[27]_i_2__6 ,
    \b_assign_reg_132_reg[28]_i_3__6 ,
    \b_assign_reg_132_reg[29]_i_2__6 ,
    \b_assign_reg_132_reg[30]_i_2__6 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_43 ;
  output [0:0]weight_7_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[0] ;
  output \rdata_reg[1] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[7] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__6 ;
  input int_weight_6_read_reg;
  input \rdata_reg[0]_i_21 ;
  input \rdata_reg[0]_i_22 ;
  input [0:0]\gen_write[1].mem_reg_0 ;
  input \rdata_reg[0]_i_32 ;
  input int_weight_7_read_reg;
  input \rdata_reg[0]_i_30 ;
  input \rdata_reg[7]_i_22 ;
  input \rdata_reg[1]_i_26 ;
  input \rdata_reg[2]_i_16 ;
  input \rdata_reg[3]_i_16 ;
  input \rdata_reg[4]_i_22 ;
  input \rdata_reg[5]_i_22 ;
  input \rdata_reg[6]_i_22 ;
  input \rdata_reg[7]_i_21 ;
  input \rdata_reg[8]_i_22 ;
  input \rdata_reg[9]_i_22 ;
  input \rdata_reg[10]_i_22 ;
  input \rdata_reg[11]_i_22 ;
  input \rdata_reg[12]_i_22 ;
  input \rdata_reg[13]_i_22 ;
  input \rdata_reg[14]_i_22 ;
  input \rdata_reg[15]_i_22 ;
  input \rdata_reg[16]_i_22 ;
  input \rdata_reg[17]_i_22 ;
  input \rdata_reg[18]_i_22 ;
  input \rdata_reg[19]_i_22 ;
  input \rdata_reg[20]_i_22 ;
  input \rdata_reg[21]_i_22 ;
  input \rdata_reg[22]_i_22 ;
  input \rdata_reg[23]_i_22 ;
  input \rdata_reg[24]_i_22 ;
  input \rdata_reg[25]_i_22 ;
  input \rdata_reg[26]_i_22 ;
  input \rdata_reg[27]_i_22 ;
  input \rdata_reg[28]_i_22 ;
  input \rdata_reg[29]_i_22 ;
  input \rdata_reg[30]_i_22 ;
  input \rdata_reg[31]_i_43_0 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_7_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__6 ;
  input \b_assign_reg_132_reg[1]_i_2__6 ;
  input \b_assign_reg_132_reg[2]_i_2__6 ;
  input \b_assign_reg_132_reg[3]_i_2__6 ;
  input \b_assign_reg_132_reg[4]_i_3__6 ;
  input \b_assign_reg_132_reg[5]_i_2__6 ;
  input \b_assign_reg_132_reg[6]_i_2__6 ;
  input \b_assign_reg_132_reg[7]_i_2__6 ;
  input \b_assign_reg_132_reg[8]_i_3__6 ;
  input \b_assign_reg_132_reg[9]_i_2__6 ;
  input \b_assign_reg_132_reg[10]_i_2__6 ;
  input \b_assign_reg_132_reg[11]_i_2__6 ;
  input \b_assign_reg_132_reg[12]_i_3__6 ;
  input \b_assign_reg_132_reg[13]_i_2__6 ;
  input \b_assign_reg_132_reg[14]_i_2__6 ;
  input \b_assign_reg_132_reg[15]_i_2__6 ;
  input \b_assign_reg_132_reg[16]_i_3__6 ;
  input \b_assign_reg_132_reg[17]_i_2__6 ;
  input \b_assign_reg_132_reg[18]_i_2__6 ;
  input \b_assign_reg_132_reg[19]_i_2__6 ;
  input \b_assign_reg_132_reg[20]_i_3__6 ;
  input \b_assign_reg_132_reg[21]_i_2__6 ;
  input \b_assign_reg_132_reg[22]_i_2__6 ;
  input \b_assign_reg_132_reg[23]_i_2__6 ;
  input \b_assign_reg_132_reg[24]_i_3__6 ;
  input \b_assign_reg_132_reg[25]_i_2__6 ;
  input \b_assign_reg_132_reg[26]_i_2__6 ;
  input \b_assign_reg_132_reg[27]_i_2__6 ;
  input \b_assign_reg_132_reg[28]_i_3__6 ;
  input \b_assign_reg_132_reg[29]_i_2__6 ;
  input \b_assign_reg_132_reg[30]_i_2__6 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__6_n_3 ;
  wire \b_assign_reg_132[12]_i_5__6_n_3 ;
  wire \b_assign_reg_132[12]_i_6__6_n_3 ;
  wire \b_assign_reg_132[12]_i_7__6_n_3 ;
  wire \b_assign_reg_132[16]_i_4__6_n_3 ;
  wire \b_assign_reg_132[16]_i_5__6_n_3 ;
  wire \b_assign_reg_132[16]_i_6__6_n_3 ;
  wire \b_assign_reg_132[16]_i_7__6_n_3 ;
  wire \b_assign_reg_132[20]_i_4__6_n_3 ;
  wire \b_assign_reg_132[20]_i_5__6_n_3 ;
  wire \b_assign_reg_132[20]_i_6__6_n_3 ;
  wire \b_assign_reg_132[20]_i_7__6_n_3 ;
  wire \b_assign_reg_132[24]_i_4__6_n_3 ;
  wire \b_assign_reg_132[24]_i_5__6_n_3 ;
  wire \b_assign_reg_132[24]_i_6__6_n_3 ;
  wire \b_assign_reg_132[24]_i_7__6_n_3 ;
  wire \b_assign_reg_132[28]_i_4__6_n_3 ;
  wire \b_assign_reg_132[28]_i_5__6_n_3 ;
  wire \b_assign_reg_132[28]_i_6__6_n_3 ;
  wire \b_assign_reg_132[28]_i_7__6_n_3 ;
  wire \b_assign_reg_132[31]_i_4__5_n_3 ;
  wire \b_assign_reg_132[31]_i_5__6_n_3 ;
  wire \b_assign_reg_132[31]_i_6__6_n_3 ;
  wire \b_assign_reg_132[4]_i_4__6_n_3 ;
  wire \b_assign_reg_132[4]_i_5__6_n_3 ;
  wire \b_assign_reg_132[4]_i_6__6_n_3 ;
  wire \b_assign_reg_132[4]_i_7__6_n_3 ;
  wire \b_assign_reg_132[4]_i_8__6_n_3 ;
  wire \b_assign_reg_132[8]_i_4__6_n_3 ;
  wire \b_assign_reg_132[8]_i_5__6_n_3 ;
  wire \b_assign_reg_132[8]_i_6__6_n_3 ;
  wire \b_assign_reg_132[8]_i_7__6_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__6 ;
  wire \b_assign_reg_132_reg[10]_i_2__6 ;
  wire \b_assign_reg_132_reg[11]_i_2__6 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__6 ;
  wire \b_assign_reg_132_reg[13]_i_2__6 ;
  wire \b_assign_reg_132_reg[14]_i_2__6 ;
  wire \b_assign_reg_132_reg[15]_i_2__6 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__6 ;
  wire \b_assign_reg_132_reg[17]_i_2__6 ;
  wire \b_assign_reg_132_reg[18]_i_2__6 ;
  wire \b_assign_reg_132_reg[19]_i_2__6 ;
  wire \b_assign_reg_132_reg[1]_i_2__6 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__6 ;
  wire \b_assign_reg_132_reg[21]_i_2__6 ;
  wire \b_assign_reg_132_reg[22]_i_2__6 ;
  wire \b_assign_reg_132_reg[23]_i_2__6 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__6 ;
  wire \b_assign_reg_132_reg[25]_i_2__6 ;
  wire \b_assign_reg_132_reg[26]_i_2__6 ;
  wire \b_assign_reg_132_reg[27]_i_2__6 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__6 ;
  wire \b_assign_reg_132_reg[29]_i_2__6 ;
  wire \b_assign_reg_132_reg[2]_i_2__6 ;
  wire \b_assign_reg_132_reg[30]_i_2__6 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__6 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__6_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__6_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__6 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__6 ;
  wire \b_assign_reg_132_reg[5]_i_2__6 ;
  wire \b_assign_reg_132_reg[6]_i_2__6 ;
  wire \b_assign_reg_132_reg[7]_i_2__6 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__6 ;
  wire \b_assign_reg_132_reg[9]_i_2__6 ;
  wire [0:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_1__2_n_3 ;
  wire \gen_write[1].mem_reg_i_2__2_n_3 ;
  wire \gen_write[1].mem_reg_i_3__2_n_3 ;
  wire \gen_write[1].mem_reg_i_4__2_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 ;
  wire int_weight_6_read_reg;
  wire int_weight_7_read_reg;
  wire int_weight_7_write_reg;
  wire \rdata[0]_i_19_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_21 ;
  wire \rdata_reg[0]_i_22 ;
  wire \rdata_reg[0]_i_30 ;
  wire \rdata_reg[0]_i_32 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_22 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_22 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_22 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_22 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_22 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_22 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_22 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_22 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_22 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_22 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_26 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_22 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_22 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_22 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_22 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_22 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_22 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_22 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_22 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_22 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_22 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_16 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_22 ;
  wire \rdata_reg[31] ;
  wire [31:0]\rdata_reg[31]_i_43 ;
  wire \rdata_reg[31]_i_43_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_16 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_22 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_22 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_22 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_21 ;
  wire \rdata_reg[7]_i_22 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_22 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_22 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_7_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__6_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__6 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(weight_7_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__6 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__6 
       (.I0(\b_assign_reg_132_reg[12]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__6 
       (.I0(\b_assign_reg_132_reg[11]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__6 
       (.I0(\b_assign_reg_132_reg[10]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__6 
       (.I0(\b_assign_reg_132_reg[9]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__6 
       (.I0(\b_assign_reg_132_reg[16]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__6 
       (.I0(\b_assign_reg_132_reg[15]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__6 
       (.I0(\b_assign_reg_132_reg[14]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__6 
       (.I0(\b_assign_reg_132_reg[13]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__6 
       (.I0(\b_assign_reg_132_reg[20]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__6 
       (.I0(\b_assign_reg_132_reg[19]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__6 
       (.I0(\b_assign_reg_132_reg[18]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__6 
       (.I0(\b_assign_reg_132_reg[17]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__6 
       (.I0(\b_assign_reg_132_reg[24]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__6 
       (.I0(\b_assign_reg_132_reg[23]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__6 
       (.I0(\b_assign_reg_132_reg[22]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__6 
       (.I0(\b_assign_reg_132_reg[21]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__6 
       (.I0(\b_assign_reg_132_reg[28]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__6 
       (.I0(\b_assign_reg_132_reg[27]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__6 
       (.I0(\b_assign_reg_132_reg[26]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__6 
       (.I0(\b_assign_reg_132_reg[25]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__6 
       (.I0(\b_assign_reg_132_reg[31]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__5 
       (.I0(\b_assign_reg_132_reg[31]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__6 
       (.I0(\b_assign_reg_132_reg[30]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__6 
       (.I0(\b_assign_reg_132_reg[29]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__6 
       (.I0(\b_assign_reg_132_reg[0]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__6 
       (.I0(\b_assign_reg_132_reg[4]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__6 
       (.I0(\b_assign_reg_132_reg[3]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__6 
       (.I0(\b_assign_reg_132_reg[2]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__6 
       (.I0(\b_assign_reg_132_reg[1]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__6 
       (.I0(\b_assign_reg_132_reg[8]_i_3__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__6 
       (.I0(\b_assign_reg_132_reg[7]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__6 
       (.I0(\b_assign_reg_132_reg[6]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__6 
       (.I0(\b_assign_reg_132_reg[5]_i_2__6 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__6 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__6 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__6 
       (.CI(\b_assign_reg_132_reg[8]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__6_n_3 ,\b_assign_reg_132_reg[12]_i_2__6_n_4 ,\b_assign_reg_132_reg[12]_i_2__6_n_5 ,\b_assign_reg_132_reg[12]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__6_n_3 ,\b_assign_reg_132[12]_i_5__6_n_3 ,\b_assign_reg_132[12]_i_6__6_n_3 ,\b_assign_reg_132[12]_i_7__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__6 
       (.CI(\b_assign_reg_132_reg[12]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__6_n_3 ,\b_assign_reg_132_reg[16]_i_2__6_n_4 ,\b_assign_reg_132_reg[16]_i_2__6_n_5 ,\b_assign_reg_132_reg[16]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__6_n_3 ,\b_assign_reg_132[16]_i_5__6_n_3 ,\b_assign_reg_132[16]_i_6__6_n_3 ,\b_assign_reg_132[16]_i_7__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__6 
       (.CI(\b_assign_reg_132_reg[16]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__6_n_3 ,\b_assign_reg_132_reg[20]_i_2__6_n_4 ,\b_assign_reg_132_reg[20]_i_2__6_n_5 ,\b_assign_reg_132_reg[20]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__6_n_3 ,\b_assign_reg_132[20]_i_5__6_n_3 ,\b_assign_reg_132[20]_i_6__6_n_3 ,\b_assign_reg_132[20]_i_7__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__6 
       (.CI(\b_assign_reg_132_reg[20]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__6_n_3 ,\b_assign_reg_132_reg[24]_i_2__6_n_4 ,\b_assign_reg_132_reg[24]_i_2__6_n_5 ,\b_assign_reg_132_reg[24]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__6_n_3 ,\b_assign_reg_132[24]_i_5__6_n_3 ,\b_assign_reg_132[24]_i_6__6_n_3 ,\b_assign_reg_132[24]_i_7__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__6 
       (.CI(\b_assign_reg_132_reg[24]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__6_n_3 ,\b_assign_reg_132_reg[28]_i_2__6_n_4 ,\b_assign_reg_132_reg[28]_i_2__6_n_5 ,\b_assign_reg_132_reg[28]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__6_n_3 ,\b_assign_reg_132[28]_i_5__6_n_3 ,\b_assign_reg_132[28]_i_6__6_n_3 ,\b_assign_reg_132[28]_i_7__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__6 
       (.CI(\b_assign_reg_132_reg[28]_i_2__6_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__6_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__6_n_5 ,\b_assign_reg_132_reg[31]_i_3__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__6_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__5_n_3 ,\b_assign_reg_132[31]_i_5__6_n_3 ,\b_assign_reg_132[31]_i_6__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__6_n_3 ,\b_assign_reg_132_reg[4]_i_2__6_n_4 ,\b_assign_reg_132_reg[4]_i_2__6_n_5 ,\b_assign_reg_132_reg[4]_i_2__6_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__6_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__6_n_3 ,\b_assign_reg_132[4]_i_6__6_n_3 ,\b_assign_reg_132[4]_i_7__6_n_3 ,\b_assign_reg_132[4]_i_8__6_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__6 
       (.CI(\b_assign_reg_132_reg[4]_i_2__6_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__6_n_3 ,\b_assign_reg_132_reg[8]_i_2__6_n_4 ,\b_assign_reg_132_reg[8]_i_2__6_n_5 ,\b_assign_reg_132_reg[8]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__6_n_3 ,\b_assign_reg_132[8]_i_5__6_n_3 ,\b_assign_reg_132[8]_i_6__6_n_3 ,\b_assign_reg_132[8]_i_7__6_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_43 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__2_n_3 ,\gen_write[1].mem_reg_i_2__2_n_3 ,\gen_write[1].mem_reg_i_3__2_n_3 ,\gen_write[1].mem_reg_i_4__2_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__2 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_7_write_reg),
        .O(\gen_write[1].mem_reg_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__2 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_7_write_reg),
        .O(\gen_write[1].mem_reg_i_2__2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__2 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_7_write_reg),
        .O(\gen_write[1].mem_reg_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__2 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_7_write_reg),
        .O(\gen_write[1].mem_reg_i_4__2_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_19 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[0]_i_30 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [0]),
        .O(\rdata[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[0]_i_6 
       (.I0(\rdata[0]_i_19_n_3 ),
        .I1(int_weight_6_read_reg),
        .I2(\rdata_reg[0]_i_21 ),
        .I3(\rdata_reg[0]_i_22 ),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\rdata_reg[0]_i_32 ),
        .O(\rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[10]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [10]),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[11]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [11]),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[12]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [12]),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[13]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [13]),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[14]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [14]),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[15]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [15]),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[16]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [16]),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[17]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [17]),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[18]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [18]),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[19]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [19]),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_18 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[1]_i_26 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[20]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [20]),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[21]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [21]),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[22]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [22]),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[23]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [23]),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[24]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [24]),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[25]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [25]),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[26]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [26]),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[27]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [27]),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[28]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [28]),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[29]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [29]),
        .O(\rdata_reg[29] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[2]_i_6 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[2]_i_16 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [2]),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[30]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [30]),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_29 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[31]_i_43_0 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [31]),
        .O(\rdata_reg[31] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[3]_i_6 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[3]_i_16 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [3]),
        .O(\rdata_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[4]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [4]),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[5]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [5]),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[6]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [6]),
        .O(\rdata_reg[6] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[7]_i_6 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[7]_i_21 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [7]),
        .O(\rdata_reg[7] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[8]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [8]),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_16 
       (.I0(int_weight_7_read_reg),
        .I1(\rdata_reg[9]_i_22 ),
        .I2(\rdata_reg[7]_i_22 ),
        .I3(\rdata_reg[31]_i_43 [9]),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35
   (DOADO,
    \rdata_reg[31]_i_27 ,
    weight_8_q0,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__7 ,
    int_weight_8_read_reg,
    \rdata_reg[1]_i_17 ,
    \rdata_reg[31]_i_28 ,
    \rdata_reg[1]_i_26 ,
    \rdata_reg[1]_i_27 ,
    \rdata_reg[4]_i_15 ,
    \rdata_reg[4]_i_22 ,
    \rdata_reg[4]_i_23 ,
    \rdata_reg[5]_i_15 ,
    \rdata_reg[5]_i_22 ,
    \rdata_reg[5]_i_23 ,
    \rdata_reg[6]_i_15 ,
    \rdata_reg[6]_i_22 ,
    \rdata_reg[6]_i_23 ,
    \rdata_reg[8]_i_15 ,
    \rdata_reg[8]_i_22 ,
    \rdata_reg[8]_i_23 ,
    \rdata_reg[9]_i_15 ,
    \rdata_reg[9]_i_22 ,
    \rdata_reg[9]_i_23 ,
    \rdata_reg[10]_i_15 ,
    \rdata_reg[10]_i_22 ,
    \rdata_reg[10]_i_23 ,
    \rdata_reg[11]_i_15 ,
    \rdata_reg[11]_i_22 ,
    \rdata_reg[11]_i_23 ,
    \rdata_reg[12]_i_15 ,
    \rdata_reg[12]_i_22 ,
    \rdata_reg[12]_i_23 ,
    \rdata_reg[13]_i_15 ,
    \rdata_reg[13]_i_22 ,
    \rdata_reg[13]_i_23 ,
    \rdata_reg[14]_i_15 ,
    \rdata_reg[14]_i_22 ,
    \rdata_reg[14]_i_23 ,
    \rdata_reg[15]_i_15 ,
    \rdata_reg[15]_i_22 ,
    \rdata_reg[15]_i_23 ,
    \rdata_reg[16]_i_15 ,
    \rdata_reg[16]_i_22 ,
    \rdata_reg[16]_i_23 ,
    \rdata_reg[17]_i_15 ,
    \rdata_reg[17]_i_22 ,
    \rdata_reg[17]_i_23 ,
    \rdata_reg[18]_i_15 ,
    \rdata_reg[18]_i_22 ,
    \rdata_reg[18]_i_23 ,
    \rdata_reg[19]_i_15 ,
    \rdata_reg[19]_i_22 ,
    \rdata_reg[19]_i_23 ,
    \rdata_reg[20]_i_15 ,
    \rdata_reg[20]_i_22 ,
    \rdata_reg[20]_i_23 ,
    \rdata_reg[21]_i_15 ,
    \rdata_reg[21]_i_22 ,
    \rdata_reg[21]_i_23 ,
    \rdata_reg[22]_i_15 ,
    \rdata_reg[22]_i_22 ,
    \rdata_reg[22]_i_23 ,
    \rdata_reg[23]_i_15 ,
    \rdata_reg[23]_i_22 ,
    \rdata_reg[23]_i_23 ,
    \rdata_reg[24]_i_15 ,
    \rdata_reg[24]_i_22 ,
    \rdata_reg[24]_i_23 ,
    \rdata_reg[25]_i_15 ,
    \rdata_reg[25]_i_22 ,
    \rdata_reg[25]_i_23 ,
    \rdata_reg[26]_i_15 ,
    \rdata_reg[26]_i_22 ,
    \rdata_reg[26]_i_23 ,
    \rdata_reg[27]_i_15 ,
    \rdata_reg[27]_i_22 ,
    \rdata_reg[27]_i_23 ,
    \rdata_reg[28]_i_15 ,
    \rdata_reg[28]_i_22 ,
    \rdata_reg[28]_i_23 ,
    \rdata_reg[29]_i_15 ,
    \rdata_reg[29]_i_22 ,
    \rdata_reg[29]_i_23 ,
    \rdata_reg[30]_i_15 ,
    \rdata_reg[30]_i_22 ,
    \rdata_reg[30]_i_23 ,
    \rdata_reg[31]_i_27_0 ,
    \rdata_reg[31]_i_43 ,
    \rdata_reg[31]_i_44 ,
    \rdata_reg[0]_i_18 ,
    \rdata_reg[2]_i_14 ,
    int_weight_9_q1,
    int_weight_9_read_reg,
    \rdata_reg[3]_i_14 ,
    \rdata_reg[7]_i_18 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_8_write_reg,
    \b_assign_reg_132_reg[0]_i_2__7 ,
    \b_assign_reg_132_reg[1]_i_2__7 ,
    \b_assign_reg_132_reg[2]_i_2__7 ,
    \b_assign_reg_132_reg[3]_i_2__7 ,
    \b_assign_reg_132_reg[4]_i_3__7 ,
    \b_assign_reg_132_reg[5]_i_2__7 ,
    \b_assign_reg_132_reg[6]_i_2__7 ,
    \b_assign_reg_132_reg[7]_i_2__7 ,
    \b_assign_reg_132_reg[8]_i_3__7 ,
    \b_assign_reg_132_reg[9]_i_2__7 ,
    \b_assign_reg_132_reg[10]_i_2__7 ,
    \b_assign_reg_132_reg[11]_i_2__7 ,
    \b_assign_reg_132_reg[12]_i_3__7 ,
    \b_assign_reg_132_reg[13]_i_2__7 ,
    \b_assign_reg_132_reg[14]_i_2__7 ,
    \b_assign_reg_132_reg[15]_i_2__7 ,
    \b_assign_reg_132_reg[16]_i_3__7 ,
    \b_assign_reg_132_reg[17]_i_2__7 ,
    \b_assign_reg_132_reg[18]_i_2__7 ,
    \b_assign_reg_132_reg[19]_i_2__7 ,
    \b_assign_reg_132_reg[20]_i_3__7 ,
    \b_assign_reg_132_reg[21]_i_2__7 ,
    \b_assign_reg_132_reg[22]_i_2__7 ,
    \b_assign_reg_132_reg[23]_i_2__7 ,
    \b_assign_reg_132_reg[24]_i_3__7 ,
    \b_assign_reg_132_reg[25]_i_2__7 ,
    \b_assign_reg_132_reg[26]_i_2__7 ,
    \b_assign_reg_132_reg[27]_i_2__7 ,
    \b_assign_reg_132_reg[28]_i_3__7 ,
    \b_assign_reg_132_reg[29]_i_2__7 ,
    \b_assign_reg_132_reg[30]_i_2__7 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_27 ;
  output [0:0]weight_8_q0;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[1] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output \rdata_reg[0] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[7] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__7 ;
  input int_weight_8_read_reg;
  input \rdata_reg[1]_i_17 ;
  input \rdata_reg[31]_i_28 ;
  input \rdata_reg[1]_i_26 ;
  input \rdata_reg[1]_i_27 ;
  input \rdata_reg[4]_i_15 ;
  input \rdata_reg[4]_i_22 ;
  input \rdata_reg[4]_i_23 ;
  input \rdata_reg[5]_i_15 ;
  input \rdata_reg[5]_i_22 ;
  input \rdata_reg[5]_i_23 ;
  input \rdata_reg[6]_i_15 ;
  input \rdata_reg[6]_i_22 ;
  input \rdata_reg[6]_i_23 ;
  input \rdata_reg[8]_i_15 ;
  input \rdata_reg[8]_i_22 ;
  input \rdata_reg[8]_i_23 ;
  input \rdata_reg[9]_i_15 ;
  input \rdata_reg[9]_i_22 ;
  input \rdata_reg[9]_i_23 ;
  input \rdata_reg[10]_i_15 ;
  input \rdata_reg[10]_i_22 ;
  input \rdata_reg[10]_i_23 ;
  input \rdata_reg[11]_i_15 ;
  input \rdata_reg[11]_i_22 ;
  input \rdata_reg[11]_i_23 ;
  input \rdata_reg[12]_i_15 ;
  input \rdata_reg[12]_i_22 ;
  input \rdata_reg[12]_i_23 ;
  input \rdata_reg[13]_i_15 ;
  input \rdata_reg[13]_i_22 ;
  input \rdata_reg[13]_i_23 ;
  input \rdata_reg[14]_i_15 ;
  input \rdata_reg[14]_i_22 ;
  input \rdata_reg[14]_i_23 ;
  input \rdata_reg[15]_i_15 ;
  input \rdata_reg[15]_i_22 ;
  input \rdata_reg[15]_i_23 ;
  input \rdata_reg[16]_i_15 ;
  input \rdata_reg[16]_i_22 ;
  input \rdata_reg[16]_i_23 ;
  input \rdata_reg[17]_i_15 ;
  input \rdata_reg[17]_i_22 ;
  input \rdata_reg[17]_i_23 ;
  input \rdata_reg[18]_i_15 ;
  input \rdata_reg[18]_i_22 ;
  input \rdata_reg[18]_i_23 ;
  input \rdata_reg[19]_i_15 ;
  input \rdata_reg[19]_i_22 ;
  input \rdata_reg[19]_i_23 ;
  input \rdata_reg[20]_i_15 ;
  input \rdata_reg[20]_i_22 ;
  input \rdata_reg[20]_i_23 ;
  input \rdata_reg[21]_i_15 ;
  input \rdata_reg[21]_i_22 ;
  input \rdata_reg[21]_i_23 ;
  input \rdata_reg[22]_i_15 ;
  input \rdata_reg[22]_i_22 ;
  input \rdata_reg[22]_i_23 ;
  input \rdata_reg[23]_i_15 ;
  input \rdata_reg[23]_i_22 ;
  input \rdata_reg[23]_i_23 ;
  input \rdata_reg[24]_i_15 ;
  input \rdata_reg[24]_i_22 ;
  input \rdata_reg[24]_i_23 ;
  input \rdata_reg[25]_i_15 ;
  input \rdata_reg[25]_i_22 ;
  input \rdata_reg[25]_i_23 ;
  input \rdata_reg[26]_i_15 ;
  input \rdata_reg[26]_i_22 ;
  input \rdata_reg[26]_i_23 ;
  input \rdata_reg[27]_i_15 ;
  input \rdata_reg[27]_i_22 ;
  input \rdata_reg[27]_i_23 ;
  input \rdata_reg[28]_i_15 ;
  input \rdata_reg[28]_i_22 ;
  input \rdata_reg[28]_i_23 ;
  input \rdata_reg[29]_i_15 ;
  input \rdata_reg[29]_i_22 ;
  input \rdata_reg[29]_i_23 ;
  input \rdata_reg[30]_i_15 ;
  input \rdata_reg[30]_i_22 ;
  input \rdata_reg[30]_i_23 ;
  input \rdata_reg[31]_i_27_0 ;
  input \rdata_reg[31]_i_43 ;
  input \rdata_reg[31]_i_44 ;
  input \rdata_reg[0]_i_18 ;
  input \rdata_reg[2]_i_14 ;
  input [2:0]int_weight_9_q1;
  input int_weight_9_read_reg;
  input \rdata_reg[3]_i_14 ;
  input \rdata_reg[7]_i_18 ;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_8_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__7 ;
  input \b_assign_reg_132_reg[1]_i_2__7 ;
  input \b_assign_reg_132_reg[2]_i_2__7 ;
  input \b_assign_reg_132_reg[3]_i_2__7 ;
  input \b_assign_reg_132_reg[4]_i_3__7 ;
  input \b_assign_reg_132_reg[5]_i_2__7 ;
  input \b_assign_reg_132_reg[6]_i_2__7 ;
  input \b_assign_reg_132_reg[7]_i_2__7 ;
  input \b_assign_reg_132_reg[8]_i_3__7 ;
  input \b_assign_reg_132_reg[9]_i_2__7 ;
  input \b_assign_reg_132_reg[10]_i_2__7 ;
  input \b_assign_reg_132_reg[11]_i_2__7 ;
  input \b_assign_reg_132_reg[12]_i_3__7 ;
  input \b_assign_reg_132_reg[13]_i_2__7 ;
  input \b_assign_reg_132_reg[14]_i_2__7 ;
  input \b_assign_reg_132_reg[15]_i_2__7 ;
  input \b_assign_reg_132_reg[16]_i_3__7 ;
  input \b_assign_reg_132_reg[17]_i_2__7 ;
  input \b_assign_reg_132_reg[18]_i_2__7 ;
  input \b_assign_reg_132_reg[19]_i_2__7 ;
  input \b_assign_reg_132_reg[20]_i_3__7 ;
  input \b_assign_reg_132_reg[21]_i_2__7 ;
  input \b_assign_reg_132_reg[22]_i_2__7 ;
  input \b_assign_reg_132_reg[23]_i_2__7 ;
  input \b_assign_reg_132_reg[24]_i_3__7 ;
  input \b_assign_reg_132_reg[25]_i_2__7 ;
  input \b_assign_reg_132_reg[26]_i_2__7 ;
  input \b_assign_reg_132_reg[27]_i_2__7 ;
  input \b_assign_reg_132_reg[28]_i_3__7 ;
  input \b_assign_reg_132_reg[29]_i_2__7 ;
  input \b_assign_reg_132_reg[30]_i_2__7 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire \b_assign_reg_132[12]_i_4__7_n_3 ;
  wire \b_assign_reg_132[12]_i_5__7_n_3 ;
  wire \b_assign_reg_132[12]_i_6__7_n_3 ;
  wire \b_assign_reg_132[12]_i_7__7_n_3 ;
  wire \b_assign_reg_132[16]_i_4__7_n_3 ;
  wire \b_assign_reg_132[16]_i_5__7_n_3 ;
  wire \b_assign_reg_132[16]_i_6__7_n_3 ;
  wire \b_assign_reg_132[16]_i_7__7_n_3 ;
  wire \b_assign_reg_132[20]_i_4__7_n_3 ;
  wire \b_assign_reg_132[20]_i_5__7_n_3 ;
  wire \b_assign_reg_132[20]_i_6__7_n_3 ;
  wire \b_assign_reg_132[20]_i_7__7_n_3 ;
  wire \b_assign_reg_132[24]_i_4__7_n_3 ;
  wire \b_assign_reg_132[24]_i_5__7_n_3 ;
  wire \b_assign_reg_132[24]_i_6__7_n_3 ;
  wire \b_assign_reg_132[24]_i_7__7_n_3 ;
  wire \b_assign_reg_132[28]_i_4__7_n_3 ;
  wire \b_assign_reg_132[28]_i_5__7_n_3 ;
  wire \b_assign_reg_132[28]_i_6__7_n_3 ;
  wire \b_assign_reg_132[28]_i_7__7_n_3 ;
  wire \b_assign_reg_132[31]_i_4__6_n_3 ;
  wire \b_assign_reg_132[31]_i_5__7_n_3 ;
  wire \b_assign_reg_132[31]_i_6__7_n_3 ;
  wire \b_assign_reg_132[4]_i_4__7_n_3 ;
  wire \b_assign_reg_132[4]_i_5__7_n_3 ;
  wire \b_assign_reg_132[4]_i_6__7_n_3 ;
  wire \b_assign_reg_132[4]_i_7__7_n_3 ;
  wire \b_assign_reg_132[4]_i_8__7_n_3 ;
  wire \b_assign_reg_132[8]_i_4__7_n_3 ;
  wire \b_assign_reg_132[8]_i_5__7_n_3 ;
  wire \b_assign_reg_132[8]_i_6__7_n_3 ;
  wire \b_assign_reg_132[8]_i_7__7_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__7 ;
  wire \b_assign_reg_132_reg[10]_i_2__7 ;
  wire \b_assign_reg_132_reg[11]_i_2__7 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__7 ;
  wire \b_assign_reg_132_reg[13]_i_2__7 ;
  wire \b_assign_reg_132_reg[14]_i_2__7 ;
  wire \b_assign_reg_132_reg[15]_i_2__7 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__7 ;
  wire \b_assign_reg_132_reg[17]_i_2__7 ;
  wire \b_assign_reg_132_reg[18]_i_2__7 ;
  wire \b_assign_reg_132_reg[19]_i_2__7 ;
  wire \b_assign_reg_132_reg[1]_i_2__7 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__7 ;
  wire \b_assign_reg_132_reg[21]_i_2__7 ;
  wire \b_assign_reg_132_reg[22]_i_2__7 ;
  wire \b_assign_reg_132_reg[23]_i_2__7 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__7 ;
  wire \b_assign_reg_132_reg[25]_i_2__7 ;
  wire \b_assign_reg_132_reg[26]_i_2__7 ;
  wire \b_assign_reg_132_reg[27]_i_2__7 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__7 ;
  wire \b_assign_reg_132_reg[29]_i_2__7 ;
  wire \b_assign_reg_132_reg[2]_i_2__7 ;
  wire \b_assign_reg_132_reg[30]_i_2__7 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__7 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__7_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__7_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__7 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__7 ;
  wire \b_assign_reg_132_reg[5]_i_2__7 ;
  wire \b_assign_reg_132_reg[6]_i_2__7 ;
  wire \b_assign_reg_132_reg[7]_i_2__7 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__7 ;
  wire \b_assign_reg_132_reg[9]_i_2__7 ;
  wire \gen_write[1].mem_reg_i_1__1_n_3 ;
  wire \gen_write[1].mem_reg_i_2__1_n_3 ;
  wire \gen_write[1].mem_reg_i_3__1_n_3 ;
  wire \gen_write[1].mem_reg_i_4__1_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 ;
  wire int_weight_8_read_reg;
  wire int_weight_8_write_reg;
  wire [2:0]int_weight_9_q1;
  wire int_weight_9_read_reg;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_18 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_15 ;
  wire \rdata_reg[10]_i_22 ;
  wire \rdata_reg[10]_i_23 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_15 ;
  wire \rdata_reg[11]_i_22 ;
  wire \rdata_reg[11]_i_23 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_15 ;
  wire \rdata_reg[12]_i_22 ;
  wire \rdata_reg[12]_i_23 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_15 ;
  wire \rdata_reg[13]_i_22 ;
  wire \rdata_reg[13]_i_23 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_15 ;
  wire \rdata_reg[14]_i_22 ;
  wire \rdata_reg[14]_i_23 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_15 ;
  wire \rdata_reg[15]_i_22 ;
  wire \rdata_reg[15]_i_23 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_15 ;
  wire \rdata_reg[16]_i_22 ;
  wire \rdata_reg[16]_i_23 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_15 ;
  wire \rdata_reg[17]_i_22 ;
  wire \rdata_reg[17]_i_23 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_15 ;
  wire \rdata_reg[18]_i_22 ;
  wire \rdata_reg[18]_i_23 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_15 ;
  wire \rdata_reg[19]_i_22 ;
  wire \rdata_reg[19]_i_23 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_17 ;
  wire \rdata_reg[1]_i_26 ;
  wire \rdata_reg[1]_i_27 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_15 ;
  wire \rdata_reg[20]_i_22 ;
  wire \rdata_reg[20]_i_23 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_15 ;
  wire \rdata_reg[21]_i_22 ;
  wire \rdata_reg[21]_i_23 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_15 ;
  wire \rdata_reg[22]_i_22 ;
  wire \rdata_reg[22]_i_23 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_15 ;
  wire \rdata_reg[23]_i_22 ;
  wire \rdata_reg[23]_i_23 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_15 ;
  wire \rdata_reg[24]_i_22 ;
  wire \rdata_reg[24]_i_23 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_15 ;
  wire \rdata_reg[25]_i_22 ;
  wire \rdata_reg[25]_i_23 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_15 ;
  wire \rdata_reg[26]_i_22 ;
  wire \rdata_reg[26]_i_23 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_15 ;
  wire \rdata_reg[27]_i_22 ;
  wire \rdata_reg[27]_i_23 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_15 ;
  wire \rdata_reg[28]_i_22 ;
  wire \rdata_reg[28]_i_23 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_15 ;
  wire \rdata_reg[29]_i_22 ;
  wire \rdata_reg[29]_i_23 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_14 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_15 ;
  wire \rdata_reg[30]_i_22 ;
  wire \rdata_reg[30]_i_23 ;
  wire \rdata_reg[31] ;
  wire [31:0]\rdata_reg[31]_i_27 ;
  wire \rdata_reg[31]_i_27_0 ;
  wire \rdata_reg[31]_i_28 ;
  wire \rdata_reg[31]_i_43 ;
  wire \rdata_reg[31]_i_44 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_14 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_15 ;
  wire \rdata_reg[4]_i_22 ;
  wire \rdata_reg[4]_i_23 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_15 ;
  wire \rdata_reg[5]_i_22 ;
  wire \rdata_reg[5]_i_23 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_15 ;
  wire \rdata_reg[6]_i_22 ;
  wire \rdata_reg[6]_i_23 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_18 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_15 ;
  wire \rdata_reg[8]_i_22 ;
  wire \rdata_reg[8]_i_23 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_15 ;
  wire \rdata_reg[9]_i_22 ;
  wire \rdata_reg[9]_i_23 ;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]weight_8_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__7_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__7 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(weight_8_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__7 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__7 
       (.I0(\b_assign_reg_132_reg[12]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__7 
       (.I0(\b_assign_reg_132_reg[11]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__7 
       (.I0(\b_assign_reg_132_reg[10]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__7 
       (.I0(\b_assign_reg_132_reg[9]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__7 
       (.I0(\b_assign_reg_132_reg[16]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__7 
       (.I0(\b_assign_reg_132_reg[15]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__7 
       (.I0(\b_assign_reg_132_reg[14]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__7 
       (.I0(\b_assign_reg_132_reg[13]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__7 
       (.I0(\b_assign_reg_132_reg[20]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__7 
       (.I0(\b_assign_reg_132_reg[19]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__7 
       (.I0(\b_assign_reg_132_reg[18]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__7 
       (.I0(\b_assign_reg_132_reg[17]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__7 
       (.I0(\b_assign_reg_132_reg[24]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__7 
       (.I0(\b_assign_reg_132_reg[23]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__7 
       (.I0(\b_assign_reg_132_reg[22]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__7 
       (.I0(\b_assign_reg_132_reg[21]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__7 
       (.I0(\b_assign_reg_132_reg[28]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__7 
       (.I0(\b_assign_reg_132_reg[27]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__7 
       (.I0(\b_assign_reg_132_reg[26]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__7 
       (.I0(\b_assign_reg_132_reg[25]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__7 
       (.I0(\b_assign_reg_132_reg[31]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__6 
       (.I0(\b_assign_reg_132_reg[31]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__7 
       (.I0(\b_assign_reg_132_reg[30]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__7 
       (.I0(\b_assign_reg_132_reg[29]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__7 
       (.I0(\b_assign_reg_132_reg[0]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__7 
       (.I0(\b_assign_reg_132_reg[4]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__7 
       (.I0(\b_assign_reg_132_reg[3]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__7 
       (.I0(\b_assign_reg_132_reg[2]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__7 
       (.I0(\b_assign_reg_132_reg[1]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__7 
       (.I0(\b_assign_reg_132_reg[8]_i_3__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__7 
       (.I0(\b_assign_reg_132_reg[7]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__7 
       (.I0(\b_assign_reg_132_reg[6]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__7 
       (.I0(\b_assign_reg_132_reg[5]_i_2__7 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__7 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__7 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__7 
       (.CI(\b_assign_reg_132_reg[8]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__7_n_3 ,\b_assign_reg_132_reg[12]_i_2__7_n_4 ,\b_assign_reg_132_reg[12]_i_2__7_n_5 ,\b_assign_reg_132_reg[12]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__7_n_3 ,\b_assign_reg_132[12]_i_5__7_n_3 ,\b_assign_reg_132[12]_i_6__7_n_3 ,\b_assign_reg_132[12]_i_7__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__7 
       (.CI(\b_assign_reg_132_reg[12]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__7_n_3 ,\b_assign_reg_132_reg[16]_i_2__7_n_4 ,\b_assign_reg_132_reg[16]_i_2__7_n_5 ,\b_assign_reg_132_reg[16]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__7_n_3 ,\b_assign_reg_132[16]_i_5__7_n_3 ,\b_assign_reg_132[16]_i_6__7_n_3 ,\b_assign_reg_132[16]_i_7__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__7 
       (.CI(\b_assign_reg_132_reg[16]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__7_n_3 ,\b_assign_reg_132_reg[20]_i_2__7_n_4 ,\b_assign_reg_132_reg[20]_i_2__7_n_5 ,\b_assign_reg_132_reg[20]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__7_n_3 ,\b_assign_reg_132[20]_i_5__7_n_3 ,\b_assign_reg_132[20]_i_6__7_n_3 ,\b_assign_reg_132[20]_i_7__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__7 
       (.CI(\b_assign_reg_132_reg[20]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__7_n_3 ,\b_assign_reg_132_reg[24]_i_2__7_n_4 ,\b_assign_reg_132_reg[24]_i_2__7_n_5 ,\b_assign_reg_132_reg[24]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__7_n_3 ,\b_assign_reg_132[24]_i_5__7_n_3 ,\b_assign_reg_132[24]_i_6__7_n_3 ,\b_assign_reg_132[24]_i_7__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__7 
       (.CI(\b_assign_reg_132_reg[24]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__7_n_3 ,\b_assign_reg_132_reg[28]_i_2__7_n_4 ,\b_assign_reg_132_reg[28]_i_2__7_n_5 ,\b_assign_reg_132_reg[28]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__7_n_3 ,\b_assign_reg_132[28]_i_5__7_n_3 ,\b_assign_reg_132[28]_i_6__7_n_3 ,\b_assign_reg_132[28]_i_7__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__7 
       (.CI(\b_assign_reg_132_reg[28]_i_2__7_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__7_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__7_n_5 ,\b_assign_reg_132_reg[31]_i_3__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__7_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__6_n_3 ,\b_assign_reg_132[31]_i_5__7_n_3 ,\b_assign_reg_132[31]_i_6__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__7_n_3 ,\b_assign_reg_132_reg[4]_i_2__7_n_4 ,\b_assign_reg_132_reg[4]_i_2__7_n_5 ,\b_assign_reg_132_reg[4]_i_2__7_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__7_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__7_n_3 ,\b_assign_reg_132[4]_i_6__7_n_3 ,\b_assign_reg_132[4]_i_7__7_n_3 ,\b_assign_reg_132[4]_i_8__7_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__7 
       (.CI(\b_assign_reg_132_reg[4]_i_2__7_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__7_n_3 ,\b_assign_reg_132_reg[8]_i_2__7_n_4 ,\b_assign_reg_132_reg[8]_i_2__7_n_5 ,\b_assign_reg_132_reg[8]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__7_n_3 ,\b_assign_reg_132[8]_i_5__7_n_3 ,\b_assign_reg_132[8]_i_6__7_n_3 ,\b_assign_reg_132[8]_i_7__7_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_27 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__1_n_3 ,\gen_write[1].mem_reg_i_2__1_n_3 ,\gen_write[1].mem_reg_i_3__1_n_3 ,\gen_write[1].mem_reg_i_4__1_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_8_write_reg),
        .O(\gen_write[1].mem_reg_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_8_write_reg),
        .O(\gen_write[1].mem_reg_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_8_write_reg),
        .O(\gen_write[1].mem_reg_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_8_write_reg),
        .O(\gen_write[1].mem_reg_i_4__1_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_5 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[0]_i_18 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [0]),
        .O(\rdata_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[10]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[10]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [10]),
        .I4(\rdata_reg[10]_i_22 ),
        .I5(\rdata_reg[10]_i_23 ),
        .O(\rdata_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[11]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[11]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [11]),
        .I4(\rdata_reg[11]_i_22 ),
        .I5(\rdata_reg[11]_i_23 ),
        .O(\rdata_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[12]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[12]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [12]),
        .I4(\rdata_reg[12]_i_22 ),
        .I5(\rdata_reg[12]_i_23 ),
        .O(\rdata_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[13]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[13]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [13]),
        .I4(\rdata_reg[13]_i_22 ),
        .I5(\rdata_reg[13]_i_23 ),
        .O(\rdata_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[14]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[14]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [14]),
        .I4(\rdata_reg[14]_i_22 ),
        .I5(\rdata_reg[14]_i_23 ),
        .O(\rdata_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[15]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[15]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [15]),
        .I4(\rdata_reg[15]_i_22 ),
        .I5(\rdata_reg[15]_i_23 ),
        .O(\rdata_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[16]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[16]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [16]),
        .I4(\rdata_reg[16]_i_22 ),
        .I5(\rdata_reg[16]_i_23 ),
        .O(\rdata_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[17]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[17]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [17]),
        .I4(\rdata_reg[17]_i_22 ),
        .I5(\rdata_reg[17]_i_23 ),
        .O(\rdata_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[18]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[18]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [18]),
        .I4(\rdata_reg[18]_i_22 ),
        .I5(\rdata_reg[18]_i_23 ),
        .O(\rdata_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[19]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[19]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [19]),
        .I4(\rdata_reg[19]_i_22 ),
        .I5(\rdata_reg[19]_i_23 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[1]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[1]_i_17 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [1]),
        .I4(\rdata_reg[1]_i_26 ),
        .I5(\rdata_reg[1]_i_27 ),
        .O(\rdata_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[20]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[20]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [20]),
        .I4(\rdata_reg[20]_i_22 ),
        .I5(\rdata_reg[20]_i_23 ),
        .O(\rdata_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[21]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[21]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [21]),
        .I4(\rdata_reg[21]_i_22 ),
        .I5(\rdata_reg[21]_i_23 ),
        .O(\rdata_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[22]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[22]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [22]),
        .I4(\rdata_reg[22]_i_22 ),
        .I5(\rdata_reg[22]_i_23 ),
        .O(\rdata_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[23]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[23]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [23]),
        .I4(\rdata_reg[23]_i_22 ),
        .I5(\rdata_reg[23]_i_23 ),
        .O(\rdata_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[24]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[24]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [24]),
        .I4(\rdata_reg[24]_i_22 ),
        .I5(\rdata_reg[24]_i_23 ),
        .O(\rdata_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[25]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[25]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [25]),
        .I4(\rdata_reg[25]_i_22 ),
        .I5(\rdata_reg[25]_i_23 ),
        .O(\rdata_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[26]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[26]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [26]),
        .I4(\rdata_reg[26]_i_22 ),
        .I5(\rdata_reg[26]_i_23 ),
        .O(\rdata_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[27]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[27]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [27]),
        .I4(\rdata_reg[27]_i_22 ),
        .I5(\rdata_reg[27]_i_23 ),
        .O(\rdata_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[28]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[28]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [28]),
        .I4(\rdata_reg[28]_i_22 ),
        .I5(\rdata_reg[28]_i_23 ),
        .O(\rdata_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[29]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[29]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [29]),
        .I4(\rdata_reg[29]_i_22 ),
        .I5(\rdata_reg[29]_i_23 ),
        .O(\rdata_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \rdata[2]_i_5 
       (.I0(\rdata_reg[31]_i_27 [2]),
        .I1(\rdata_reg[31]_i_28 ),
        .I2(\rdata_reg[2]_i_14 ),
        .I3(int_weight_8_read_reg),
        .I4(int_weight_9_q1[0]),
        .I5(int_weight_9_read_reg),
        .O(\rdata_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[30]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[30]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [30]),
        .I4(\rdata_reg[30]_i_22 ),
        .I5(\rdata_reg[30]_i_23 ),
        .O(\rdata_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[31]_i_8 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_27_0 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [31]),
        .I4(\rdata_reg[31]_i_43 ),
        .I5(\rdata_reg[31]_i_44 ),
        .O(\rdata_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \rdata[3]_i_5 
       (.I0(\rdata_reg[31]_i_27 [3]),
        .I1(\rdata_reg[31]_i_28 ),
        .I2(\rdata_reg[3]_i_14 ),
        .I3(int_weight_8_read_reg),
        .I4(int_weight_9_q1[1]),
        .I5(int_weight_9_read_reg),
        .O(\rdata_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[4]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[4]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [4]),
        .I4(\rdata_reg[4]_i_22 ),
        .I5(\rdata_reg[4]_i_23 ),
        .O(\rdata_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[5]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[5]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [5]),
        .I4(\rdata_reg[5]_i_22 ),
        .I5(\rdata_reg[5]_i_23 ),
        .O(\rdata_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[6]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[6]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [6]),
        .I4(\rdata_reg[6]_i_22 ),
        .I5(\rdata_reg[6]_i_23 ),
        .O(\rdata_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \rdata[7]_i_5 
       (.I0(\rdata_reg[31]_i_27 [7]),
        .I1(\rdata_reg[31]_i_28 ),
        .I2(\rdata_reg[7]_i_18 ),
        .I3(int_weight_8_read_reg),
        .I4(int_weight_9_q1[2]),
        .I5(int_weight_9_read_reg),
        .O(\rdata_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[8]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[8]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [8]),
        .I4(\rdata_reg[8]_i_22 ),
        .I5(\rdata_reg[8]_i_23 ),
        .O(\rdata_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \rdata[9]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[9]_i_15 ),
        .I2(\rdata_reg[31]_i_28 ),
        .I3(\rdata_reg[31]_i_27 [9]),
        .I4(\rdata_reg[9]_i_22 ),
        .I5(\rdata_reg[9]_i_23 ),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36
   (DOADO,
    \rdata_reg[31]_i_24 ,
    ADDRBWRADDR,
    weight_9_q0,
    int_weight_9_q1,
    \b_assign_reg_132_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    ADDRARDADDR,
    \waddr_reg[5] ,
    s_axi_CTRL_WDATA,
    \b_assign_reg_132_reg[31]_i_3 ,
    \b_assign_reg_132_reg[31]_i_2__8 ,
    \rdata_reg[31]_i_25 ,
    \rdata_reg[2]_i_22 ,
    \rdata_reg[3]_i_22 ,
    \rdata_reg[7]_i_33 ,
    \rdata_reg[0]_i_16 ,
    int_weight_9_read_reg,
    int_weight_8_read_reg,
    int_bias_q1,
    \rdata_reg[1]_i_16 ,
    \rdata_reg[4]_i_14 ,
    \rdata_reg[5]_i_14 ,
    \rdata_reg[6]_i_14 ,
    \rdata_reg[8]_i_14 ,
    \rdata_reg[9]_i_14 ,
    \rdata_reg[10]_i_14 ,
    \rdata_reg[11]_i_14 ,
    \rdata_reg[12]_i_14 ,
    \rdata_reg[13]_i_14 ,
    \rdata_reg[14]_i_14 ,
    \rdata_reg[15]_i_14 ,
    \rdata_reg[16]_i_14 ,
    \rdata_reg[17]_i_14 ,
    \rdata_reg[18]_i_14 ,
    \rdata_reg[19]_i_14 ,
    \rdata_reg[20]_i_14 ,
    \rdata_reg[21]_i_14 ,
    \rdata_reg[22]_i_14 ,
    \rdata_reg[23]_i_14 ,
    \rdata_reg[24]_i_14 ,
    \rdata_reg[25]_i_14 ,
    \rdata_reg[26]_i_14 ,
    \rdata_reg[27]_i_14 ,
    \rdata_reg[28]_i_14 ,
    \rdata_reg[29]_i_14 ,
    \rdata_reg[30]_i_14 ,
    \rdata_reg[31]_i_24_0 ,
    Q,
    s_axi_CTRL_ARVALID,
    rstate,
    ap_rst_n,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_weight_9_write_reg,
    \b_assign_reg_132_reg[0]_i_2__8 ,
    \b_assign_reg_132_reg[1]_i_2__8 ,
    \b_assign_reg_132_reg[2]_i_2__8 ,
    \b_assign_reg_132_reg[3]_i_2__8 ,
    \b_assign_reg_132_reg[4]_i_3__8 ,
    \b_assign_reg_132_reg[5]_i_2__8 ,
    \b_assign_reg_132_reg[6]_i_2__8 ,
    \b_assign_reg_132_reg[7]_i_2__8 ,
    \b_assign_reg_132_reg[8]_i_3__8 ,
    \b_assign_reg_132_reg[9]_i_2__8 ,
    \b_assign_reg_132_reg[10]_i_2__8 ,
    \b_assign_reg_132_reg[11]_i_2__8 ,
    \b_assign_reg_132_reg[12]_i_3__8 ,
    \b_assign_reg_132_reg[13]_i_2__8 ,
    \b_assign_reg_132_reg[14]_i_2__8 ,
    \b_assign_reg_132_reg[15]_i_2__8 ,
    \b_assign_reg_132_reg[16]_i_3__8 ,
    \b_assign_reg_132_reg[17]_i_2__8 ,
    \b_assign_reg_132_reg[18]_i_2__8 ,
    \b_assign_reg_132_reg[19]_i_2__8 ,
    \b_assign_reg_132_reg[20]_i_3__8 ,
    \b_assign_reg_132_reg[21]_i_2__8 ,
    \b_assign_reg_132_reg[22]_i_2__8 ,
    \b_assign_reg_132_reg[23]_i_2__8 ,
    \b_assign_reg_132_reg[24]_i_3__8 ,
    \b_assign_reg_132_reg[25]_i_2__8 ,
    \b_assign_reg_132_reg[26]_i_2__8 ,
    \b_assign_reg_132_reg[27]_i_2__8 ,
    \b_assign_reg_132_reg[28]_i_3__8 ,
    \b_assign_reg_132_reg[29]_i_2__8 ,
    \b_assign_reg_132_reg[30]_i_2__8 );
  output [31:0]DOADO;
  output [31:0]\rdata_reg[31]_i_24 ;
  output [1:0]ADDRBWRADDR;
  output [0:0]weight_9_q0;
  output [2:0]int_weight_9_q1;
  output [31:0]\b_assign_reg_132_reg[31] ;
  output \rdata_reg[0] ;
  output \rdata_reg[1] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [5:0]ADDRARDADDR;
  input [3:0]\waddr_reg[5] ;
  input [31:0]s_axi_CTRL_WDATA;
  input \b_assign_reg_132_reg[31]_i_3 ;
  input \b_assign_reg_132_reg[31]_i_2__8 ;
  input \rdata_reg[31]_i_25 ;
  input \rdata_reg[2]_i_22 ;
  input \rdata_reg[3]_i_22 ;
  input \rdata_reg[7]_i_33 ;
  input \rdata_reg[0]_i_16 ;
  input int_weight_9_read_reg;
  input int_weight_8_read_reg;
  input [0:0]int_bias_q1;
  input \rdata_reg[1]_i_16 ;
  input \rdata_reg[4]_i_14 ;
  input \rdata_reg[5]_i_14 ;
  input \rdata_reg[6]_i_14 ;
  input \rdata_reg[8]_i_14 ;
  input \rdata_reg[9]_i_14 ;
  input \rdata_reg[10]_i_14 ;
  input \rdata_reg[11]_i_14 ;
  input \rdata_reg[12]_i_14 ;
  input \rdata_reg[13]_i_14 ;
  input \rdata_reg[14]_i_14 ;
  input \rdata_reg[15]_i_14 ;
  input \rdata_reg[16]_i_14 ;
  input \rdata_reg[17]_i_14 ;
  input \rdata_reg[18]_i_14 ;
  input \rdata_reg[19]_i_14 ;
  input \rdata_reg[20]_i_14 ;
  input \rdata_reg[21]_i_14 ;
  input \rdata_reg[22]_i_14 ;
  input \rdata_reg[23]_i_14 ;
  input \rdata_reg[24]_i_14 ;
  input \rdata_reg[25]_i_14 ;
  input \rdata_reg[26]_i_14 ;
  input \rdata_reg[27]_i_14 ;
  input \rdata_reg[28]_i_14 ;
  input \rdata_reg[29]_i_14 ;
  input \rdata_reg[30]_i_14 ;
  input \rdata_reg[31]_i_24_0 ;
  input [1:0]Q;
  input s_axi_CTRL_ARVALID;
  input rstate;
  input ap_rst_n;
  input [1:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_weight_9_write_reg;
  input \b_assign_reg_132_reg[0]_i_2__8 ;
  input \b_assign_reg_132_reg[1]_i_2__8 ;
  input \b_assign_reg_132_reg[2]_i_2__8 ;
  input \b_assign_reg_132_reg[3]_i_2__8 ;
  input \b_assign_reg_132_reg[4]_i_3__8 ;
  input \b_assign_reg_132_reg[5]_i_2__8 ;
  input \b_assign_reg_132_reg[6]_i_2__8 ;
  input \b_assign_reg_132_reg[7]_i_2__8 ;
  input \b_assign_reg_132_reg[8]_i_3__8 ;
  input \b_assign_reg_132_reg[9]_i_2__8 ;
  input \b_assign_reg_132_reg[10]_i_2__8 ;
  input \b_assign_reg_132_reg[11]_i_2__8 ;
  input \b_assign_reg_132_reg[12]_i_3__8 ;
  input \b_assign_reg_132_reg[13]_i_2__8 ;
  input \b_assign_reg_132_reg[14]_i_2__8 ;
  input \b_assign_reg_132_reg[15]_i_2__8 ;
  input \b_assign_reg_132_reg[16]_i_3__8 ;
  input \b_assign_reg_132_reg[17]_i_2__8 ;
  input \b_assign_reg_132_reg[18]_i_2__8 ;
  input \b_assign_reg_132_reg[19]_i_2__8 ;
  input \b_assign_reg_132_reg[20]_i_3__8 ;
  input \b_assign_reg_132_reg[21]_i_2__8 ;
  input \b_assign_reg_132_reg[22]_i_2__8 ;
  input \b_assign_reg_132_reg[23]_i_2__8 ;
  input \b_assign_reg_132_reg[24]_i_3__8 ;
  input \b_assign_reg_132_reg[25]_i_2__8 ;
  input \b_assign_reg_132_reg[26]_i_2__8 ;
  input \b_assign_reg_132_reg[27]_i_2__8 ;
  input \b_assign_reg_132_reg[28]_i_3__8 ;
  input \b_assign_reg_132_reg[29]_i_2__8 ;
  input \b_assign_reg_132_reg[30]_i_2__8 ;

  wire [5:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire \b_assign_reg_132[12]_i_4__8_n_3 ;
  wire \b_assign_reg_132[12]_i_5__8_n_3 ;
  wire \b_assign_reg_132[12]_i_6__8_n_3 ;
  wire \b_assign_reg_132[12]_i_7__8_n_3 ;
  wire \b_assign_reg_132[16]_i_4__8_n_3 ;
  wire \b_assign_reg_132[16]_i_5__8_n_3 ;
  wire \b_assign_reg_132[16]_i_6__8_n_3 ;
  wire \b_assign_reg_132[16]_i_7__8_n_3 ;
  wire \b_assign_reg_132[20]_i_4__8_n_3 ;
  wire \b_assign_reg_132[20]_i_5__8_n_3 ;
  wire \b_assign_reg_132[20]_i_6__8_n_3 ;
  wire \b_assign_reg_132[20]_i_7__8_n_3 ;
  wire \b_assign_reg_132[24]_i_4__8_n_3 ;
  wire \b_assign_reg_132[24]_i_5__8_n_3 ;
  wire \b_assign_reg_132[24]_i_6__8_n_3 ;
  wire \b_assign_reg_132[24]_i_7__8_n_3 ;
  wire \b_assign_reg_132[28]_i_4__8_n_3 ;
  wire \b_assign_reg_132[28]_i_5__8_n_3 ;
  wire \b_assign_reg_132[28]_i_6__8_n_3 ;
  wire \b_assign_reg_132[28]_i_7__8_n_3 ;
  wire \b_assign_reg_132[31]_i_4__7_n_3 ;
  wire \b_assign_reg_132[31]_i_5__8_n_3 ;
  wire \b_assign_reg_132[31]_i_6__8_n_3 ;
  wire \b_assign_reg_132[4]_i_4__8_n_3 ;
  wire \b_assign_reg_132[4]_i_5__8_n_3 ;
  wire \b_assign_reg_132[4]_i_6__8_n_3 ;
  wire \b_assign_reg_132[4]_i_7__8_n_3 ;
  wire \b_assign_reg_132[4]_i_8__8_n_3 ;
  wire \b_assign_reg_132[8]_i_4__8_n_3 ;
  wire \b_assign_reg_132[8]_i_5__8_n_3 ;
  wire \b_assign_reg_132[8]_i_6__8_n_3 ;
  wire \b_assign_reg_132[8]_i_7__8_n_3 ;
  wire \b_assign_reg_132_reg[0]_i_2__8 ;
  wire \b_assign_reg_132_reg[10]_i_2__8 ;
  wire \b_assign_reg_132_reg[11]_i_2__8 ;
  wire \b_assign_reg_132_reg[12]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[12]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[12]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[12]_i_3__8 ;
  wire \b_assign_reg_132_reg[13]_i_2__8 ;
  wire \b_assign_reg_132_reg[14]_i_2__8 ;
  wire \b_assign_reg_132_reg[15]_i_2__8 ;
  wire \b_assign_reg_132_reg[16]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[16]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[16]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[16]_i_3__8 ;
  wire \b_assign_reg_132_reg[17]_i_2__8 ;
  wire \b_assign_reg_132_reg[18]_i_2__8 ;
  wire \b_assign_reg_132_reg[19]_i_2__8 ;
  wire \b_assign_reg_132_reg[1]_i_2__8 ;
  wire \b_assign_reg_132_reg[20]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[20]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[20]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[20]_i_3__8 ;
  wire \b_assign_reg_132_reg[21]_i_2__8 ;
  wire \b_assign_reg_132_reg[22]_i_2__8 ;
  wire \b_assign_reg_132_reg[23]_i_2__8 ;
  wire \b_assign_reg_132_reg[24]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[24]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[24]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[24]_i_3__8 ;
  wire \b_assign_reg_132_reg[25]_i_2__8 ;
  wire \b_assign_reg_132_reg[26]_i_2__8 ;
  wire \b_assign_reg_132_reg[27]_i_2__8 ;
  wire \b_assign_reg_132_reg[28]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[28]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[28]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[28]_i_3__8 ;
  wire \b_assign_reg_132_reg[29]_i_2__8 ;
  wire \b_assign_reg_132_reg[2]_i_2__8 ;
  wire \b_assign_reg_132_reg[30]_i_2__8 ;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire \b_assign_reg_132_reg[31]_i_2__8 ;
  wire \b_assign_reg_132_reg[31]_i_3 ;
  wire \b_assign_reg_132_reg[31]_i_3__8_n_5 ;
  wire \b_assign_reg_132_reg[31]_i_3__8_n_6 ;
  wire \b_assign_reg_132_reg[3]_i_2__8 ;
  wire \b_assign_reg_132_reg[4]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[4]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[4]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[4]_i_3__8 ;
  wire \b_assign_reg_132_reg[5]_i_2__8 ;
  wire \b_assign_reg_132_reg[6]_i_2__8 ;
  wire \b_assign_reg_132_reg[7]_i_2__8 ;
  wire \b_assign_reg_132_reg[8]_i_2__8_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__8_n_4 ;
  wire \b_assign_reg_132_reg[8]_i_2__8_n_5 ;
  wire \b_assign_reg_132_reg[8]_i_2__8_n_6 ;
  wire \b_assign_reg_132_reg[8]_i_3__8 ;
  wire \b_assign_reg_132_reg[9]_i_2__8 ;
  wire \gen_write[1].mem_reg_i_1__0_n_3 ;
  wire \gen_write[1].mem_reg_i_2__0_n_3 ;
  wire \gen_write[1].mem_reg_i_3__0_n_3 ;
  wire \gen_write[1].mem_reg_i_4__0_n_3 ;
  wire [31:1]\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 ;
  wire [0:0]int_bias_q1;
  wire int_weight_8_read_reg;
  wire [2:0]int_weight_9_q1;
  wire int_weight_9_read_reg;
  wire int_weight_9_write_reg;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_i_16 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_14 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_14 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_14 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_14 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_14 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_14 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_14 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_14 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_14 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_14 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_16 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_14 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_14 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_14 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_14 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_14 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_14 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_14 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_14 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_14 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_14 ;
  wire \rdata_reg[2]_i_22 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_14 ;
  wire \rdata_reg[31] ;
  wire [31:0]\rdata_reg[31]_i_24 ;
  wire \rdata_reg[31]_i_24_0 ;
  wire \rdata_reg[31]_i_25 ;
  wire \rdata_reg[3]_i_22 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_14 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_14 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_14 ;
  wire \rdata_reg[7]_i_33 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_14 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_14 ;
  wire rstate;
  wire [1:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [3:0]\waddr_reg[5] ;
  wire [0:0]weight_9_q0;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_3__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_3__8_O_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__8 
       (.I0(DOADO[31]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(weight_9_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \b_assign_reg_132[0]_i_1__8 
       (.I0(DOADO[0]),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(\b_assign_reg_132_reg[0]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[10]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [10]),
        .I1(DOADO[10]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[10]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[11]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [11]),
        .I1(DOADO[11]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[11]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[12]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [12]),
        .I1(DOADO[12]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[12]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_4__8 
       (.I0(\b_assign_reg_132_reg[12]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[12]),
        .O(\b_assign_reg_132[12]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_5__8 
       (.I0(\b_assign_reg_132_reg[11]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[11]),
        .O(\b_assign_reg_132[12]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_6__8 
       (.I0(\b_assign_reg_132_reg[10]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[10]),
        .O(\b_assign_reg_132[12]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[12]_i_7__8 
       (.I0(\b_assign_reg_132_reg[9]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[9]),
        .O(\b_assign_reg_132[12]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[13]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [13]),
        .I1(DOADO[13]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[13]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[14]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [14]),
        .I1(DOADO[14]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[14]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[15]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [15]),
        .I1(DOADO[15]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[15]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[16]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [16]),
        .I1(DOADO[16]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[16]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [16]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_4__8 
       (.I0(\b_assign_reg_132_reg[16]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[16]),
        .O(\b_assign_reg_132[16]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_5__8 
       (.I0(\b_assign_reg_132_reg[15]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[15]),
        .O(\b_assign_reg_132[16]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_6__8 
       (.I0(\b_assign_reg_132_reg[14]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[14]),
        .O(\b_assign_reg_132[16]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[16]_i_7__8 
       (.I0(\b_assign_reg_132_reg[13]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[13]),
        .O(\b_assign_reg_132[16]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[17]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [17]),
        .I1(DOADO[17]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[17]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[18]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [18]),
        .I1(DOADO[18]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[18]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[19]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [19]),
        .I1(DOADO[19]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[19]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[1]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [1]),
        .I1(DOADO[1]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[1]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[20]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [20]),
        .I1(DOADO[20]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[20]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [20]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_4__8 
       (.I0(\b_assign_reg_132_reg[20]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[20]),
        .O(\b_assign_reg_132[20]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_5__8 
       (.I0(\b_assign_reg_132_reg[19]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[19]),
        .O(\b_assign_reg_132[20]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_6__8 
       (.I0(\b_assign_reg_132_reg[18]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[18]),
        .O(\b_assign_reg_132[20]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[20]_i_7__8 
       (.I0(\b_assign_reg_132_reg[17]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[17]),
        .O(\b_assign_reg_132[20]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[21]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [21]),
        .I1(DOADO[21]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[21]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[22]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [22]),
        .I1(DOADO[22]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[22]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[23]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [23]),
        .I1(DOADO[23]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[23]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[24]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [24]),
        .I1(DOADO[24]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[24]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [24]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_4__8 
       (.I0(\b_assign_reg_132_reg[24]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[24]),
        .O(\b_assign_reg_132[24]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_5__8 
       (.I0(\b_assign_reg_132_reg[23]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[23]),
        .O(\b_assign_reg_132[24]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_6__8 
       (.I0(\b_assign_reg_132_reg[22]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[22]),
        .O(\b_assign_reg_132[24]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[24]_i_7__8 
       (.I0(\b_assign_reg_132_reg[21]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[21]),
        .O(\b_assign_reg_132[24]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[25]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [25]),
        .I1(DOADO[25]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[25]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[26]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [26]),
        .I1(DOADO[26]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[26]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[27]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [27]),
        .I1(DOADO[27]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[27]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[28]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [28]),
        .I1(DOADO[28]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[28]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [28]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_4__8 
       (.I0(\b_assign_reg_132_reg[28]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[28]),
        .O(\b_assign_reg_132[28]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_5__8 
       (.I0(\b_assign_reg_132_reg[27]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[27]),
        .O(\b_assign_reg_132[28]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_6__8 
       (.I0(\b_assign_reg_132_reg[26]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[26]),
        .O(\b_assign_reg_132[28]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[28]_i_7__8 
       (.I0(\b_assign_reg_132_reg[25]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[25]),
        .O(\b_assign_reg_132[28]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[29]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [29]),
        .I1(DOADO[29]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[29]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[2]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [2]),
        .I1(DOADO[2]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[2]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[30]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [30]),
        .I1(DOADO[30]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[30]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \b_assign_reg_132[31]_i_1__8 
       (.I0(\b_assign_reg_132_reg[31]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .I3(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [31]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_4__7 
       (.I0(\b_assign_reg_132_reg[31]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[31]),
        .O(\b_assign_reg_132[31]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_5__8 
       (.I0(\b_assign_reg_132_reg[30]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[30]),
        .O(\b_assign_reg_132[31]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[31]_i_6__8 
       (.I0(\b_assign_reg_132_reg[29]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[29]),
        .O(\b_assign_reg_132[31]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[3]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [3]),
        .I1(DOADO[3]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[3]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[4]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [4]),
        .I1(DOADO[4]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[4]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_4__8 
       (.I0(\b_assign_reg_132_reg[0]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[0]),
        .O(\b_assign_reg_132[4]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_5__8 
       (.I0(\b_assign_reg_132_reg[4]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[4]),
        .O(\b_assign_reg_132[4]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_6__8 
       (.I0(\b_assign_reg_132_reg[3]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[3]),
        .O(\b_assign_reg_132[4]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_7__8 
       (.I0(\b_assign_reg_132_reg[2]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[2]),
        .O(\b_assign_reg_132[4]_i_7__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[4]_i_8__8 
       (.I0(\b_assign_reg_132_reg[1]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[1]),
        .O(\b_assign_reg_132[4]_i_8__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[5]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [5]),
        .I1(DOADO[5]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[5]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[6]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [6]),
        .I1(DOADO[6]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[6]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[7]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [7]),
        .I1(DOADO[7]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[7]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[8]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [8]),
        .I1(DOADO[8]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[8]_i_3__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [8]));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_4__8 
       (.I0(\b_assign_reg_132_reg[8]_i_3__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[8]),
        .O(\b_assign_reg_132[8]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_5__8 
       (.I0(\b_assign_reg_132_reg[7]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[7]),
        .O(\b_assign_reg_132[8]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_6__8 
       (.I0(\b_assign_reg_132_reg[6]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[6]),
        .O(\b_assign_reg_132[8]_i_6__8_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \b_assign_reg_132[8]_i_7__8 
       (.I0(\b_assign_reg_132_reg[5]_i_2__8 ),
        .I1(\b_assign_reg_132_reg[31]_i_3 ),
        .I2(DOADO[5]),
        .O(\b_assign_reg_132[8]_i_7__8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \b_assign_reg_132[9]_i_1__8 
       (.I0(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [9]),
        .I1(DOADO[9]),
        .I2(\b_assign_reg_132_reg[31]_i_3 ),
        .I3(\b_assign_reg_132_reg[9]_i_2__8 ),
        .I4(DOADO[31]),
        .I5(\b_assign_reg_132_reg[31]_i_2__8 ),
        .O(\b_assign_reg_132_reg[31] [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__8 
       (.CI(\b_assign_reg_132_reg[8]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__8_n_3 ,\b_assign_reg_132_reg[12]_i_2__8_n_4 ,\b_assign_reg_132_reg[12]_i_2__8_n_5 ,\b_assign_reg_132_reg[12]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_4__8_n_3 ,\b_assign_reg_132[12]_i_5__8_n_3 ,\b_assign_reg_132[12]_i_6__8_n_3 ,\b_assign_reg_132[12]_i_7__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__8 
       (.CI(\b_assign_reg_132_reg[12]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__8_n_3 ,\b_assign_reg_132_reg[16]_i_2__8_n_4 ,\b_assign_reg_132_reg[16]_i_2__8_n_5 ,\b_assign_reg_132_reg[16]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_4__8_n_3 ,\b_assign_reg_132[16]_i_5__8_n_3 ,\b_assign_reg_132[16]_i_6__8_n_3 ,\b_assign_reg_132[16]_i_7__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__8 
       (.CI(\b_assign_reg_132_reg[16]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__8_n_3 ,\b_assign_reg_132_reg[20]_i_2__8_n_4 ,\b_assign_reg_132_reg[20]_i_2__8_n_5 ,\b_assign_reg_132_reg[20]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_4__8_n_3 ,\b_assign_reg_132[20]_i_5__8_n_3 ,\b_assign_reg_132[20]_i_6__8_n_3 ,\b_assign_reg_132[20]_i_7__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__8 
       (.CI(\b_assign_reg_132_reg[20]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__8_n_3 ,\b_assign_reg_132_reg[24]_i_2__8_n_4 ,\b_assign_reg_132_reg[24]_i_2__8_n_5 ,\b_assign_reg_132_reg[24]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_4__8_n_3 ,\b_assign_reg_132[24]_i_5__8_n_3 ,\b_assign_reg_132[24]_i_6__8_n_3 ,\b_assign_reg_132[24]_i_7__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__8 
       (.CI(\b_assign_reg_132_reg[24]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__8_n_3 ,\b_assign_reg_132_reg[28]_i_2__8_n_4 ,\b_assign_reg_132_reg[28]_i_2__8_n_5 ,\b_assign_reg_132_reg[28]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_4__8_n_3 ,\b_assign_reg_132[28]_i_5__8_n_3 ,\b_assign_reg_132[28]_i_6__8_n_3 ,\b_assign_reg_132[28]_i_7__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_3__8 
       (.CI(\b_assign_reg_132_reg[28]_i_2__8_n_3 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_3__8_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_3__8_n_5 ,\b_assign_reg_132_reg[31]_i_3__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_3__8_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_4__7_n_3 ,\b_assign_reg_132[31]_i_5__8_n_3 ,\b_assign_reg_132[31]_i_6__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__8 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__8_n_3 ,\b_assign_reg_132_reg[4]_i_2__8_n_4 ,\b_assign_reg_132_reg[4]_i_2__8_n_5 ,\b_assign_reg_132_reg[4]_i_2__8_n_6 }),
        .CYINIT(\b_assign_reg_132[4]_i_4__8_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_5__8_n_3 ,\b_assign_reg_132[4]_i_6__8_n_3 ,\b_assign_reg_132[4]_i_7__8_n_3 ,\b_assign_reg_132[4]_i_8__8_n_3 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__8 
       (.CI(\b_assign_reg_132_reg[4]_i_2__8_n_3 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__8_n_3 ,\b_assign_reg_132_reg[8]_i_2__8_n_4 ,\b_assign_reg_132_reg[8]_i_2__8_n_5 ,\b_assign_reg_132_reg[8]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_4__8_n_3 ,\b_assign_reg_132[8]_i_5__8_n_3 ,\b_assign_reg_132[8]_i_6__8_n_3 ,\b_assign_reg_132[8]_i_7__8_n_3 }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1600" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "63" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,\waddr_reg[5] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\rdata_reg[31]_i_24 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_1__0_n_3 ,\gen_write[1].mem_reg_i_2__0_n_3 ,\gen_write[1].mem_reg_i_3__0_n_3 ,\gen_write[1].mem_reg_i_4__0_n_3 }));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_1__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_weight_9_write_reg),
        .O(\gen_write[1].mem_reg_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(Q[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_weight_9_write_reg),
        .O(\gen_write[1].mem_reg_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_weight_9_write_reg),
        .O(\gen_write[1].mem_reg_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_weight_9_write_reg),
        .O(\gen_write[1].mem_reg_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \rdata[0]_i_4 
       (.I0(\rdata_reg[31]_i_24 [0]),
        .I1(\rdata_reg[31]_i_25 ),
        .I2(\rdata_reg[0]_i_16 ),
        .I3(int_weight_9_read_reg),
        .I4(int_weight_8_read_reg),
        .I5(int_bias_q1),
        .O(\rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[10]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [10]),
        .O(\rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[11]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [11]),
        .O(\rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[12]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [12]),
        .O(\rdata_reg[12] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[13]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [13]),
        .O(\rdata_reg[13] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[14]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [14]),
        .O(\rdata_reg[14] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[15]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [15]),
        .O(\rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[16]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [16]),
        .O(\rdata_reg[16] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[17]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [17]),
        .O(\rdata_reg[17] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[18]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [18]),
        .O(\rdata_reg[18] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[19]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [19]),
        .O(\rdata_reg[19] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[1]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[1]_i_16 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [1]),
        .O(\rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[20]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [20]),
        .O(\rdata_reg[20] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[21]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [21]),
        .O(\rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[22]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [22]),
        .O(\rdata_reg[22] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[23]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [23]),
        .O(\rdata_reg[23] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[24]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [24]),
        .O(\rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[25]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [25]),
        .O(\rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[26]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [26]),
        .O(\rdata_reg[26] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[27]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [27]),
        .O(\rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[28]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [28]),
        .O(\rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[29]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [29]),
        .O(\rdata_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_15 
       (.I0(\rdata_reg[31]_i_24 [2]),
        .I1(\rdata_reg[31]_i_25 ),
        .I2(\rdata_reg[2]_i_22 ),
        .O(int_weight_9_q1[0]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[30]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [30]),
        .O(\rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_7 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[31]_i_24_0 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [31]),
        .O(\rdata_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_15 
       (.I0(\rdata_reg[31]_i_24 [3]),
        .I1(\rdata_reg[31]_i_25 ),
        .I2(\rdata_reg[3]_i_22 ),
        .O(int_weight_9_q1[1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[4]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [4]),
        .O(\rdata_reg[4] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[5]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [5]),
        .O(\rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[6]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [6]),
        .O(\rdata_reg[6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_19 
       (.I0(\rdata_reg[31]_i_24 [7]),
        .I1(\rdata_reg[31]_i_25 ),
        .I2(\rdata_reg[7]_i_33 ),
        .O(int_weight_9_q1[2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[8]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [8]),
        .O(\rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_5 
       (.I0(int_weight_9_read_reg),
        .I1(\rdata_reg[9]_i_14 ),
        .I2(\rdata_reg[31]_i_25 ),
        .I3(\rdata_reg[31]_i_24 [9]),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_CTRL_s_axi_ram" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0
   (\result_9_17_reg_590_reg[31]_i_16 ,
    \rdata_reg[31]_i_21 ,
    D,
    ADDRBWRADDR,
    int_bias_q1,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    ap_clk,
    s_axi_CTRL_WDATA,
    \rdata_reg[31]_i_20 ,
    \rdata_reg[0]_i_29 ,
    Q,
    \exitcond2_reg_1736_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp1_iter1,
    \i1_reg_601_reg[3] ,
    int_weight_8_read_reg,
    \rdata_reg[1]_i_15 ,
    \int_ctrl_reg[31] ,
    \rstate_reg[0] ,
    \int_ctrl_reg[2] ,
    \rdata_reg[2]_i_13 ,
    \int_ctrl_reg[3] ,
    \rdata_reg[3]_i_13 ,
    \rdata_reg[4]_i_13 ,
    \rdata_reg[5]_i_13 ,
    \rdata_reg[6]_i_13 ,
    \int_ctrl_reg[7] ,
    \rdata_reg[7]_i_17 ,
    \rdata_reg[8]_i_13 ,
    \rdata_reg[9]_i_13 ,
    \rdata_reg[10]_i_13 ,
    \rdata_reg[11]_i_13 ,
    \rdata_reg[12]_i_13 ,
    \rdata_reg[13]_i_13 ,
    \rdata_reg[14]_i_13 ,
    \rdata_reg[15]_i_13 ,
    \rdata_reg[16]_i_13 ,
    \rdata_reg[17]_i_13 ,
    \rdata_reg[18]_i_13 ,
    \rdata_reg[19]_i_13 ,
    \rdata_reg[20]_i_13 ,
    \rdata_reg[21]_i_13 ,
    \rdata_reg[22]_i_13 ,
    \rdata_reg[23]_i_13 ,
    \rdata_reg[24]_i_13 ,
    \rdata_reg[25]_i_13 ,
    \rdata_reg[26]_i_13 ,
    \rdata_reg[27]_i_13 ,
    \rdata_reg[28]_i_13 ,
    \rdata_reg[29]_i_13 ,
    \rdata_reg[30]_i_13 ,
    \rdata_reg[31]_i_21_0 ,
    \waddr_reg[5] ,
    s_axi_CTRL_ARVALID,
    rstate,
    ap_rst_n,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    int_bias_write_reg);
  output [31:0]\result_9_17_reg_590_reg[31]_i_16 ;
  output [31:0]\rdata_reg[31]_i_21 ;
  output [3:0]D;
  output [3:0]ADDRBWRADDR;
  output [0:0]int_bias_q1;
  output \rdata_reg[1] ;
  output \rdata_reg[2] ;
  output \rdata_reg[3] ;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[7] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  input ap_clk;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata_reg[31]_i_20 ;
  input \rdata_reg[0]_i_29 ;
  input [3:0]Q;
  input \exitcond2_reg_1736_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]\i1_reg_601_reg[3] ;
  input int_weight_8_read_reg;
  input \rdata_reg[1]_i_15 ;
  input [27:0]\int_ctrl_reg[31] ;
  input \rstate_reg[0] ;
  input \int_ctrl_reg[2] ;
  input \rdata_reg[2]_i_13 ;
  input \int_ctrl_reg[3] ;
  input \rdata_reg[3]_i_13 ;
  input \rdata_reg[4]_i_13 ;
  input \rdata_reg[5]_i_13 ;
  input \rdata_reg[6]_i_13 ;
  input \int_ctrl_reg[7] ;
  input \rdata_reg[7]_i_17 ;
  input \rdata_reg[8]_i_13 ;
  input \rdata_reg[9]_i_13 ;
  input \rdata_reg[10]_i_13 ;
  input \rdata_reg[11]_i_13 ;
  input \rdata_reg[12]_i_13 ;
  input \rdata_reg[13]_i_13 ;
  input \rdata_reg[14]_i_13 ;
  input \rdata_reg[15]_i_13 ;
  input \rdata_reg[16]_i_13 ;
  input \rdata_reg[17]_i_13 ;
  input \rdata_reg[18]_i_13 ;
  input \rdata_reg[19]_i_13 ;
  input \rdata_reg[20]_i_13 ;
  input \rdata_reg[21]_i_13 ;
  input \rdata_reg[22]_i_13 ;
  input \rdata_reg[23]_i_13 ;
  input \rdata_reg[24]_i_13 ;
  input \rdata_reg[25]_i_13 ;
  input \rdata_reg[26]_i_13 ;
  input \rdata_reg[27]_i_13 ;
  input \rdata_reg[28]_i_13 ;
  input \rdata_reg[29]_i_13 ;
  input \rdata_reg[30]_i_13 ;
  input \rdata_reg[31]_i_21_0 ;
  input [3:0]\waddr_reg[5] ;
  input s_axi_CTRL_ARVALID;
  input rstate;
  input ap_rst_n;
  input [3:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input int_bias_write_reg;

  wire [3:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_rst_n;
  wire \exitcond2_reg_1736_reg[0] ;
  wire \gen_write[1].mem_reg_i_5__0_n_3 ;
  wire \gen_write[1].mem_reg_i_6__0_n_3 ;
  wire \gen_write[1].mem_reg_i_7__0_n_3 ;
  wire \gen_write[1].mem_reg_i_8_n_3 ;
  wire [3:0]\i1_reg_601_reg[3] ;
  wire [0:0]int_bias_q1;
  wire int_bias_write_reg;
  wire \int_ctrl_reg[2] ;
  wire [27:0]\int_ctrl_reg[31] ;
  wire \int_ctrl_reg[3] ;
  wire \int_ctrl_reg[7] ;
  wire int_weight_8_read_reg;
  wire \rdata_reg[0]_i_29 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_13 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_13 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_13 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_13 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_13 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_13 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_13 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_13 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_13 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_13 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_i_15 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_13 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_13 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_13 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_13 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_13 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_13 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_13 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_13 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_13 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_13 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_i_13 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_13 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_20 ;
  wire [31:0]\rdata_reg[31]_i_21 ;
  wire \rdata_reg[31]_i_21_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_i_13 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_13 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_13 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_13 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_i_17 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_13 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_13 ;
  wire [31:0]\result_9_17_reg_590_reg[31]_i_16 ;
  wire rstate;
  wire \rstate_reg[0] ;
  wire [3:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [3:0]\waddr_reg[5] ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "15" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\result_9_17_reg_590_reg[31]_i_16 ),
        .DOBDO(\rdata_reg[31]_i_21 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_5__0_n_3 ,\gen_write[1].mem_reg_i_6__0_n_3 ,\gen_write[1].mem_reg_i_7__0_n_3 ,\gen_write[1].mem_reg_i_8_n_3 }));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_1__9 
       (.I0(Q[3]),
        .I1(\exitcond2_reg_1736_reg[0] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\i1_reg_601_reg[3] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_2__9 
       (.I0(Q[2]),
        .I1(\exitcond2_reg_1736_reg[0] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\i1_reg_601_reg[3] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(\waddr_reg[5] [3]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_3__9 
       (.I0(Q[1]),
        .I1(\exitcond2_reg_1736_reg[0] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\i1_reg_601_reg[3] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(\waddr_reg[5] [2]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_4__9 
       (.I0(Q[0]),
        .I1(\exitcond2_reg_1736_reg[0] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\i1_reg_601_reg[3] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(\waddr_reg[5] [1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(int_bias_write_reg),
        .O(\gen_write[1].mem_reg_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(\waddr_reg[5] [0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(int_bias_write_reg),
        .O(\gen_write[1].mem_reg_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7__0 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(int_bias_write_reg),
        .O(\gen_write[1].mem_reg_i_7__0_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_bias_write_reg),
        .O(\gen_write[1].mem_reg_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_17 
       (.I0(\rdata_reg[31]_i_21 [0]),
        .I1(\rdata_reg[31]_i_20 ),
        .I2(\rdata_reg[0]_i_29 ),
        .O(int_bias_q1));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[10]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [10]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[10]_i_13 ),
        .I4(\int_ctrl_reg[31] [6]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[11]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [11]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[11]_i_13 ),
        .I4(\int_ctrl_reg[31] [7]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[12]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [12]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[12]_i_13 ),
        .I4(\int_ctrl_reg[31] [8]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[13]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [13]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[13]_i_13 ),
        .I4(\int_ctrl_reg[31] [9]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[14]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [14]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[14]_i_13 ),
        .I4(\int_ctrl_reg[31] [10]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[15]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [15]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[15]_i_13 ),
        .I4(\int_ctrl_reg[31] [11]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[16]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [16]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[16]_i_13 ),
        .I4(\int_ctrl_reg[31] [12]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[17]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [17]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[17]_i_13 ),
        .I4(\int_ctrl_reg[31] [13]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[18]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [18]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[18]_i_13 ),
        .I4(\int_ctrl_reg[31] [14]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[19]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [19]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[19]_i_13 ),
        .I4(\int_ctrl_reg[31] [15]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[1]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [1]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[1]_i_15 ),
        .I4(\int_ctrl_reg[31] [0]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[20]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [20]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[20]_i_13 ),
        .I4(\int_ctrl_reg[31] [16]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[21]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [21]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[21]_i_13 ),
        .I4(\int_ctrl_reg[31] [17]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[22]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [22]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[22]_i_13 ),
        .I4(\int_ctrl_reg[31] [18]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[23]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [23]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[23]_i_13 ),
        .I4(\int_ctrl_reg[31] [19]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[24]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [24]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[24]_i_13 ),
        .I4(\int_ctrl_reg[31] [20]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[25]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [25]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[25]_i_13 ),
        .I4(\int_ctrl_reg[31] [21]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[26]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [26]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[26]_i_13 ),
        .I4(\int_ctrl_reg[31] [22]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[27]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [27]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[27]_i_13 ),
        .I4(\int_ctrl_reg[31] [23]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[28]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [28]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[28]_i_13 ),
        .I4(\int_ctrl_reg[31] [24]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[29]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [29]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[29]_i_13 ),
        .I4(\int_ctrl_reg[31] [25]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[29] ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[2]_i_4 
       (.I0(\int_ctrl_reg[2] ),
        .I1(int_weight_8_read_reg),
        .I2(\rdata_reg[31]_i_21 [2]),
        .I3(\rdata_reg[31]_i_20 ),
        .I4(\rdata_reg[2]_i_13 ),
        .O(\rdata_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[30]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [30]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[30]_i_13 ),
        .I4(\int_ctrl_reg[31] [26]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[31]_i_6 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [31]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[31]_i_21_0 ),
        .I4(\int_ctrl_reg[31] [27]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[3]_i_4 
       (.I0(\int_ctrl_reg[3] ),
        .I1(int_weight_8_read_reg),
        .I2(\rdata_reg[31]_i_21 [3]),
        .I3(\rdata_reg[31]_i_20 ),
        .I4(\rdata_reg[3]_i_13 ),
        .O(\rdata_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[4]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [4]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[4]_i_13 ),
        .I4(\int_ctrl_reg[31] [1]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[5]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [5]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[5]_i_13 ),
        .I4(\int_ctrl_reg[31] [2]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[6]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [6]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[6]_i_13 ),
        .I4(\int_ctrl_reg[31] [3]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[6] ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[7]_i_4 
       (.I0(\int_ctrl_reg[7] ),
        .I1(int_weight_8_read_reg),
        .I2(\rdata_reg[31]_i_21 [7]),
        .I3(\rdata_reg[31]_i_20 ),
        .I4(\rdata_reg[7]_i_17 ),
        .O(\rdata_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[8]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [8]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[8]_i_13 ),
        .I4(\int_ctrl_reg[31] [4]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[9]_i_4 
       (.I0(int_weight_8_read_reg),
        .I1(\rdata_reg[31]_i_21 [9]),
        .I2(\rdata_reg[31]_i_20 ),
        .I3(\rdata_reg[9]_i_13 ),
        .I4(\int_ctrl_reg[31] [5]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .in0(in0),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26
   (buff1_reg__0,
    \tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    ap_clk,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp2_iter1,
    \exitcond3_reg_1800_reg[0] ,
    \inStream_V_data_V_0_state_reg[0] );
  output buff1_reg__0;
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input ap_enable_reg_pp2_iter1;
  input \exitcond3_reg_1800_reg[0] ;
  input \inStream_V_data_V_0_state_reg[0] ;

  wire [31:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire buff1_reg__0;
  wire \exitcond3_reg_1800_reg[0] ;
  wire [31:0]in0;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;

  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27 cnn_fc_i50_o10_mubkb_MulnS_0_U
       (.Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .buff1_reg__0_0(buff1_reg__0),
        .\exitcond3_reg_1800_reg[0] (\exitcond3_reg_1800_reg[0] ),
        .in0(in0),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg[0] ),
        .\tmp_3_reg_137_reg[0]__0 (\tmp_3_reg_137_reg[0]__0 ),
        .\tmp_3_reg_137_reg[1]__0 (\tmp_3_reg_137_reg[1]__0 ),
        .\tmp_3_reg_137_reg[21] (\tmp_3_reg_137_reg[21] ),
        .\tmp_3_reg_137_reg[2]__0 (\tmp_3_reg_137_reg[2]__0 ),
        .\tmp_3_reg_137_reg[3]__0 (\tmp_3_reg_137_reg[3]__0 ),
        .\tmp_3_reg_137_reg[4]__0 (\tmp_3_reg_137_reg[4]__0 ),
        .\tmp_3_reg_137_reg[5]__0 (\tmp_3_reg_137_reg[5]__0 ),
        .\tmp_3_reg_137_reg[6]__0 (\tmp_3_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25
   (\tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    p_66_in,
    ap_clk);
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input p_66_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire p_66_in;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_66_in),
        .CEA2(p_66_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_66_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_66_in),
        .CEP(p_66_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mubkb_MulnS_0" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27
   (buff1_reg__0_0,
    \tmp_3_reg_137_reg[6]__0 ,
    \tmp_3_reg_137_reg[5]__0 ,
    \tmp_3_reg_137_reg[4]__0 ,
    \tmp_3_reg_137_reg[3]__0 ,
    \tmp_3_reg_137_reg[2]__0 ,
    \tmp_3_reg_137_reg[1]__0 ,
    \tmp_3_reg_137_reg[0]__0 ,
    \tmp_3_reg_137_reg[21] ,
    in0,
    Q,
    ap_clk,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp2_iter1,
    \exitcond3_reg_1800_reg[0] ,
    \inStream_V_data_V_0_state_reg[0] );
  output buff1_reg__0_0;
  output \tmp_3_reg_137_reg[6]__0 ;
  output \tmp_3_reg_137_reg[5]__0 ;
  output \tmp_3_reg_137_reg[4]__0 ;
  output \tmp_3_reg_137_reg[3]__0 ;
  output \tmp_3_reg_137_reg[2]__0 ;
  output \tmp_3_reg_137_reg[1]__0 ;
  output \tmp_3_reg_137_reg[0]__0 ;
  output [14:0]\tmp_3_reg_137_reg[21] ;
  input [31:0]in0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input ap_enable_reg_pp2_iter1;
  input \exitcond3_reg_1800_reg[0] ;
  input \inStream_V_data_V_0_state_reg[0] ;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_54;
  wire buff0_reg_n_55;
  wire buff0_reg_n_56;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_0;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__0_n_154;
  wire buff1_reg__0_n_155;
  wire buff1_reg__0_n_156;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire \exitcond3_reg_1800_reg[0] ;
  (* RTL_KEEP = "true" *) wire [31:0]in0;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire \tmp_3_reg_137_reg[0]__0 ;
  wire \tmp_3_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_3_reg_137_reg[21] ;
  wire \tmp_3_reg_137_reg[2]__0 ;
  wire \tmp_3_reg_137_reg[3]__0 ;
  wire \tmp_3_reg_137_reg[4]__0 ;
  wire \tmp_3_reg_137_reg[5]__0 ;
  wire \tmp_3_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(Q[31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff1_reg__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAAA2)) 
    buff0_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\exitcond3_reg_1800_reg[0] ),
        .I3(\inStream_V_data_V_0_state_reg[0] ),
        .O(buff1_reg__0_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53,buff0_reg_n_54,buff0_reg_n_55,buff0_reg_n_56}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[31],in0[31],in0[31],in0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(buff1_reg__0_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff1_reg__0_0),
        .CEA2(buff1_reg__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(buff1_reg__0_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105,buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153,buff1_reg__0_n_154,buff1_reg__0_n_155,buff1_reg__0_n_156}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_108),
        .Q(\tmp_3_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_3_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_98),
        .Q(\tmp_3_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_3_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_97),
        .Q(\tmp_3_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_3_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_96),
        .Q(\tmp_3_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_3_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_3_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_3_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_3_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_3_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_3_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_107),
        .Q(\tmp_3_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_106),
        .Q(\tmp_3_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_3_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_3_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_3_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_3_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_3_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_3_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_3_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mucud" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud
   (out,
    \result_9_15_reg_579_reg[31] ,
    \result_9_13_reg_568_reg[31] ,
    \result_9_11_reg_557_reg[31] ,
    \result_9_3_reg_546_reg[31] ,
    \result_9_20_reg_535_reg[31] ,
    \result_9_9_reg_524_reg[31] ,
    \result_9_7_reg_513_reg[31] ,
    \result_8_2_reg_502_reg[31] ,
    \result_9_2_reg_491_reg[31] ,
    Q,
    \gen_write[1].mem_reg ,
    \result_9_17_reg_590_reg[31]_i_15 ,
    \result_9_17_reg_590_reg[3]_i_17 ,
    \result_9_17_reg_590_reg[3]_i_16 ,
    \result_9_17_reg_590_reg[3]_i_15 ,
    \result_9_17_reg_590_reg[3]_i_14 ,
    \result_9_17_reg_590_reg[7]_i_17 ,
    \result_9_17_reg_590_reg[7]_i_16 ,
    \result_9_17_reg_590_reg[7]_i_15 ,
    \result_9_17_reg_590_reg[7]_i_14 ,
    \result_9_17_reg_590_reg[11]_i_17 ,
    \result_9_17_reg_590_reg[11]_i_16 ,
    \result_9_17_reg_590_reg[11]_i_15 ,
    \result_9_17_reg_590_reg[11]_i_14 ,
    \result_9_17_reg_590_reg[15]_i_17 ,
    \result_9_17_reg_590_reg[15]_i_16 ,
    \result_9_17_reg_590_reg[15]_i_15 ,
    \result_9_17_reg_590_reg[15]_i_14 ,
    \result_9_17_reg_590_reg[19]_i_17 ,
    \result_9_17_reg_590_reg[19]_i_16 ,
    \result_9_17_reg_590_reg[19]_i_15 ,
    \result_9_17_reg_590_reg[19]_i_14 ,
    \result_9_17_reg_590_reg[23]_i_17 ,
    \result_9_17_reg_590_reg[23]_i_16 ,
    \result_9_17_reg_590_reg[23]_i_15 ,
    \result_9_17_reg_590_reg[23]_i_14 ,
    \result_9_17_reg_590_reg[27]_i_17 ,
    \result_9_17_reg_590_reg[27]_i_16 ,
    \result_9_17_reg_590_reg[27]_i_15 ,
    \result_9_17_reg_590_reg[27]_i_14 ,
    \result_9_17_reg_590_reg[31]_i_19 ,
    \result_9_17_reg_590_reg[31]_i_18 ,
    \result_9_17_reg_590_reg[31]_i_17 ,
    \result_9_17_reg_590_reg[31]_i_16 ,
    \i1_reg_601_reg[3] ,
    \result_8_2_reg_502_reg[31]_0 ,
    \result_9_2_reg_491_reg[31]_0 ,
    \result_9_11_reg_557_reg[31]_0 ,
    \result_9_13_reg_568_reg[31]_0 ,
    \result_9_15_reg_579_reg[31]_0 ,
    \result_9_17_reg_590_reg[31] ,
    \result_9_7_reg_513_reg[31]_0 ,
    \result_9_9_reg_524_reg[31]_0 ,
    \result_9_20_reg_535_reg[31]_0 ,
    \result_9_3_reg_546_reg[31]_0 );
  output [31:0]out;
  output [31:0]\result_9_15_reg_579_reg[31] ;
  output [31:0]\result_9_13_reg_568_reg[31] ;
  output [31:0]\result_9_11_reg_557_reg[31] ;
  output [31:0]\result_9_3_reg_546_reg[31] ;
  output [31:0]\result_9_20_reg_535_reg[31] ;
  output [31:0]\result_9_9_reg_524_reg[31] ;
  output [31:0]\result_9_7_reg_513_reg[31] ;
  output [31:0]\result_8_2_reg_502_reg[31] ;
  output [31:0]\result_9_2_reg_491_reg[31] ;
  input [0:0]Q;
  input [31:0]\gen_write[1].mem_reg ;
  input \result_9_17_reg_590_reg[31]_i_15 ;
  input \result_9_17_reg_590_reg[3]_i_17 ;
  input \result_9_17_reg_590_reg[3]_i_16 ;
  input \result_9_17_reg_590_reg[3]_i_15 ;
  input \result_9_17_reg_590_reg[3]_i_14 ;
  input \result_9_17_reg_590_reg[7]_i_17 ;
  input \result_9_17_reg_590_reg[7]_i_16 ;
  input \result_9_17_reg_590_reg[7]_i_15 ;
  input \result_9_17_reg_590_reg[7]_i_14 ;
  input \result_9_17_reg_590_reg[11]_i_17 ;
  input \result_9_17_reg_590_reg[11]_i_16 ;
  input \result_9_17_reg_590_reg[11]_i_15 ;
  input \result_9_17_reg_590_reg[11]_i_14 ;
  input \result_9_17_reg_590_reg[15]_i_17 ;
  input \result_9_17_reg_590_reg[15]_i_16 ;
  input \result_9_17_reg_590_reg[15]_i_15 ;
  input \result_9_17_reg_590_reg[15]_i_14 ;
  input \result_9_17_reg_590_reg[19]_i_17 ;
  input \result_9_17_reg_590_reg[19]_i_16 ;
  input \result_9_17_reg_590_reg[19]_i_15 ;
  input \result_9_17_reg_590_reg[19]_i_14 ;
  input \result_9_17_reg_590_reg[23]_i_17 ;
  input \result_9_17_reg_590_reg[23]_i_16 ;
  input \result_9_17_reg_590_reg[23]_i_15 ;
  input \result_9_17_reg_590_reg[23]_i_14 ;
  input \result_9_17_reg_590_reg[27]_i_17 ;
  input \result_9_17_reg_590_reg[27]_i_16 ;
  input \result_9_17_reg_590_reg[27]_i_15 ;
  input \result_9_17_reg_590_reg[27]_i_14 ;
  input \result_9_17_reg_590_reg[31]_i_19 ;
  input \result_9_17_reg_590_reg[31]_i_18 ;
  input \result_9_17_reg_590_reg[31]_i_17 ;
  input \result_9_17_reg_590_reg[31]_i_16 ;
  input [3:0]\i1_reg_601_reg[3] ;
  input [31:0]\result_8_2_reg_502_reg[31]_0 ;
  input [31:0]\result_9_2_reg_491_reg[31]_0 ;
  input [31:0]\result_9_11_reg_557_reg[31]_0 ;
  input [31:0]\result_9_13_reg_568_reg[31]_0 ;
  input [31:0]\result_9_15_reg_579_reg[31]_0 ;
  input [31:0]\result_9_17_reg_590_reg[31] ;
  input [31:0]\result_9_7_reg_513_reg[31]_0 ;
  input [31:0]\result_9_9_reg_524_reg[31]_0 ;
  input [31:0]\result_9_20_reg_535_reg[31]_0 ;
  input [31:0]\result_9_3_reg_546_reg[31]_0 ;

  wire [0:0]Q;
  wire [31:0]\gen_write[1].mem_reg ;
  wire [3:0]\i1_reg_601_reg[3] ;
  wire [31:0]out;
  wire \result_8_2_reg_502[11]_i_2_n_3 ;
  wire \result_8_2_reg_502[11]_i_3_n_3 ;
  wire \result_8_2_reg_502[11]_i_4_n_3 ;
  wire \result_8_2_reg_502[11]_i_5_n_3 ;
  wire \result_8_2_reg_502[15]_i_2_n_3 ;
  wire \result_8_2_reg_502[15]_i_3_n_3 ;
  wire \result_8_2_reg_502[15]_i_4_n_3 ;
  wire \result_8_2_reg_502[15]_i_5_n_3 ;
  wire \result_8_2_reg_502[19]_i_2_n_3 ;
  wire \result_8_2_reg_502[19]_i_3_n_3 ;
  wire \result_8_2_reg_502[19]_i_4_n_3 ;
  wire \result_8_2_reg_502[19]_i_5_n_3 ;
  wire \result_8_2_reg_502[23]_i_2_n_3 ;
  wire \result_8_2_reg_502[23]_i_3_n_3 ;
  wire \result_8_2_reg_502[23]_i_4_n_3 ;
  wire \result_8_2_reg_502[23]_i_5_n_3 ;
  wire \result_8_2_reg_502[27]_i_2_n_3 ;
  wire \result_8_2_reg_502[27]_i_3_n_3 ;
  wire \result_8_2_reg_502[27]_i_4_n_3 ;
  wire \result_8_2_reg_502[27]_i_5_n_3 ;
  wire \result_8_2_reg_502[31]_i_3_n_3 ;
  wire \result_8_2_reg_502[31]_i_4_n_3 ;
  wire \result_8_2_reg_502[31]_i_5_n_3 ;
  wire \result_8_2_reg_502[31]_i_6_n_3 ;
  wire \result_8_2_reg_502[3]_i_2_n_3 ;
  wire \result_8_2_reg_502[3]_i_3_n_3 ;
  wire \result_8_2_reg_502[3]_i_4_n_3 ;
  wire \result_8_2_reg_502[3]_i_5_n_3 ;
  wire \result_8_2_reg_502[7]_i_2_n_3 ;
  wire \result_8_2_reg_502[7]_i_3_n_3 ;
  wire \result_8_2_reg_502[7]_i_4_n_3 ;
  wire \result_8_2_reg_502[7]_i_5_n_3 ;
  wire \result_8_2_reg_502_reg[11]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[11]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[11]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[11]_i_1_n_6 ;
  wire \result_8_2_reg_502_reg[15]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[15]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[15]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[15]_i_1_n_6 ;
  wire \result_8_2_reg_502_reg[19]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[19]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[19]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[19]_i_1_n_6 ;
  wire \result_8_2_reg_502_reg[23]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[23]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[23]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[23]_i_1_n_6 ;
  wire \result_8_2_reg_502_reg[27]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[27]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[27]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[27]_i_1_n_6 ;
  wire [31:0]\result_8_2_reg_502_reg[31] ;
  wire [31:0]\result_8_2_reg_502_reg[31]_0 ;
  wire \result_8_2_reg_502_reg[31]_i_2_n_4 ;
  wire \result_8_2_reg_502_reg[31]_i_2_n_5 ;
  wire \result_8_2_reg_502_reg[31]_i_2_n_6 ;
  wire \result_8_2_reg_502_reg[3]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[3]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[3]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[3]_i_1_n_6 ;
  wire \result_8_2_reg_502_reg[7]_i_1_n_3 ;
  wire \result_8_2_reg_502_reg[7]_i_1_n_4 ;
  wire \result_8_2_reg_502_reg[7]_i_1_n_5 ;
  wire \result_8_2_reg_502_reg[7]_i_1_n_6 ;
  wire \result_9_11_reg_557[11]_i_2_n_3 ;
  wire \result_9_11_reg_557[11]_i_3_n_3 ;
  wire \result_9_11_reg_557[11]_i_4_n_3 ;
  wire \result_9_11_reg_557[11]_i_5_n_3 ;
  wire \result_9_11_reg_557[15]_i_2_n_3 ;
  wire \result_9_11_reg_557[15]_i_3_n_3 ;
  wire \result_9_11_reg_557[15]_i_4_n_3 ;
  wire \result_9_11_reg_557[15]_i_5_n_3 ;
  wire \result_9_11_reg_557[19]_i_2_n_3 ;
  wire \result_9_11_reg_557[19]_i_3_n_3 ;
  wire \result_9_11_reg_557[19]_i_4_n_3 ;
  wire \result_9_11_reg_557[19]_i_5_n_3 ;
  wire \result_9_11_reg_557[23]_i_2_n_3 ;
  wire \result_9_11_reg_557[23]_i_3_n_3 ;
  wire \result_9_11_reg_557[23]_i_4_n_3 ;
  wire \result_9_11_reg_557[23]_i_5_n_3 ;
  wire \result_9_11_reg_557[27]_i_2_n_3 ;
  wire \result_9_11_reg_557[27]_i_3_n_3 ;
  wire \result_9_11_reg_557[27]_i_4_n_3 ;
  wire \result_9_11_reg_557[27]_i_5_n_3 ;
  wire \result_9_11_reg_557[31]_i_3_n_3 ;
  wire \result_9_11_reg_557[31]_i_4_n_3 ;
  wire \result_9_11_reg_557[31]_i_5_n_3 ;
  wire \result_9_11_reg_557[31]_i_6_n_3 ;
  wire \result_9_11_reg_557[3]_i_2_n_3 ;
  wire \result_9_11_reg_557[3]_i_3_n_3 ;
  wire \result_9_11_reg_557[3]_i_4_n_3 ;
  wire \result_9_11_reg_557[3]_i_5_n_3 ;
  wire \result_9_11_reg_557[7]_i_2_n_3 ;
  wire \result_9_11_reg_557[7]_i_3_n_3 ;
  wire \result_9_11_reg_557[7]_i_4_n_3 ;
  wire \result_9_11_reg_557[7]_i_5_n_3 ;
  wire \result_9_11_reg_557_reg[11]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[11]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[11]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[11]_i_1_n_6 ;
  wire \result_9_11_reg_557_reg[15]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[15]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[15]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[15]_i_1_n_6 ;
  wire \result_9_11_reg_557_reg[19]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[19]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[19]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[19]_i_1_n_6 ;
  wire \result_9_11_reg_557_reg[23]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[23]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[23]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[23]_i_1_n_6 ;
  wire \result_9_11_reg_557_reg[27]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[27]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[27]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_11_reg_557_reg[31] ;
  wire [31:0]\result_9_11_reg_557_reg[31]_0 ;
  wire \result_9_11_reg_557_reg[31]_i_2_n_4 ;
  wire \result_9_11_reg_557_reg[31]_i_2_n_5 ;
  wire \result_9_11_reg_557_reg[31]_i_2_n_6 ;
  wire \result_9_11_reg_557_reg[3]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[3]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[3]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[3]_i_1_n_6 ;
  wire \result_9_11_reg_557_reg[7]_i_1_n_3 ;
  wire \result_9_11_reg_557_reg[7]_i_1_n_4 ;
  wire \result_9_11_reg_557_reg[7]_i_1_n_5 ;
  wire \result_9_11_reg_557_reg[7]_i_1_n_6 ;
  wire \result_9_13_reg_568[11]_i_2_n_3 ;
  wire \result_9_13_reg_568[11]_i_3_n_3 ;
  wire \result_9_13_reg_568[11]_i_4_n_3 ;
  wire \result_9_13_reg_568[11]_i_5_n_3 ;
  wire \result_9_13_reg_568[15]_i_2_n_3 ;
  wire \result_9_13_reg_568[15]_i_3_n_3 ;
  wire \result_9_13_reg_568[15]_i_4_n_3 ;
  wire \result_9_13_reg_568[15]_i_5_n_3 ;
  wire \result_9_13_reg_568[19]_i_2_n_3 ;
  wire \result_9_13_reg_568[19]_i_3_n_3 ;
  wire \result_9_13_reg_568[19]_i_4_n_3 ;
  wire \result_9_13_reg_568[19]_i_5_n_3 ;
  wire \result_9_13_reg_568[23]_i_2_n_3 ;
  wire \result_9_13_reg_568[23]_i_3_n_3 ;
  wire \result_9_13_reg_568[23]_i_4_n_3 ;
  wire \result_9_13_reg_568[23]_i_5_n_3 ;
  wire \result_9_13_reg_568[27]_i_2_n_3 ;
  wire \result_9_13_reg_568[27]_i_3_n_3 ;
  wire \result_9_13_reg_568[27]_i_4_n_3 ;
  wire \result_9_13_reg_568[27]_i_5_n_3 ;
  wire \result_9_13_reg_568[31]_i_3_n_3 ;
  wire \result_9_13_reg_568[31]_i_4_n_3 ;
  wire \result_9_13_reg_568[31]_i_5_n_3 ;
  wire \result_9_13_reg_568[31]_i_6_n_3 ;
  wire \result_9_13_reg_568[3]_i_2_n_3 ;
  wire \result_9_13_reg_568[3]_i_3_n_3 ;
  wire \result_9_13_reg_568[3]_i_4_n_3 ;
  wire \result_9_13_reg_568[3]_i_5_n_3 ;
  wire \result_9_13_reg_568[7]_i_2_n_3 ;
  wire \result_9_13_reg_568[7]_i_3_n_3 ;
  wire \result_9_13_reg_568[7]_i_4_n_3 ;
  wire \result_9_13_reg_568[7]_i_5_n_3 ;
  wire \result_9_13_reg_568_reg[11]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[11]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[11]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[11]_i_1_n_6 ;
  wire \result_9_13_reg_568_reg[15]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[15]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[15]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[15]_i_1_n_6 ;
  wire \result_9_13_reg_568_reg[19]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[19]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[19]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[19]_i_1_n_6 ;
  wire \result_9_13_reg_568_reg[23]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[23]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[23]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[23]_i_1_n_6 ;
  wire \result_9_13_reg_568_reg[27]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[27]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[27]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_13_reg_568_reg[31] ;
  wire [31:0]\result_9_13_reg_568_reg[31]_0 ;
  wire \result_9_13_reg_568_reg[31]_i_2_n_4 ;
  wire \result_9_13_reg_568_reg[31]_i_2_n_5 ;
  wire \result_9_13_reg_568_reg[31]_i_2_n_6 ;
  wire \result_9_13_reg_568_reg[3]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[3]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[3]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[3]_i_1_n_6 ;
  wire \result_9_13_reg_568_reg[7]_i_1_n_3 ;
  wire \result_9_13_reg_568_reg[7]_i_1_n_4 ;
  wire \result_9_13_reg_568_reg[7]_i_1_n_5 ;
  wire \result_9_13_reg_568_reg[7]_i_1_n_6 ;
  wire \result_9_15_reg_579[11]_i_2_n_3 ;
  wire \result_9_15_reg_579[11]_i_3_n_3 ;
  wire \result_9_15_reg_579[11]_i_4_n_3 ;
  wire \result_9_15_reg_579[11]_i_5_n_3 ;
  wire \result_9_15_reg_579[15]_i_2_n_3 ;
  wire \result_9_15_reg_579[15]_i_3_n_3 ;
  wire \result_9_15_reg_579[15]_i_4_n_3 ;
  wire \result_9_15_reg_579[15]_i_5_n_3 ;
  wire \result_9_15_reg_579[19]_i_2_n_3 ;
  wire \result_9_15_reg_579[19]_i_3_n_3 ;
  wire \result_9_15_reg_579[19]_i_4_n_3 ;
  wire \result_9_15_reg_579[19]_i_5_n_3 ;
  wire \result_9_15_reg_579[23]_i_2_n_3 ;
  wire \result_9_15_reg_579[23]_i_3_n_3 ;
  wire \result_9_15_reg_579[23]_i_4_n_3 ;
  wire \result_9_15_reg_579[23]_i_5_n_3 ;
  wire \result_9_15_reg_579[27]_i_2_n_3 ;
  wire \result_9_15_reg_579[27]_i_3_n_3 ;
  wire \result_9_15_reg_579[27]_i_4_n_3 ;
  wire \result_9_15_reg_579[27]_i_5_n_3 ;
  wire \result_9_15_reg_579[31]_i_3_n_3 ;
  wire \result_9_15_reg_579[31]_i_4_n_3 ;
  wire \result_9_15_reg_579[31]_i_5_n_3 ;
  wire \result_9_15_reg_579[31]_i_6_n_3 ;
  wire \result_9_15_reg_579[3]_i_2_n_3 ;
  wire \result_9_15_reg_579[3]_i_3_n_3 ;
  wire \result_9_15_reg_579[3]_i_4_n_3 ;
  wire \result_9_15_reg_579[3]_i_5_n_3 ;
  wire \result_9_15_reg_579[7]_i_2_n_3 ;
  wire \result_9_15_reg_579[7]_i_3_n_3 ;
  wire \result_9_15_reg_579[7]_i_4_n_3 ;
  wire \result_9_15_reg_579[7]_i_5_n_3 ;
  wire \result_9_15_reg_579_reg[11]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[11]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[11]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[11]_i_1_n_6 ;
  wire \result_9_15_reg_579_reg[15]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[15]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[15]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[15]_i_1_n_6 ;
  wire \result_9_15_reg_579_reg[19]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[19]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[19]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[19]_i_1_n_6 ;
  wire \result_9_15_reg_579_reg[23]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[23]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[23]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[23]_i_1_n_6 ;
  wire \result_9_15_reg_579_reg[27]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[27]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[27]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_15_reg_579_reg[31] ;
  wire [31:0]\result_9_15_reg_579_reg[31]_0 ;
  wire \result_9_15_reg_579_reg[31]_i_2_n_4 ;
  wire \result_9_15_reg_579_reg[31]_i_2_n_5 ;
  wire \result_9_15_reg_579_reg[31]_i_2_n_6 ;
  wire \result_9_15_reg_579_reg[3]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[3]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[3]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[3]_i_1_n_6 ;
  wire \result_9_15_reg_579_reg[7]_i_1_n_3 ;
  wire \result_9_15_reg_579_reg[7]_i_1_n_4 ;
  wire \result_9_15_reg_579_reg[7]_i_1_n_5 ;
  wire \result_9_15_reg_579_reg[7]_i_1_n_6 ;
  wire \result_9_17_reg_590[11]_i_18_n_3 ;
  wire \result_9_17_reg_590[11]_i_19_n_3 ;
  wire \result_9_17_reg_590[11]_i_20_n_3 ;
  wire \result_9_17_reg_590[11]_i_21_n_3 ;
  wire \result_9_17_reg_590[11]_i_22_n_3 ;
  wire \result_9_17_reg_590[11]_i_23_n_3 ;
  wire \result_9_17_reg_590[11]_i_24_n_3 ;
  wire \result_9_17_reg_590[11]_i_25_n_3 ;
  wire \result_9_17_reg_590[11]_i_2_n_3 ;
  wire \result_9_17_reg_590[11]_i_3_n_3 ;
  wire \result_9_17_reg_590[11]_i_4_n_3 ;
  wire \result_9_17_reg_590[11]_i_5_n_3 ;
  wire \result_9_17_reg_590[11]_i_6_n_3 ;
  wire \result_9_17_reg_590[11]_i_7_n_3 ;
  wire \result_9_17_reg_590[11]_i_8_n_3 ;
  wire \result_9_17_reg_590[11]_i_9_n_3 ;
  wire \result_9_17_reg_590[15]_i_18_n_3 ;
  wire \result_9_17_reg_590[15]_i_19_n_3 ;
  wire \result_9_17_reg_590[15]_i_20_n_3 ;
  wire \result_9_17_reg_590[15]_i_21_n_3 ;
  wire \result_9_17_reg_590[15]_i_22_n_3 ;
  wire \result_9_17_reg_590[15]_i_23_n_3 ;
  wire \result_9_17_reg_590[15]_i_24_n_3 ;
  wire \result_9_17_reg_590[15]_i_25_n_3 ;
  wire \result_9_17_reg_590[15]_i_2_n_3 ;
  wire \result_9_17_reg_590[15]_i_3_n_3 ;
  wire \result_9_17_reg_590[15]_i_4_n_3 ;
  wire \result_9_17_reg_590[15]_i_5_n_3 ;
  wire \result_9_17_reg_590[15]_i_6_n_3 ;
  wire \result_9_17_reg_590[15]_i_7_n_3 ;
  wire \result_9_17_reg_590[15]_i_8_n_3 ;
  wire \result_9_17_reg_590[15]_i_9_n_3 ;
  wire \result_9_17_reg_590[19]_i_18_n_3 ;
  wire \result_9_17_reg_590[19]_i_19_n_3 ;
  wire \result_9_17_reg_590[19]_i_20_n_3 ;
  wire \result_9_17_reg_590[19]_i_21_n_3 ;
  wire \result_9_17_reg_590[19]_i_22_n_3 ;
  wire \result_9_17_reg_590[19]_i_23_n_3 ;
  wire \result_9_17_reg_590[19]_i_24_n_3 ;
  wire \result_9_17_reg_590[19]_i_25_n_3 ;
  wire \result_9_17_reg_590[19]_i_2_n_3 ;
  wire \result_9_17_reg_590[19]_i_3_n_3 ;
  wire \result_9_17_reg_590[19]_i_4_n_3 ;
  wire \result_9_17_reg_590[19]_i_5_n_3 ;
  wire \result_9_17_reg_590[19]_i_6_n_3 ;
  wire \result_9_17_reg_590[19]_i_7_n_3 ;
  wire \result_9_17_reg_590[19]_i_8_n_3 ;
  wire \result_9_17_reg_590[19]_i_9_n_3 ;
  wire \result_9_17_reg_590[23]_i_18_n_3 ;
  wire \result_9_17_reg_590[23]_i_19_n_3 ;
  wire \result_9_17_reg_590[23]_i_20_n_3 ;
  wire \result_9_17_reg_590[23]_i_21_n_3 ;
  wire \result_9_17_reg_590[23]_i_22_n_3 ;
  wire \result_9_17_reg_590[23]_i_23_n_3 ;
  wire \result_9_17_reg_590[23]_i_24_n_3 ;
  wire \result_9_17_reg_590[23]_i_25_n_3 ;
  wire \result_9_17_reg_590[23]_i_2_n_3 ;
  wire \result_9_17_reg_590[23]_i_3_n_3 ;
  wire \result_9_17_reg_590[23]_i_4_n_3 ;
  wire \result_9_17_reg_590[23]_i_5_n_3 ;
  wire \result_9_17_reg_590[23]_i_6_n_3 ;
  wire \result_9_17_reg_590[23]_i_7_n_3 ;
  wire \result_9_17_reg_590[23]_i_8_n_3 ;
  wire \result_9_17_reg_590[23]_i_9_n_3 ;
  wire \result_9_17_reg_590[27]_i_18_n_3 ;
  wire \result_9_17_reg_590[27]_i_19_n_3 ;
  wire \result_9_17_reg_590[27]_i_20_n_3 ;
  wire \result_9_17_reg_590[27]_i_21_n_3 ;
  wire \result_9_17_reg_590[27]_i_22_n_3 ;
  wire \result_9_17_reg_590[27]_i_23_n_3 ;
  wire \result_9_17_reg_590[27]_i_24_n_3 ;
  wire \result_9_17_reg_590[27]_i_25_n_3 ;
  wire \result_9_17_reg_590[27]_i_2_n_3 ;
  wire \result_9_17_reg_590[27]_i_3_n_3 ;
  wire \result_9_17_reg_590[27]_i_4_n_3 ;
  wire \result_9_17_reg_590[27]_i_5_n_3 ;
  wire \result_9_17_reg_590[27]_i_6_n_3 ;
  wire \result_9_17_reg_590[27]_i_7_n_3 ;
  wire \result_9_17_reg_590[27]_i_8_n_3 ;
  wire \result_9_17_reg_590[27]_i_9_n_3 ;
  wire \result_9_17_reg_590[31]_i_10_n_3 ;
  wire \result_9_17_reg_590[31]_i_14_n_3 ;
  wire \result_9_17_reg_590[31]_i_20_n_3 ;
  wire \result_9_17_reg_590[31]_i_21_n_3 ;
  wire \result_9_17_reg_590[31]_i_22_n_3 ;
  wire \result_9_17_reg_590[31]_i_23_n_3 ;
  wire \result_9_17_reg_590[31]_i_24_n_3 ;
  wire \result_9_17_reg_590[31]_i_25_n_3 ;
  wire \result_9_17_reg_590[31]_i_27_n_3 ;
  wire \result_9_17_reg_590[31]_i_28_n_3 ;
  wire \result_9_17_reg_590[31]_i_4_n_3 ;
  wire \result_9_17_reg_590[31]_i_5_n_3 ;
  wire \result_9_17_reg_590[31]_i_6_n_3 ;
  wire \result_9_17_reg_590[31]_i_7_n_3 ;
  wire \result_9_17_reg_590[31]_i_8_n_3 ;
  wire \result_9_17_reg_590[31]_i_9_n_3 ;
  wire \result_9_17_reg_590[3]_i_18_n_3 ;
  wire \result_9_17_reg_590[3]_i_19_n_3 ;
  wire \result_9_17_reg_590[3]_i_20_n_3 ;
  wire \result_9_17_reg_590[3]_i_21_n_3 ;
  wire \result_9_17_reg_590[3]_i_22_n_3 ;
  wire \result_9_17_reg_590[3]_i_23_n_3 ;
  wire \result_9_17_reg_590[3]_i_24_n_3 ;
  wire \result_9_17_reg_590[3]_i_25_n_3 ;
  wire \result_9_17_reg_590[3]_i_2_n_3 ;
  wire \result_9_17_reg_590[3]_i_3_n_3 ;
  wire \result_9_17_reg_590[3]_i_4_n_3 ;
  wire \result_9_17_reg_590[3]_i_5_n_3 ;
  wire \result_9_17_reg_590[3]_i_6_n_3 ;
  wire \result_9_17_reg_590[3]_i_7_n_3 ;
  wire \result_9_17_reg_590[3]_i_8_n_3 ;
  wire \result_9_17_reg_590[3]_i_9_n_3 ;
  wire \result_9_17_reg_590[7]_i_18_n_3 ;
  wire \result_9_17_reg_590[7]_i_19_n_3 ;
  wire \result_9_17_reg_590[7]_i_20_n_3 ;
  wire \result_9_17_reg_590[7]_i_21_n_3 ;
  wire \result_9_17_reg_590[7]_i_22_n_3 ;
  wire \result_9_17_reg_590[7]_i_23_n_3 ;
  wire \result_9_17_reg_590[7]_i_24_n_3 ;
  wire \result_9_17_reg_590[7]_i_25_n_3 ;
  wire \result_9_17_reg_590[7]_i_2_n_3 ;
  wire \result_9_17_reg_590[7]_i_3_n_3 ;
  wire \result_9_17_reg_590[7]_i_4_n_3 ;
  wire \result_9_17_reg_590[7]_i_5_n_3 ;
  wire \result_9_17_reg_590[7]_i_6_n_3 ;
  wire \result_9_17_reg_590[7]_i_7_n_3 ;
  wire \result_9_17_reg_590[7]_i_8_n_3 ;
  wire \result_9_17_reg_590[7]_i_9_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_14 ;
  wire \result_9_17_reg_590_reg[11]_i_15 ;
  wire \result_9_17_reg_590_reg[11]_i_16 ;
  wire \result_9_17_reg_590_reg[11]_i_17 ;
  wire \result_9_17_reg_590_reg[11]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[11]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[11]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[11]_i_1_n_6 ;
  wire \result_9_17_reg_590_reg[15]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_14 ;
  wire \result_9_17_reg_590_reg[15]_i_15 ;
  wire \result_9_17_reg_590_reg[15]_i_16 ;
  wire \result_9_17_reg_590_reg[15]_i_17 ;
  wire \result_9_17_reg_590_reg[15]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[15]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[15]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[15]_i_1_n_6 ;
  wire \result_9_17_reg_590_reg[19]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_14 ;
  wire \result_9_17_reg_590_reg[19]_i_15 ;
  wire \result_9_17_reg_590_reg[19]_i_16 ;
  wire \result_9_17_reg_590_reg[19]_i_17 ;
  wire \result_9_17_reg_590_reg[19]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[19]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[19]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[19]_i_1_n_6 ;
  wire \result_9_17_reg_590_reg[23]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_14 ;
  wire \result_9_17_reg_590_reg[23]_i_15 ;
  wire \result_9_17_reg_590_reg[23]_i_16 ;
  wire \result_9_17_reg_590_reg[23]_i_17 ;
  wire \result_9_17_reg_590_reg[23]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[23]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[23]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[23]_i_1_n_6 ;
  wire \result_9_17_reg_590_reg[27]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_14 ;
  wire \result_9_17_reg_590_reg[27]_i_15 ;
  wire \result_9_17_reg_590_reg[27]_i_16 ;
  wire \result_9_17_reg_590_reg[27]_i_17 ;
  wire \result_9_17_reg_590_reg[27]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[27]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[27]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_17_reg_590_reg[31] ;
  wire \result_9_17_reg_590_reg[31]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_15 ;
  wire \result_9_17_reg_590_reg[31]_i_16 ;
  wire \result_9_17_reg_590_reg[31]_i_17 ;
  wire \result_9_17_reg_590_reg[31]_i_18 ;
  wire \result_9_17_reg_590_reg[31]_i_19 ;
  wire \result_9_17_reg_590_reg[31]_i_26_n_3 ;
  wire \result_9_17_reg_590_reg[31]_i_2_n_4 ;
  wire \result_9_17_reg_590_reg[31]_i_2_n_5 ;
  wire \result_9_17_reg_590_reg[31]_i_2_n_6 ;
  wire \result_9_17_reg_590_reg[3]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_14 ;
  wire \result_9_17_reg_590_reg[3]_i_15 ;
  wire \result_9_17_reg_590_reg[3]_i_16 ;
  wire \result_9_17_reg_590_reg[3]_i_17 ;
  wire \result_9_17_reg_590_reg[3]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[3]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[3]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[3]_i_1_n_6 ;
  wire \result_9_17_reg_590_reg[7]_i_10_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_11_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_12_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_13_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_14 ;
  wire \result_9_17_reg_590_reg[7]_i_15 ;
  wire \result_9_17_reg_590_reg[7]_i_16 ;
  wire \result_9_17_reg_590_reg[7]_i_17 ;
  wire \result_9_17_reg_590_reg[7]_i_1_n_3 ;
  wire \result_9_17_reg_590_reg[7]_i_1_n_4 ;
  wire \result_9_17_reg_590_reg[7]_i_1_n_5 ;
  wire \result_9_17_reg_590_reg[7]_i_1_n_6 ;
  wire \result_9_20_reg_535[11]_i_2_n_3 ;
  wire \result_9_20_reg_535[11]_i_3_n_3 ;
  wire \result_9_20_reg_535[11]_i_4_n_3 ;
  wire \result_9_20_reg_535[11]_i_5_n_3 ;
  wire \result_9_20_reg_535[15]_i_2_n_3 ;
  wire \result_9_20_reg_535[15]_i_3_n_3 ;
  wire \result_9_20_reg_535[15]_i_4_n_3 ;
  wire \result_9_20_reg_535[15]_i_5_n_3 ;
  wire \result_9_20_reg_535[19]_i_2_n_3 ;
  wire \result_9_20_reg_535[19]_i_3_n_3 ;
  wire \result_9_20_reg_535[19]_i_4_n_3 ;
  wire \result_9_20_reg_535[19]_i_5_n_3 ;
  wire \result_9_20_reg_535[23]_i_2_n_3 ;
  wire \result_9_20_reg_535[23]_i_3_n_3 ;
  wire \result_9_20_reg_535[23]_i_4_n_3 ;
  wire \result_9_20_reg_535[23]_i_5_n_3 ;
  wire \result_9_20_reg_535[27]_i_2_n_3 ;
  wire \result_9_20_reg_535[27]_i_3_n_3 ;
  wire \result_9_20_reg_535[27]_i_4_n_3 ;
  wire \result_9_20_reg_535[27]_i_5_n_3 ;
  wire \result_9_20_reg_535[31]_i_3_n_3 ;
  wire \result_9_20_reg_535[31]_i_4_n_3 ;
  wire \result_9_20_reg_535[31]_i_5_n_3 ;
  wire \result_9_20_reg_535[31]_i_6_n_3 ;
  wire \result_9_20_reg_535[3]_i_2_n_3 ;
  wire \result_9_20_reg_535[3]_i_3_n_3 ;
  wire \result_9_20_reg_535[3]_i_4_n_3 ;
  wire \result_9_20_reg_535[3]_i_5_n_3 ;
  wire \result_9_20_reg_535[7]_i_2_n_3 ;
  wire \result_9_20_reg_535[7]_i_3_n_3 ;
  wire \result_9_20_reg_535[7]_i_4_n_3 ;
  wire \result_9_20_reg_535[7]_i_5_n_3 ;
  wire \result_9_20_reg_535_reg[11]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[11]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[11]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[11]_i_1_n_6 ;
  wire \result_9_20_reg_535_reg[15]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[15]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[15]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[15]_i_1_n_6 ;
  wire \result_9_20_reg_535_reg[19]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[19]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[19]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[19]_i_1_n_6 ;
  wire \result_9_20_reg_535_reg[23]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[23]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[23]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[23]_i_1_n_6 ;
  wire \result_9_20_reg_535_reg[27]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[27]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[27]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_20_reg_535_reg[31] ;
  wire [31:0]\result_9_20_reg_535_reg[31]_0 ;
  wire \result_9_20_reg_535_reg[31]_i_2_n_4 ;
  wire \result_9_20_reg_535_reg[31]_i_2_n_5 ;
  wire \result_9_20_reg_535_reg[31]_i_2_n_6 ;
  wire \result_9_20_reg_535_reg[3]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[3]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[3]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[3]_i_1_n_6 ;
  wire \result_9_20_reg_535_reg[7]_i_1_n_3 ;
  wire \result_9_20_reg_535_reg[7]_i_1_n_4 ;
  wire \result_9_20_reg_535_reg[7]_i_1_n_5 ;
  wire \result_9_20_reg_535_reg[7]_i_1_n_6 ;
  wire \result_9_2_reg_491[11]_i_2_n_3 ;
  wire \result_9_2_reg_491[11]_i_3_n_3 ;
  wire \result_9_2_reg_491[11]_i_4_n_3 ;
  wire \result_9_2_reg_491[11]_i_5_n_3 ;
  wire \result_9_2_reg_491[15]_i_2_n_3 ;
  wire \result_9_2_reg_491[15]_i_3_n_3 ;
  wire \result_9_2_reg_491[15]_i_4_n_3 ;
  wire \result_9_2_reg_491[15]_i_5_n_3 ;
  wire \result_9_2_reg_491[19]_i_2_n_3 ;
  wire \result_9_2_reg_491[19]_i_3_n_3 ;
  wire \result_9_2_reg_491[19]_i_4_n_3 ;
  wire \result_9_2_reg_491[19]_i_5_n_3 ;
  wire \result_9_2_reg_491[23]_i_2_n_3 ;
  wire \result_9_2_reg_491[23]_i_3_n_3 ;
  wire \result_9_2_reg_491[23]_i_4_n_3 ;
  wire \result_9_2_reg_491[23]_i_5_n_3 ;
  wire \result_9_2_reg_491[27]_i_2_n_3 ;
  wire \result_9_2_reg_491[27]_i_3_n_3 ;
  wire \result_9_2_reg_491[27]_i_4_n_3 ;
  wire \result_9_2_reg_491[27]_i_5_n_3 ;
  wire \result_9_2_reg_491[31]_i_3_n_3 ;
  wire \result_9_2_reg_491[31]_i_4_n_3 ;
  wire \result_9_2_reg_491[31]_i_5_n_3 ;
  wire \result_9_2_reg_491[31]_i_6_n_3 ;
  wire \result_9_2_reg_491[3]_i_2_n_3 ;
  wire \result_9_2_reg_491[3]_i_3_n_3 ;
  wire \result_9_2_reg_491[3]_i_4_n_3 ;
  wire \result_9_2_reg_491[3]_i_5_n_3 ;
  wire \result_9_2_reg_491[7]_i_2_n_3 ;
  wire \result_9_2_reg_491[7]_i_3_n_3 ;
  wire \result_9_2_reg_491[7]_i_4_n_3 ;
  wire \result_9_2_reg_491[7]_i_5_n_3 ;
  wire \result_9_2_reg_491_reg[11]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[11]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[11]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[11]_i_1_n_6 ;
  wire \result_9_2_reg_491_reg[15]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[15]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[15]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[15]_i_1_n_6 ;
  wire \result_9_2_reg_491_reg[19]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[19]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[19]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[19]_i_1_n_6 ;
  wire \result_9_2_reg_491_reg[23]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[23]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[23]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[23]_i_1_n_6 ;
  wire \result_9_2_reg_491_reg[27]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[27]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[27]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_2_reg_491_reg[31] ;
  wire [31:0]\result_9_2_reg_491_reg[31]_0 ;
  wire \result_9_2_reg_491_reg[31]_i_2_n_4 ;
  wire \result_9_2_reg_491_reg[31]_i_2_n_5 ;
  wire \result_9_2_reg_491_reg[31]_i_2_n_6 ;
  wire \result_9_2_reg_491_reg[3]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[3]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[3]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[3]_i_1_n_6 ;
  wire \result_9_2_reg_491_reg[7]_i_1_n_3 ;
  wire \result_9_2_reg_491_reg[7]_i_1_n_4 ;
  wire \result_9_2_reg_491_reg[7]_i_1_n_5 ;
  wire \result_9_2_reg_491_reg[7]_i_1_n_6 ;
  wire \result_9_3_reg_546[11]_i_2_n_3 ;
  wire \result_9_3_reg_546[11]_i_3_n_3 ;
  wire \result_9_3_reg_546[11]_i_4_n_3 ;
  wire \result_9_3_reg_546[11]_i_5_n_3 ;
  wire \result_9_3_reg_546[15]_i_2_n_3 ;
  wire \result_9_3_reg_546[15]_i_3_n_3 ;
  wire \result_9_3_reg_546[15]_i_4_n_3 ;
  wire \result_9_3_reg_546[15]_i_5_n_3 ;
  wire \result_9_3_reg_546[19]_i_2_n_3 ;
  wire \result_9_3_reg_546[19]_i_3_n_3 ;
  wire \result_9_3_reg_546[19]_i_4_n_3 ;
  wire \result_9_3_reg_546[19]_i_5_n_3 ;
  wire \result_9_3_reg_546[23]_i_2_n_3 ;
  wire \result_9_3_reg_546[23]_i_3_n_3 ;
  wire \result_9_3_reg_546[23]_i_4_n_3 ;
  wire \result_9_3_reg_546[23]_i_5_n_3 ;
  wire \result_9_3_reg_546[27]_i_2_n_3 ;
  wire \result_9_3_reg_546[27]_i_3_n_3 ;
  wire \result_9_3_reg_546[27]_i_4_n_3 ;
  wire \result_9_3_reg_546[27]_i_5_n_3 ;
  wire \result_9_3_reg_546[31]_i_3_n_3 ;
  wire \result_9_3_reg_546[31]_i_4_n_3 ;
  wire \result_9_3_reg_546[31]_i_5_n_3 ;
  wire \result_9_3_reg_546[31]_i_6_n_3 ;
  wire \result_9_3_reg_546[3]_i_2_n_3 ;
  wire \result_9_3_reg_546[3]_i_3_n_3 ;
  wire \result_9_3_reg_546[3]_i_4_n_3 ;
  wire \result_9_3_reg_546[3]_i_5_n_3 ;
  wire \result_9_3_reg_546[7]_i_2_n_3 ;
  wire \result_9_3_reg_546[7]_i_3_n_3 ;
  wire \result_9_3_reg_546[7]_i_4_n_3 ;
  wire \result_9_3_reg_546[7]_i_5_n_3 ;
  wire \result_9_3_reg_546_reg[11]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[11]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[11]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[11]_i_1_n_6 ;
  wire \result_9_3_reg_546_reg[15]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[15]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[15]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[15]_i_1_n_6 ;
  wire \result_9_3_reg_546_reg[19]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[19]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[19]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[19]_i_1_n_6 ;
  wire \result_9_3_reg_546_reg[23]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[23]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[23]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[23]_i_1_n_6 ;
  wire \result_9_3_reg_546_reg[27]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[27]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[27]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_3_reg_546_reg[31] ;
  wire [31:0]\result_9_3_reg_546_reg[31]_0 ;
  wire \result_9_3_reg_546_reg[31]_i_2_n_4 ;
  wire \result_9_3_reg_546_reg[31]_i_2_n_5 ;
  wire \result_9_3_reg_546_reg[31]_i_2_n_6 ;
  wire \result_9_3_reg_546_reg[3]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[3]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[3]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[3]_i_1_n_6 ;
  wire \result_9_3_reg_546_reg[7]_i_1_n_3 ;
  wire \result_9_3_reg_546_reg[7]_i_1_n_4 ;
  wire \result_9_3_reg_546_reg[7]_i_1_n_5 ;
  wire \result_9_3_reg_546_reg[7]_i_1_n_6 ;
  wire \result_9_7_reg_513[11]_i_2_n_3 ;
  wire \result_9_7_reg_513[11]_i_3_n_3 ;
  wire \result_9_7_reg_513[11]_i_4_n_3 ;
  wire \result_9_7_reg_513[11]_i_5_n_3 ;
  wire \result_9_7_reg_513[15]_i_2_n_3 ;
  wire \result_9_7_reg_513[15]_i_3_n_3 ;
  wire \result_9_7_reg_513[15]_i_4_n_3 ;
  wire \result_9_7_reg_513[15]_i_5_n_3 ;
  wire \result_9_7_reg_513[19]_i_2_n_3 ;
  wire \result_9_7_reg_513[19]_i_3_n_3 ;
  wire \result_9_7_reg_513[19]_i_4_n_3 ;
  wire \result_9_7_reg_513[19]_i_5_n_3 ;
  wire \result_9_7_reg_513[23]_i_2_n_3 ;
  wire \result_9_7_reg_513[23]_i_3_n_3 ;
  wire \result_9_7_reg_513[23]_i_4_n_3 ;
  wire \result_9_7_reg_513[23]_i_5_n_3 ;
  wire \result_9_7_reg_513[27]_i_2_n_3 ;
  wire \result_9_7_reg_513[27]_i_3_n_3 ;
  wire \result_9_7_reg_513[27]_i_4_n_3 ;
  wire \result_9_7_reg_513[27]_i_5_n_3 ;
  wire \result_9_7_reg_513[31]_i_3_n_3 ;
  wire \result_9_7_reg_513[31]_i_4_n_3 ;
  wire \result_9_7_reg_513[31]_i_5_n_3 ;
  wire \result_9_7_reg_513[31]_i_6_n_3 ;
  wire \result_9_7_reg_513[3]_i_2_n_3 ;
  wire \result_9_7_reg_513[3]_i_3_n_3 ;
  wire \result_9_7_reg_513[3]_i_4_n_3 ;
  wire \result_9_7_reg_513[3]_i_5_n_3 ;
  wire \result_9_7_reg_513[7]_i_2_n_3 ;
  wire \result_9_7_reg_513[7]_i_3_n_3 ;
  wire \result_9_7_reg_513[7]_i_4_n_3 ;
  wire \result_9_7_reg_513[7]_i_5_n_3 ;
  wire \result_9_7_reg_513_reg[11]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[11]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[11]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[11]_i_1_n_6 ;
  wire \result_9_7_reg_513_reg[15]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[15]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[15]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[15]_i_1_n_6 ;
  wire \result_9_7_reg_513_reg[19]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[19]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[19]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[19]_i_1_n_6 ;
  wire \result_9_7_reg_513_reg[23]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[23]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[23]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[23]_i_1_n_6 ;
  wire \result_9_7_reg_513_reg[27]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[27]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[27]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_7_reg_513_reg[31] ;
  wire [31:0]\result_9_7_reg_513_reg[31]_0 ;
  wire \result_9_7_reg_513_reg[31]_i_2_n_4 ;
  wire \result_9_7_reg_513_reg[31]_i_2_n_5 ;
  wire \result_9_7_reg_513_reg[31]_i_2_n_6 ;
  wire \result_9_7_reg_513_reg[3]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[3]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[3]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[3]_i_1_n_6 ;
  wire \result_9_7_reg_513_reg[7]_i_1_n_3 ;
  wire \result_9_7_reg_513_reg[7]_i_1_n_4 ;
  wire \result_9_7_reg_513_reg[7]_i_1_n_5 ;
  wire \result_9_7_reg_513_reg[7]_i_1_n_6 ;
  wire \result_9_9_reg_524[11]_i_2_n_3 ;
  wire \result_9_9_reg_524[11]_i_3_n_3 ;
  wire \result_9_9_reg_524[11]_i_4_n_3 ;
  wire \result_9_9_reg_524[11]_i_5_n_3 ;
  wire \result_9_9_reg_524[15]_i_2_n_3 ;
  wire \result_9_9_reg_524[15]_i_3_n_3 ;
  wire \result_9_9_reg_524[15]_i_4_n_3 ;
  wire \result_9_9_reg_524[15]_i_5_n_3 ;
  wire \result_9_9_reg_524[19]_i_2_n_3 ;
  wire \result_9_9_reg_524[19]_i_3_n_3 ;
  wire \result_9_9_reg_524[19]_i_4_n_3 ;
  wire \result_9_9_reg_524[19]_i_5_n_3 ;
  wire \result_9_9_reg_524[23]_i_2_n_3 ;
  wire \result_9_9_reg_524[23]_i_3_n_3 ;
  wire \result_9_9_reg_524[23]_i_4_n_3 ;
  wire \result_9_9_reg_524[23]_i_5_n_3 ;
  wire \result_9_9_reg_524[27]_i_2_n_3 ;
  wire \result_9_9_reg_524[27]_i_3_n_3 ;
  wire \result_9_9_reg_524[27]_i_4_n_3 ;
  wire \result_9_9_reg_524[27]_i_5_n_3 ;
  wire \result_9_9_reg_524[31]_i_3_n_3 ;
  wire \result_9_9_reg_524[31]_i_4_n_3 ;
  wire \result_9_9_reg_524[31]_i_5_n_3 ;
  wire \result_9_9_reg_524[31]_i_6_n_3 ;
  wire \result_9_9_reg_524[3]_i_2_n_3 ;
  wire \result_9_9_reg_524[3]_i_3_n_3 ;
  wire \result_9_9_reg_524[3]_i_4_n_3 ;
  wire \result_9_9_reg_524[3]_i_5_n_3 ;
  wire \result_9_9_reg_524[7]_i_2_n_3 ;
  wire \result_9_9_reg_524[7]_i_3_n_3 ;
  wire \result_9_9_reg_524[7]_i_4_n_3 ;
  wire \result_9_9_reg_524[7]_i_5_n_3 ;
  wire \result_9_9_reg_524_reg[11]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[11]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[11]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[11]_i_1_n_6 ;
  wire \result_9_9_reg_524_reg[15]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[15]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[15]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[15]_i_1_n_6 ;
  wire \result_9_9_reg_524_reg[19]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[19]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[19]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[19]_i_1_n_6 ;
  wire \result_9_9_reg_524_reg[23]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[23]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[23]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[23]_i_1_n_6 ;
  wire \result_9_9_reg_524_reg[27]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[27]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[27]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[27]_i_1_n_6 ;
  wire [31:0]\result_9_9_reg_524_reg[31] ;
  wire [31:0]\result_9_9_reg_524_reg[31]_0 ;
  wire \result_9_9_reg_524_reg[31]_i_2_n_4 ;
  wire \result_9_9_reg_524_reg[31]_i_2_n_5 ;
  wire \result_9_9_reg_524_reg[31]_i_2_n_6 ;
  wire \result_9_9_reg_524_reg[3]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[3]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[3]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[3]_i_1_n_6 ;
  wire \result_9_9_reg_524_reg[7]_i_1_n_3 ;
  wire \result_9_9_reg_524_reg[7]_i_1_n_4 ;
  wire \result_9_9_reg_524_reg[7]_i_1_n_5 ;
  wire \result_9_9_reg_524_reg[7]_i_1_n_6 ;
  wire [3:3]\NLW_result_8_2_reg_502_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_11_reg_557_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_13_reg_568_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_15_reg_579_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_17_reg_590_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_20_reg_535_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_2_reg_491_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_3_reg_546_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_7_reg_513_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_9_9_reg_524_reg[31]_i_2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_8_2_reg_502[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_8_2_reg_502[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_8_2_reg_502[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_8_2_reg_502[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_8_2_reg_502[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_8_2_reg_502[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_8_2_reg_502[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_8_2_reg_502[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_8_2_reg_502[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_8_2_reg_502[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_8_2_reg_502[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_8_2_reg_502[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_8_2_reg_502[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_8_2_reg_502[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_8_2_reg_502[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_8_2_reg_502[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_8_2_reg_502[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_8_2_reg_502[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_8_2_reg_502[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_8_2_reg_502[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_8_2_reg_502[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_8_2_reg_502[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_8_2_reg_502[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_8_2_reg_502[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_8_2_reg_502[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_8_2_reg_502[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_8_2_reg_502[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_8_2_reg_502[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_8_2_reg_502[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_8_2_reg_502[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_8_2_reg_502[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_8_2_reg_502[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_8_2_reg_502[7]_i_5_n_3 ));
  CARRY4 \result_8_2_reg_502_reg[11]_i_1 
       (.CI(\result_8_2_reg_502_reg[7]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[11]_i_1_n_3 ,\result_8_2_reg_502_reg[11]_i_1_n_4 ,\result_8_2_reg_502_reg[11]_i_1_n_5 ,\result_8_2_reg_502_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [11:8]),
        .S({\result_8_2_reg_502[11]_i_2_n_3 ,\result_8_2_reg_502[11]_i_3_n_3 ,\result_8_2_reg_502[11]_i_4_n_3 ,\result_8_2_reg_502[11]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[15]_i_1 
       (.CI(\result_8_2_reg_502_reg[11]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[15]_i_1_n_3 ,\result_8_2_reg_502_reg[15]_i_1_n_4 ,\result_8_2_reg_502_reg[15]_i_1_n_5 ,\result_8_2_reg_502_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [15:12]),
        .S({\result_8_2_reg_502[15]_i_2_n_3 ,\result_8_2_reg_502[15]_i_3_n_3 ,\result_8_2_reg_502[15]_i_4_n_3 ,\result_8_2_reg_502[15]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[19]_i_1 
       (.CI(\result_8_2_reg_502_reg[15]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[19]_i_1_n_3 ,\result_8_2_reg_502_reg[19]_i_1_n_4 ,\result_8_2_reg_502_reg[19]_i_1_n_5 ,\result_8_2_reg_502_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [19:16]),
        .S({\result_8_2_reg_502[19]_i_2_n_3 ,\result_8_2_reg_502[19]_i_3_n_3 ,\result_8_2_reg_502[19]_i_4_n_3 ,\result_8_2_reg_502[19]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[23]_i_1 
       (.CI(\result_8_2_reg_502_reg[19]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[23]_i_1_n_3 ,\result_8_2_reg_502_reg[23]_i_1_n_4 ,\result_8_2_reg_502_reg[23]_i_1_n_5 ,\result_8_2_reg_502_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [23:20]),
        .S({\result_8_2_reg_502[23]_i_2_n_3 ,\result_8_2_reg_502[23]_i_3_n_3 ,\result_8_2_reg_502[23]_i_4_n_3 ,\result_8_2_reg_502[23]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[27]_i_1 
       (.CI(\result_8_2_reg_502_reg[23]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[27]_i_1_n_3 ,\result_8_2_reg_502_reg[27]_i_1_n_4 ,\result_8_2_reg_502_reg[27]_i_1_n_5 ,\result_8_2_reg_502_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [27:24]),
        .S({\result_8_2_reg_502[27]_i_2_n_3 ,\result_8_2_reg_502[27]_i_3_n_3 ,\result_8_2_reg_502[27]_i_4_n_3 ,\result_8_2_reg_502[27]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[31]_i_2 
       (.CI(\result_8_2_reg_502_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_8_2_reg_502_reg[31]_i_2_CO_UNCONNECTED [3],\result_8_2_reg_502_reg[31]_i_2_n_4 ,\result_8_2_reg_502_reg[31]_i_2_n_5 ,\result_8_2_reg_502_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [31:28]),
        .S({\result_8_2_reg_502[31]_i_3_n_3 ,\result_8_2_reg_502[31]_i_4_n_3 ,\result_8_2_reg_502[31]_i_5_n_3 ,\result_8_2_reg_502[31]_i_6_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_8_2_reg_502_reg[3]_i_1_n_3 ,\result_8_2_reg_502_reg[3]_i_1_n_4 ,\result_8_2_reg_502_reg[3]_i_1_n_5 ,\result_8_2_reg_502_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [3:0]),
        .S({\result_8_2_reg_502[3]_i_2_n_3 ,\result_8_2_reg_502[3]_i_3_n_3 ,\result_8_2_reg_502[3]_i_4_n_3 ,\result_8_2_reg_502[3]_i_5_n_3 }));
  CARRY4 \result_8_2_reg_502_reg[7]_i_1 
       (.CI(\result_8_2_reg_502_reg[3]_i_1_n_3 ),
        .CO({\result_8_2_reg_502_reg[7]_i_1_n_3 ,\result_8_2_reg_502_reg[7]_i_1_n_4 ,\result_8_2_reg_502_reg[7]_i_1_n_5 ,\result_8_2_reg_502_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_8_2_reg_502_reg[31] [7:4]),
        .S({\result_8_2_reg_502[7]_i_2_n_3 ,\result_8_2_reg_502[7]_i_3_n_3 ,\result_8_2_reg_502[7]_i_4_n_3 ,\result_8_2_reg_502[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_11_reg_557[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_11_reg_557[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_11_reg_557[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_11_reg_557[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_11_reg_557[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_11_reg_557[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_11_reg_557[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_11_reg_557[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_11_reg_557[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_11_reg_557[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_11_reg_557[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_11_reg_557[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_11_reg_557[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_11_reg_557[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_11_reg_557[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_11_reg_557[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_11_reg_557[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_11_reg_557[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_11_reg_557[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_11_reg_557[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_11_reg_557[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_11_reg_557[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_11_reg_557[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_11_reg_557[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_11_reg_557[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_11_reg_557[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_11_reg_557[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_11_reg_557[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_11_reg_557[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_11_reg_557[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_11_reg_557[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_11_reg_557[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_11_reg_557[7]_i_5_n_3 ));
  CARRY4 \result_9_11_reg_557_reg[11]_i_1 
       (.CI(\result_9_11_reg_557_reg[7]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[11]_i_1_n_3 ,\result_9_11_reg_557_reg[11]_i_1_n_4 ,\result_9_11_reg_557_reg[11]_i_1_n_5 ,\result_9_11_reg_557_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [11:8]),
        .S({\result_9_11_reg_557[11]_i_2_n_3 ,\result_9_11_reg_557[11]_i_3_n_3 ,\result_9_11_reg_557[11]_i_4_n_3 ,\result_9_11_reg_557[11]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[15]_i_1 
       (.CI(\result_9_11_reg_557_reg[11]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[15]_i_1_n_3 ,\result_9_11_reg_557_reg[15]_i_1_n_4 ,\result_9_11_reg_557_reg[15]_i_1_n_5 ,\result_9_11_reg_557_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [15:12]),
        .S({\result_9_11_reg_557[15]_i_2_n_3 ,\result_9_11_reg_557[15]_i_3_n_3 ,\result_9_11_reg_557[15]_i_4_n_3 ,\result_9_11_reg_557[15]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[19]_i_1 
       (.CI(\result_9_11_reg_557_reg[15]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[19]_i_1_n_3 ,\result_9_11_reg_557_reg[19]_i_1_n_4 ,\result_9_11_reg_557_reg[19]_i_1_n_5 ,\result_9_11_reg_557_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [19:16]),
        .S({\result_9_11_reg_557[19]_i_2_n_3 ,\result_9_11_reg_557[19]_i_3_n_3 ,\result_9_11_reg_557[19]_i_4_n_3 ,\result_9_11_reg_557[19]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[23]_i_1 
       (.CI(\result_9_11_reg_557_reg[19]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[23]_i_1_n_3 ,\result_9_11_reg_557_reg[23]_i_1_n_4 ,\result_9_11_reg_557_reg[23]_i_1_n_5 ,\result_9_11_reg_557_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [23:20]),
        .S({\result_9_11_reg_557[23]_i_2_n_3 ,\result_9_11_reg_557[23]_i_3_n_3 ,\result_9_11_reg_557[23]_i_4_n_3 ,\result_9_11_reg_557[23]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[27]_i_1 
       (.CI(\result_9_11_reg_557_reg[23]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[27]_i_1_n_3 ,\result_9_11_reg_557_reg[27]_i_1_n_4 ,\result_9_11_reg_557_reg[27]_i_1_n_5 ,\result_9_11_reg_557_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [27:24]),
        .S({\result_9_11_reg_557[27]_i_2_n_3 ,\result_9_11_reg_557[27]_i_3_n_3 ,\result_9_11_reg_557[27]_i_4_n_3 ,\result_9_11_reg_557[27]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[31]_i_2 
       (.CI(\result_9_11_reg_557_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_11_reg_557_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_11_reg_557_reg[31]_i_2_n_4 ,\result_9_11_reg_557_reg[31]_i_2_n_5 ,\result_9_11_reg_557_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [31:28]),
        .S({\result_9_11_reg_557[31]_i_3_n_3 ,\result_9_11_reg_557[31]_i_4_n_3 ,\result_9_11_reg_557[31]_i_5_n_3 ,\result_9_11_reg_557[31]_i_6_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_11_reg_557_reg[3]_i_1_n_3 ,\result_9_11_reg_557_reg[3]_i_1_n_4 ,\result_9_11_reg_557_reg[3]_i_1_n_5 ,\result_9_11_reg_557_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [3:0]),
        .S({\result_9_11_reg_557[3]_i_2_n_3 ,\result_9_11_reg_557[3]_i_3_n_3 ,\result_9_11_reg_557[3]_i_4_n_3 ,\result_9_11_reg_557[3]_i_5_n_3 }));
  CARRY4 \result_9_11_reg_557_reg[7]_i_1 
       (.CI(\result_9_11_reg_557_reg[3]_i_1_n_3 ),
        .CO({\result_9_11_reg_557_reg[7]_i_1_n_3 ,\result_9_11_reg_557_reg[7]_i_1_n_4 ,\result_9_11_reg_557_reg[7]_i_1_n_5 ,\result_9_11_reg_557_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_11_reg_557_reg[31] [7:4]),
        .S({\result_9_11_reg_557[7]_i_2_n_3 ,\result_9_11_reg_557[7]_i_3_n_3 ,\result_9_11_reg_557[7]_i_4_n_3 ,\result_9_11_reg_557[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_13_reg_568[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_13_reg_568[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_13_reg_568[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_13_reg_568[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_13_reg_568[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_13_reg_568[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_13_reg_568[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_13_reg_568[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_13_reg_568[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_13_reg_568[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_13_reg_568[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_13_reg_568[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_13_reg_568[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_13_reg_568[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_13_reg_568[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_13_reg_568[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_13_reg_568[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_13_reg_568[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_13_reg_568[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_13_reg_568[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_13_reg_568[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_13_reg_568[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_13_reg_568[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_13_reg_568[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_13_reg_568[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_13_reg_568[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_13_reg_568[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_13_reg_568[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_13_reg_568[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_13_reg_568[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_13_reg_568[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_13_reg_568[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_13_reg_568[7]_i_5_n_3 ));
  CARRY4 \result_9_13_reg_568_reg[11]_i_1 
       (.CI(\result_9_13_reg_568_reg[7]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[11]_i_1_n_3 ,\result_9_13_reg_568_reg[11]_i_1_n_4 ,\result_9_13_reg_568_reg[11]_i_1_n_5 ,\result_9_13_reg_568_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [11:8]),
        .S({\result_9_13_reg_568[11]_i_2_n_3 ,\result_9_13_reg_568[11]_i_3_n_3 ,\result_9_13_reg_568[11]_i_4_n_3 ,\result_9_13_reg_568[11]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[15]_i_1 
       (.CI(\result_9_13_reg_568_reg[11]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[15]_i_1_n_3 ,\result_9_13_reg_568_reg[15]_i_1_n_4 ,\result_9_13_reg_568_reg[15]_i_1_n_5 ,\result_9_13_reg_568_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [15:12]),
        .S({\result_9_13_reg_568[15]_i_2_n_3 ,\result_9_13_reg_568[15]_i_3_n_3 ,\result_9_13_reg_568[15]_i_4_n_3 ,\result_9_13_reg_568[15]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[19]_i_1 
       (.CI(\result_9_13_reg_568_reg[15]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[19]_i_1_n_3 ,\result_9_13_reg_568_reg[19]_i_1_n_4 ,\result_9_13_reg_568_reg[19]_i_1_n_5 ,\result_9_13_reg_568_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [19:16]),
        .S({\result_9_13_reg_568[19]_i_2_n_3 ,\result_9_13_reg_568[19]_i_3_n_3 ,\result_9_13_reg_568[19]_i_4_n_3 ,\result_9_13_reg_568[19]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[23]_i_1 
       (.CI(\result_9_13_reg_568_reg[19]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[23]_i_1_n_3 ,\result_9_13_reg_568_reg[23]_i_1_n_4 ,\result_9_13_reg_568_reg[23]_i_1_n_5 ,\result_9_13_reg_568_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [23:20]),
        .S({\result_9_13_reg_568[23]_i_2_n_3 ,\result_9_13_reg_568[23]_i_3_n_3 ,\result_9_13_reg_568[23]_i_4_n_3 ,\result_9_13_reg_568[23]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[27]_i_1 
       (.CI(\result_9_13_reg_568_reg[23]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[27]_i_1_n_3 ,\result_9_13_reg_568_reg[27]_i_1_n_4 ,\result_9_13_reg_568_reg[27]_i_1_n_5 ,\result_9_13_reg_568_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [27:24]),
        .S({\result_9_13_reg_568[27]_i_2_n_3 ,\result_9_13_reg_568[27]_i_3_n_3 ,\result_9_13_reg_568[27]_i_4_n_3 ,\result_9_13_reg_568[27]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[31]_i_2 
       (.CI(\result_9_13_reg_568_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_13_reg_568_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_13_reg_568_reg[31]_i_2_n_4 ,\result_9_13_reg_568_reg[31]_i_2_n_5 ,\result_9_13_reg_568_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [31:28]),
        .S({\result_9_13_reg_568[31]_i_3_n_3 ,\result_9_13_reg_568[31]_i_4_n_3 ,\result_9_13_reg_568[31]_i_5_n_3 ,\result_9_13_reg_568[31]_i_6_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_13_reg_568_reg[3]_i_1_n_3 ,\result_9_13_reg_568_reg[3]_i_1_n_4 ,\result_9_13_reg_568_reg[3]_i_1_n_5 ,\result_9_13_reg_568_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [3:0]),
        .S({\result_9_13_reg_568[3]_i_2_n_3 ,\result_9_13_reg_568[3]_i_3_n_3 ,\result_9_13_reg_568[3]_i_4_n_3 ,\result_9_13_reg_568[3]_i_5_n_3 }));
  CARRY4 \result_9_13_reg_568_reg[7]_i_1 
       (.CI(\result_9_13_reg_568_reg[3]_i_1_n_3 ),
        .CO({\result_9_13_reg_568_reg[7]_i_1_n_3 ,\result_9_13_reg_568_reg[7]_i_1_n_4 ,\result_9_13_reg_568_reg[7]_i_1_n_5 ,\result_9_13_reg_568_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_13_reg_568_reg[31] [7:4]),
        .S({\result_9_13_reg_568[7]_i_2_n_3 ,\result_9_13_reg_568[7]_i_3_n_3 ,\result_9_13_reg_568[7]_i_4_n_3 ,\result_9_13_reg_568[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_15_reg_579[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_15_reg_579[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_15_reg_579[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_15_reg_579[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_15_reg_579[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_15_reg_579[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_15_reg_579[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_15_reg_579[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_15_reg_579[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_15_reg_579[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_15_reg_579[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_15_reg_579[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_15_reg_579[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_15_reg_579[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_15_reg_579[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_15_reg_579[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_15_reg_579[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_15_reg_579[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_15_reg_579[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_15_reg_579[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_15_reg_579[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_15_reg_579[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_15_reg_579[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_15_reg_579[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_15_reg_579[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_15_reg_579[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_15_reg_579[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_15_reg_579[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_15_reg_579[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_15_reg_579[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_15_reg_579[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_15_reg_579[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_15_reg_579[7]_i_5_n_3 ));
  CARRY4 \result_9_15_reg_579_reg[11]_i_1 
       (.CI(\result_9_15_reg_579_reg[7]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[11]_i_1_n_3 ,\result_9_15_reg_579_reg[11]_i_1_n_4 ,\result_9_15_reg_579_reg[11]_i_1_n_5 ,\result_9_15_reg_579_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [11:8]),
        .S({\result_9_15_reg_579[11]_i_2_n_3 ,\result_9_15_reg_579[11]_i_3_n_3 ,\result_9_15_reg_579[11]_i_4_n_3 ,\result_9_15_reg_579[11]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[15]_i_1 
       (.CI(\result_9_15_reg_579_reg[11]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[15]_i_1_n_3 ,\result_9_15_reg_579_reg[15]_i_1_n_4 ,\result_9_15_reg_579_reg[15]_i_1_n_5 ,\result_9_15_reg_579_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [15:12]),
        .S({\result_9_15_reg_579[15]_i_2_n_3 ,\result_9_15_reg_579[15]_i_3_n_3 ,\result_9_15_reg_579[15]_i_4_n_3 ,\result_9_15_reg_579[15]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[19]_i_1 
       (.CI(\result_9_15_reg_579_reg[15]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[19]_i_1_n_3 ,\result_9_15_reg_579_reg[19]_i_1_n_4 ,\result_9_15_reg_579_reg[19]_i_1_n_5 ,\result_9_15_reg_579_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [19:16]),
        .S({\result_9_15_reg_579[19]_i_2_n_3 ,\result_9_15_reg_579[19]_i_3_n_3 ,\result_9_15_reg_579[19]_i_4_n_3 ,\result_9_15_reg_579[19]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[23]_i_1 
       (.CI(\result_9_15_reg_579_reg[19]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[23]_i_1_n_3 ,\result_9_15_reg_579_reg[23]_i_1_n_4 ,\result_9_15_reg_579_reg[23]_i_1_n_5 ,\result_9_15_reg_579_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [23:20]),
        .S({\result_9_15_reg_579[23]_i_2_n_3 ,\result_9_15_reg_579[23]_i_3_n_3 ,\result_9_15_reg_579[23]_i_4_n_3 ,\result_9_15_reg_579[23]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[27]_i_1 
       (.CI(\result_9_15_reg_579_reg[23]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[27]_i_1_n_3 ,\result_9_15_reg_579_reg[27]_i_1_n_4 ,\result_9_15_reg_579_reg[27]_i_1_n_5 ,\result_9_15_reg_579_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [27:24]),
        .S({\result_9_15_reg_579[27]_i_2_n_3 ,\result_9_15_reg_579[27]_i_3_n_3 ,\result_9_15_reg_579[27]_i_4_n_3 ,\result_9_15_reg_579[27]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[31]_i_2 
       (.CI(\result_9_15_reg_579_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_15_reg_579_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_15_reg_579_reg[31]_i_2_n_4 ,\result_9_15_reg_579_reg[31]_i_2_n_5 ,\result_9_15_reg_579_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [31:28]),
        .S({\result_9_15_reg_579[31]_i_3_n_3 ,\result_9_15_reg_579[31]_i_4_n_3 ,\result_9_15_reg_579[31]_i_5_n_3 ,\result_9_15_reg_579[31]_i_6_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_15_reg_579_reg[3]_i_1_n_3 ,\result_9_15_reg_579_reg[3]_i_1_n_4 ,\result_9_15_reg_579_reg[3]_i_1_n_5 ,\result_9_15_reg_579_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [3:0]),
        .S({\result_9_15_reg_579[3]_i_2_n_3 ,\result_9_15_reg_579[3]_i_3_n_3 ,\result_9_15_reg_579[3]_i_4_n_3 ,\result_9_15_reg_579[3]_i_5_n_3 }));
  CARRY4 \result_9_15_reg_579_reg[7]_i_1 
       (.CI(\result_9_15_reg_579_reg[3]_i_1_n_3 ),
        .CO({\result_9_15_reg_579_reg[7]_i_1_n_3 ,\result_9_15_reg_579_reg[7]_i_1_n_4 ,\result_9_15_reg_579_reg[7]_i_1_n_5 ,\result_9_15_reg_579_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_15_reg_579_reg[31] [7:4]),
        .S({\result_9_15_reg_579[7]_i_2_n_3 ,\result_9_15_reg_579[7]_i_3_n_3 ,\result_9_15_reg_579[7]_i_4_n_3 ,\result_9_15_reg_579[7]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [11]),
        .I1(\result_9_13_reg_568_reg[31]_0 [11]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [11]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [11]),
        .O(\result_9_17_reg_590[11]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [11]),
        .I1(\result_9_9_reg_524_reg[31]_0 [11]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [11]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [11]),
        .O(\result_9_17_reg_590[11]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[11]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[11]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [11]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [11]),
        .I5(Q),
        .O(\result_9_17_reg_590[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [10]),
        .I1(\result_9_13_reg_568_reg[31]_0 [10]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [10]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [10]),
        .O(\result_9_17_reg_590[11]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [10]),
        .I1(\result_9_9_reg_524_reg[31]_0 [10]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [10]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [10]),
        .O(\result_9_17_reg_590[11]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [9]),
        .I1(\result_9_13_reg_568_reg[31]_0 [9]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [9]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [9]),
        .O(\result_9_17_reg_590[11]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [9]),
        .I1(\result_9_9_reg_524_reg[31]_0 [9]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [9]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [9]),
        .O(\result_9_17_reg_590[11]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [8]),
        .I1(\result_9_13_reg_568_reg[31]_0 [8]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [8]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [8]),
        .O(\result_9_17_reg_590[11]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[11]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [8]),
        .I1(\result_9_9_reg_524_reg[31]_0 [8]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [8]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [8]),
        .O(\result_9_17_reg_590[11]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[11]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[11]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [10]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [10]),
        .I5(Q),
        .O(\result_9_17_reg_590[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[11]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[11]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [9]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [9]),
        .I5(Q),
        .O(\result_9_17_reg_590[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[11]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[11]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [8]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [8]),
        .I5(Q),
        .O(\result_9_17_reg_590[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[11]_i_6 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_17_reg_590[11]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[11]_i_7 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_17_reg_590[11]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[11]_i_8 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_17_reg_590[11]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[11]_i_9 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_17_reg_590[11]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [15]),
        .I1(\result_9_13_reg_568_reg[31]_0 [15]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [15]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [15]),
        .O(\result_9_17_reg_590[15]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [15]),
        .I1(\result_9_9_reg_524_reg[31]_0 [15]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [15]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [15]),
        .O(\result_9_17_reg_590[15]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[15]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[15]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [15]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [15]),
        .I5(Q),
        .O(\result_9_17_reg_590[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [14]),
        .I1(\result_9_13_reg_568_reg[31]_0 [14]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [14]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [14]),
        .O(\result_9_17_reg_590[15]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [14]),
        .I1(\result_9_9_reg_524_reg[31]_0 [14]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [14]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [14]),
        .O(\result_9_17_reg_590[15]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [13]),
        .I1(\result_9_13_reg_568_reg[31]_0 [13]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [13]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [13]),
        .O(\result_9_17_reg_590[15]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [13]),
        .I1(\result_9_9_reg_524_reg[31]_0 [13]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [13]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [13]),
        .O(\result_9_17_reg_590[15]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [12]),
        .I1(\result_9_13_reg_568_reg[31]_0 [12]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [12]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [12]),
        .O(\result_9_17_reg_590[15]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[15]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [12]),
        .I1(\result_9_9_reg_524_reg[31]_0 [12]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [12]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [12]),
        .O(\result_9_17_reg_590[15]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[15]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[15]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [14]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [14]),
        .I5(Q),
        .O(\result_9_17_reg_590[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[15]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[15]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [13]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [13]),
        .I5(Q),
        .O(\result_9_17_reg_590[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[15]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[15]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [12]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [12]),
        .I5(Q),
        .O(\result_9_17_reg_590[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[15]_i_6 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_17_reg_590[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[15]_i_7 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_17_reg_590[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[15]_i_8 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_17_reg_590[15]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[15]_i_9 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_17_reg_590[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [19]),
        .I1(\result_9_13_reg_568_reg[31]_0 [19]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [19]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [19]),
        .O(\result_9_17_reg_590[19]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [19]),
        .I1(\result_9_9_reg_524_reg[31]_0 [19]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [19]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [19]),
        .O(\result_9_17_reg_590[19]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[19]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[19]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [19]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [19]),
        .I5(Q),
        .O(\result_9_17_reg_590[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [18]),
        .I1(\result_9_13_reg_568_reg[31]_0 [18]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [18]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [18]),
        .O(\result_9_17_reg_590[19]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [18]),
        .I1(\result_9_9_reg_524_reg[31]_0 [18]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [18]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [18]),
        .O(\result_9_17_reg_590[19]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [17]),
        .I1(\result_9_13_reg_568_reg[31]_0 [17]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [17]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [17]),
        .O(\result_9_17_reg_590[19]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [17]),
        .I1(\result_9_9_reg_524_reg[31]_0 [17]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [17]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [17]),
        .O(\result_9_17_reg_590[19]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [16]),
        .I1(\result_9_13_reg_568_reg[31]_0 [16]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [16]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [16]),
        .O(\result_9_17_reg_590[19]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[19]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [16]),
        .I1(\result_9_9_reg_524_reg[31]_0 [16]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [16]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [16]),
        .O(\result_9_17_reg_590[19]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[19]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[19]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [18]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [18]),
        .I5(Q),
        .O(\result_9_17_reg_590[19]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[19]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[19]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [17]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [17]),
        .I5(Q),
        .O(\result_9_17_reg_590[19]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[19]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[19]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [16]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [16]),
        .I5(Q),
        .O(\result_9_17_reg_590[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[19]_i_6 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_17_reg_590[19]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[19]_i_7 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_17_reg_590[19]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[19]_i_8 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_17_reg_590[19]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[19]_i_9 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_17_reg_590[19]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [23]),
        .I1(\result_9_13_reg_568_reg[31]_0 [23]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [23]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [23]),
        .O(\result_9_17_reg_590[23]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [23]),
        .I1(\result_9_9_reg_524_reg[31]_0 [23]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [23]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [23]),
        .O(\result_9_17_reg_590[23]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[23]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[23]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [23]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [23]),
        .I5(Q),
        .O(\result_9_17_reg_590[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [22]),
        .I1(\result_9_13_reg_568_reg[31]_0 [22]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [22]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [22]),
        .O(\result_9_17_reg_590[23]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [22]),
        .I1(\result_9_9_reg_524_reg[31]_0 [22]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [22]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [22]),
        .O(\result_9_17_reg_590[23]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [21]),
        .I1(\result_9_13_reg_568_reg[31]_0 [21]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [21]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [21]),
        .O(\result_9_17_reg_590[23]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [21]),
        .I1(\result_9_9_reg_524_reg[31]_0 [21]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [21]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [21]),
        .O(\result_9_17_reg_590[23]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [20]),
        .I1(\result_9_13_reg_568_reg[31]_0 [20]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [20]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [20]),
        .O(\result_9_17_reg_590[23]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[23]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [20]),
        .I1(\result_9_9_reg_524_reg[31]_0 [20]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [20]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [20]),
        .O(\result_9_17_reg_590[23]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[23]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[23]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [22]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [22]),
        .I5(Q),
        .O(\result_9_17_reg_590[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[23]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[23]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [21]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [21]),
        .I5(Q),
        .O(\result_9_17_reg_590[23]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[23]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[23]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [20]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [20]),
        .I5(Q),
        .O(\result_9_17_reg_590[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[23]_i_6 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_17_reg_590[23]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[23]_i_7 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_17_reg_590[23]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[23]_i_8 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_17_reg_590[23]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[23]_i_9 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_17_reg_590[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [27]),
        .I1(\result_9_13_reg_568_reg[31]_0 [27]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [27]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [27]),
        .O(\result_9_17_reg_590[27]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [27]),
        .I1(\result_9_9_reg_524_reg[31]_0 [27]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [27]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [27]),
        .O(\result_9_17_reg_590[27]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[27]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[27]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [27]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [27]),
        .I5(Q),
        .O(\result_9_17_reg_590[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [26]),
        .I1(\result_9_13_reg_568_reg[31]_0 [26]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [26]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [26]),
        .O(\result_9_17_reg_590[27]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [26]),
        .I1(\result_9_9_reg_524_reg[31]_0 [26]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [26]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [26]),
        .O(\result_9_17_reg_590[27]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [25]),
        .I1(\result_9_13_reg_568_reg[31]_0 [25]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [25]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [25]),
        .O(\result_9_17_reg_590[27]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [25]),
        .I1(\result_9_9_reg_524_reg[31]_0 [25]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [25]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [25]),
        .O(\result_9_17_reg_590[27]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [24]),
        .I1(\result_9_13_reg_568_reg[31]_0 [24]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [24]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [24]),
        .O(\result_9_17_reg_590[27]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[27]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [24]),
        .I1(\result_9_9_reg_524_reg[31]_0 [24]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [24]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [24]),
        .O(\result_9_17_reg_590[27]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[27]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[27]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [26]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [26]),
        .I5(Q),
        .O(\result_9_17_reg_590[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[27]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[27]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [25]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [25]),
        .I5(Q),
        .O(\result_9_17_reg_590[27]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[27]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[27]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [24]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [24]),
        .I5(Q),
        .O(\result_9_17_reg_590[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[27]_i_6 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_17_reg_590[27]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[27]_i_7 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_17_reg_590[27]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[27]_i_8 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_17_reg_590[27]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[27]_i_9 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_17_reg_590[27]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[31]_i_10 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_17_reg_590[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[31]_i_14 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[31]_i_26_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [31]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [31]),
        .I5(Q),
        .O(\result_9_17_reg_590[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [30]),
        .I1(\result_9_13_reg_568_reg[31]_0 [30]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [30]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [30]),
        .O(\result_9_17_reg_590[31]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [30]),
        .I1(\result_9_9_reg_524_reg[31]_0 [30]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [30]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [30]),
        .O(\result_9_17_reg_590[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [29]),
        .I1(\result_9_13_reg_568_reg[31]_0 [29]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [29]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [29]),
        .O(\result_9_17_reg_590[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [29]),
        .I1(\result_9_9_reg_524_reg[31]_0 [29]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [29]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [29]),
        .O(\result_9_17_reg_590[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [28]),
        .I1(\result_9_13_reg_568_reg[31]_0 [28]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [28]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [28]),
        .O(\result_9_17_reg_590[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [28]),
        .I1(\result_9_9_reg_524_reg[31]_0 [28]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [28]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [28]),
        .O(\result_9_17_reg_590[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_27 
       (.I0(\result_9_11_reg_557_reg[31]_0 [31]),
        .I1(\result_9_13_reg_568_reg[31]_0 [31]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [31]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [31]),
        .O(\result_9_17_reg_590[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[31]_i_28 
       (.I0(\result_9_7_reg_513_reg[31]_0 [31]),
        .I1(\result_9_9_reg_524_reg[31]_0 [31]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [31]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [31]),
        .O(\result_9_17_reg_590[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[31]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[31]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [30]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [30]),
        .I5(Q),
        .O(\result_9_17_reg_590[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[31]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[31]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [29]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [29]),
        .I5(Q),
        .O(\result_9_17_reg_590[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[31]_i_6 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[31]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [28]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [28]),
        .I5(Q),
        .O(\result_9_17_reg_590[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[31]_i_7 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_17_reg_590[31]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[31]_i_8 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_17_reg_590[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[31]_i_9 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_17_reg_590[31]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [3]),
        .I1(\result_9_13_reg_568_reg[31]_0 [3]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [3]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [3]),
        .O(\result_9_17_reg_590[3]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [3]),
        .I1(\result_9_9_reg_524_reg[31]_0 [3]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [3]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [3]),
        .O(\result_9_17_reg_590[3]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[3]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[3]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [3]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [3]),
        .I5(Q),
        .O(\result_9_17_reg_590[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [2]),
        .I1(\result_9_13_reg_568_reg[31]_0 [2]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [2]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [2]),
        .O(\result_9_17_reg_590[3]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [2]),
        .I1(\result_9_9_reg_524_reg[31]_0 [2]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [2]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [2]),
        .O(\result_9_17_reg_590[3]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [1]),
        .I1(\result_9_13_reg_568_reg[31]_0 [1]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [1]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [1]),
        .O(\result_9_17_reg_590[3]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [1]),
        .I1(\result_9_9_reg_524_reg[31]_0 [1]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [1]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [1]),
        .O(\result_9_17_reg_590[3]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [0]),
        .I1(\result_9_13_reg_568_reg[31]_0 [0]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [0]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [0]),
        .O(\result_9_17_reg_590[3]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[3]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [0]),
        .I1(\result_9_9_reg_524_reg[31]_0 [0]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [0]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [0]),
        .O(\result_9_17_reg_590[3]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[3]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[3]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [2]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [2]),
        .I5(Q),
        .O(\result_9_17_reg_590[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[3]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[3]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [1]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [1]),
        .I5(Q),
        .O(\result_9_17_reg_590[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[3]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[3]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [0]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [0]),
        .I5(Q),
        .O(\result_9_17_reg_590[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[3]_i_6 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_17_reg_590[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[3]_i_7 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_17_reg_590[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[3]_i_8 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_17_reg_590[3]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[3]_i_9 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_17_reg_590[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_18 
       (.I0(\result_9_11_reg_557_reg[31]_0 [7]),
        .I1(\result_9_13_reg_568_reg[31]_0 [7]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [7]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [7]),
        .O(\result_9_17_reg_590[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_19 
       (.I0(\result_9_7_reg_513_reg[31]_0 [7]),
        .I1(\result_9_9_reg_524_reg[31]_0 [7]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [7]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [7]),
        .O(\result_9_17_reg_590[7]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[7]_i_2 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[7]_i_10_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [7]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [7]),
        .I5(Q),
        .O(\result_9_17_reg_590[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_20 
       (.I0(\result_9_11_reg_557_reg[31]_0 [6]),
        .I1(\result_9_13_reg_568_reg[31]_0 [6]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [6]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [6]),
        .O(\result_9_17_reg_590[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_21 
       (.I0(\result_9_7_reg_513_reg[31]_0 [6]),
        .I1(\result_9_9_reg_524_reg[31]_0 [6]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [6]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [6]),
        .O(\result_9_17_reg_590[7]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_22 
       (.I0(\result_9_11_reg_557_reg[31]_0 [5]),
        .I1(\result_9_13_reg_568_reg[31]_0 [5]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [5]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [5]),
        .O(\result_9_17_reg_590[7]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_23 
       (.I0(\result_9_7_reg_513_reg[31]_0 [5]),
        .I1(\result_9_9_reg_524_reg[31]_0 [5]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [5]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [5]),
        .O(\result_9_17_reg_590[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_24 
       (.I0(\result_9_11_reg_557_reg[31]_0 [4]),
        .I1(\result_9_13_reg_568_reg[31]_0 [4]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_15_reg_579_reg[31]_0 [4]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_17_reg_590_reg[31] [4]),
        .O(\result_9_17_reg_590[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result_9_17_reg_590[7]_i_25 
       (.I0(\result_9_7_reg_513_reg[31]_0 [4]),
        .I1(\result_9_9_reg_524_reg[31]_0 [4]),
        .I2(\i1_reg_601_reg[3] [1]),
        .I3(\result_9_20_reg_535_reg[31]_0 [4]),
        .I4(\i1_reg_601_reg[3] [0]),
        .I5(\result_9_3_reg_546_reg[31]_0 [4]),
        .O(\result_9_17_reg_590[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[7]_i_3 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[7]_i_11_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [6]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [6]),
        .I5(Q),
        .O(\result_9_17_reg_590[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[7]_i_4 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[7]_i_12_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [5]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [5]),
        .I5(Q),
        .O(\result_9_17_reg_590[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE444E4)) 
    \result_9_17_reg_590[7]_i_5 
       (.I0(\i1_reg_601_reg[3] [3]),
        .I1(\result_9_17_reg_590_reg[7]_i_13_n_3 ),
        .I2(\result_8_2_reg_502_reg[31]_0 [4]),
        .I3(\i1_reg_601_reg[3] [0]),
        .I4(\result_9_2_reg_491_reg[31]_0 [4]),
        .I5(Q),
        .O(\result_9_17_reg_590[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[7]_i_6 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_17_reg_590[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[7]_i_7 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_17_reg_590[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[7]_i_8 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_17_reg_590[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_17_reg_590[7]_i_9 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_17_reg_590[7]_i_9_n_3 ));
  CARRY4 \result_9_17_reg_590_reg[11]_i_1 
       (.CI(\result_9_17_reg_590_reg[7]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[11]_i_1_n_3 ,\result_9_17_reg_590_reg[11]_i_1_n_4 ,\result_9_17_reg_590_reg[11]_i_1_n_5 ,\result_9_17_reg_590_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(out[11:8]),
        .S({\result_9_17_reg_590[11]_i_6_n_3 ,\result_9_17_reg_590[11]_i_7_n_3 ,\result_9_17_reg_590[11]_i_8_n_3 ,\result_9_17_reg_590[11]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[11]_i_10 
       (.I0(\result_9_17_reg_590[11]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[11]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[11]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[11]_i_11 
       (.I0(\result_9_17_reg_590[11]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[11]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[11]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[11]_i_12 
       (.I0(\result_9_17_reg_590[11]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[11]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[11]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[11]_i_13 
       (.I0(\result_9_17_reg_590[11]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[11]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[11]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[15]_i_1 
       (.CI(\result_9_17_reg_590_reg[11]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[15]_i_1_n_3 ,\result_9_17_reg_590_reg[15]_i_1_n_4 ,\result_9_17_reg_590_reg[15]_i_1_n_5 ,\result_9_17_reg_590_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(out[15:12]),
        .S({\result_9_17_reg_590[15]_i_6_n_3 ,\result_9_17_reg_590[15]_i_7_n_3 ,\result_9_17_reg_590[15]_i_8_n_3 ,\result_9_17_reg_590[15]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[15]_i_10 
       (.I0(\result_9_17_reg_590[15]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[15]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[15]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[15]_i_11 
       (.I0(\result_9_17_reg_590[15]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[15]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[15]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[15]_i_12 
       (.I0(\result_9_17_reg_590[15]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[15]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[15]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[15]_i_13 
       (.I0(\result_9_17_reg_590[15]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[15]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[15]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[19]_i_1 
       (.CI(\result_9_17_reg_590_reg[15]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[19]_i_1_n_3 ,\result_9_17_reg_590_reg[19]_i_1_n_4 ,\result_9_17_reg_590_reg[19]_i_1_n_5 ,\result_9_17_reg_590_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(out[19:16]),
        .S({\result_9_17_reg_590[19]_i_6_n_3 ,\result_9_17_reg_590[19]_i_7_n_3 ,\result_9_17_reg_590[19]_i_8_n_3 ,\result_9_17_reg_590[19]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[19]_i_10 
       (.I0(\result_9_17_reg_590[19]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[19]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[19]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[19]_i_11 
       (.I0(\result_9_17_reg_590[19]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[19]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[19]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[19]_i_12 
       (.I0(\result_9_17_reg_590[19]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[19]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[19]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[19]_i_13 
       (.I0(\result_9_17_reg_590[19]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[19]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[19]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[23]_i_1 
       (.CI(\result_9_17_reg_590_reg[19]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[23]_i_1_n_3 ,\result_9_17_reg_590_reg[23]_i_1_n_4 ,\result_9_17_reg_590_reg[23]_i_1_n_5 ,\result_9_17_reg_590_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(out[23:20]),
        .S({\result_9_17_reg_590[23]_i_6_n_3 ,\result_9_17_reg_590[23]_i_7_n_3 ,\result_9_17_reg_590[23]_i_8_n_3 ,\result_9_17_reg_590[23]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[23]_i_10 
       (.I0(\result_9_17_reg_590[23]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[23]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[23]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[23]_i_11 
       (.I0(\result_9_17_reg_590[23]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[23]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[23]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[23]_i_12 
       (.I0(\result_9_17_reg_590[23]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[23]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[23]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[23]_i_13 
       (.I0(\result_9_17_reg_590[23]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[23]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[23]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[27]_i_1 
       (.CI(\result_9_17_reg_590_reg[23]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[27]_i_1_n_3 ,\result_9_17_reg_590_reg[27]_i_1_n_4 ,\result_9_17_reg_590_reg[27]_i_1_n_5 ,\result_9_17_reg_590_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(out[27:24]),
        .S({\result_9_17_reg_590[27]_i_6_n_3 ,\result_9_17_reg_590[27]_i_7_n_3 ,\result_9_17_reg_590[27]_i_8_n_3 ,\result_9_17_reg_590[27]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[27]_i_10 
       (.I0(\result_9_17_reg_590[27]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[27]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[27]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[27]_i_11 
       (.I0(\result_9_17_reg_590[27]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[27]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[27]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[27]_i_12 
       (.I0(\result_9_17_reg_590[27]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[27]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[27]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[27]_i_13 
       (.I0(\result_9_17_reg_590[27]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[27]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[27]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[31]_i_11 
       (.I0(\result_9_17_reg_590[31]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[31]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[31]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[31]_i_12 
       (.I0(\result_9_17_reg_590[31]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[31]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[31]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[31]_i_13 
       (.I0(\result_9_17_reg_590[31]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[31]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[31]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[31]_i_2 
       (.CI(\result_9_17_reg_590_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_17_reg_590_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_17_reg_590_reg[31]_i_2_n_4 ,\result_9_17_reg_590_reg[31]_i_2_n_5 ,\result_9_17_reg_590_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(out[31:28]),
        .S({\result_9_17_reg_590[31]_i_7_n_3 ,\result_9_17_reg_590[31]_i_8_n_3 ,\result_9_17_reg_590[31]_i_9_n_3 ,\result_9_17_reg_590[31]_i_10_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[31]_i_26 
       (.I0(\result_9_17_reg_590[31]_i_27_n_3 ),
        .I1(\result_9_17_reg_590[31]_i_28_n_3 ),
        .O(\result_9_17_reg_590_reg[31]_i_26_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_17_reg_590_reg[3]_i_1_n_3 ,\result_9_17_reg_590_reg[3]_i_1_n_4 ,\result_9_17_reg_590_reg[3]_i_1_n_5 ,\result_9_17_reg_590_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(out[3:0]),
        .S({\result_9_17_reg_590[3]_i_6_n_3 ,\result_9_17_reg_590[3]_i_7_n_3 ,\result_9_17_reg_590[3]_i_8_n_3 ,\result_9_17_reg_590[3]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[3]_i_10 
       (.I0(\result_9_17_reg_590[3]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[3]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[3]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[3]_i_11 
       (.I0(\result_9_17_reg_590[3]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[3]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[3]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[3]_i_12 
       (.I0(\result_9_17_reg_590[3]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[3]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[3]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[3]_i_13 
       (.I0(\result_9_17_reg_590[3]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[3]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[3]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  CARRY4 \result_9_17_reg_590_reg[7]_i_1 
       (.CI(\result_9_17_reg_590_reg[3]_i_1_n_3 ),
        .CO({\result_9_17_reg_590_reg[7]_i_1_n_3 ,\result_9_17_reg_590_reg[7]_i_1_n_4 ,\result_9_17_reg_590_reg[7]_i_1_n_5 ,\result_9_17_reg_590_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(out[7:4]),
        .S({\result_9_17_reg_590[7]_i_6_n_3 ,\result_9_17_reg_590[7]_i_7_n_3 ,\result_9_17_reg_590[7]_i_8_n_3 ,\result_9_17_reg_590[7]_i_9_n_3 }));
  MUXF7 \result_9_17_reg_590_reg[7]_i_10 
       (.I0(\result_9_17_reg_590[7]_i_18_n_3 ),
        .I1(\result_9_17_reg_590[7]_i_19_n_3 ),
        .O(\result_9_17_reg_590_reg[7]_i_10_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[7]_i_11 
       (.I0(\result_9_17_reg_590[7]_i_20_n_3 ),
        .I1(\result_9_17_reg_590[7]_i_21_n_3 ),
        .O(\result_9_17_reg_590_reg[7]_i_11_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[7]_i_12 
       (.I0(\result_9_17_reg_590[7]_i_22_n_3 ),
        .I1(\result_9_17_reg_590[7]_i_23_n_3 ),
        .O(\result_9_17_reg_590_reg[7]_i_12_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  MUXF7 \result_9_17_reg_590_reg[7]_i_13 
       (.I0(\result_9_17_reg_590[7]_i_24_n_3 ),
        .I1(\result_9_17_reg_590[7]_i_25_n_3 ),
        .O(\result_9_17_reg_590_reg[7]_i_13_n_3 ),
        .S(\i1_reg_601_reg[3] [2]));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_20_reg_535[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_20_reg_535[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_20_reg_535[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_20_reg_535[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_20_reg_535[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_20_reg_535[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_20_reg_535[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_20_reg_535[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_20_reg_535[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_20_reg_535[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_20_reg_535[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_20_reg_535[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_20_reg_535[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_20_reg_535[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_20_reg_535[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_20_reg_535[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_20_reg_535[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_20_reg_535[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_20_reg_535[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_20_reg_535[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_20_reg_535[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_20_reg_535[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_20_reg_535[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_20_reg_535[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_20_reg_535[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_20_reg_535[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_20_reg_535[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_20_reg_535[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_20_reg_535[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_20_reg_535[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_20_reg_535[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_20_reg_535[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_20_reg_535[7]_i_5_n_3 ));
  CARRY4 \result_9_20_reg_535_reg[11]_i_1 
       (.CI(\result_9_20_reg_535_reg[7]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[11]_i_1_n_3 ,\result_9_20_reg_535_reg[11]_i_1_n_4 ,\result_9_20_reg_535_reg[11]_i_1_n_5 ,\result_9_20_reg_535_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [11:8]),
        .S({\result_9_20_reg_535[11]_i_2_n_3 ,\result_9_20_reg_535[11]_i_3_n_3 ,\result_9_20_reg_535[11]_i_4_n_3 ,\result_9_20_reg_535[11]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[15]_i_1 
       (.CI(\result_9_20_reg_535_reg[11]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[15]_i_1_n_3 ,\result_9_20_reg_535_reg[15]_i_1_n_4 ,\result_9_20_reg_535_reg[15]_i_1_n_5 ,\result_9_20_reg_535_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [15:12]),
        .S({\result_9_20_reg_535[15]_i_2_n_3 ,\result_9_20_reg_535[15]_i_3_n_3 ,\result_9_20_reg_535[15]_i_4_n_3 ,\result_9_20_reg_535[15]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[19]_i_1 
       (.CI(\result_9_20_reg_535_reg[15]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[19]_i_1_n_3 ,\result_9_20_reg_535_reg[19]_i_1_n_4 ,\result_9_20_reg_535_reg[19]_i_1_n_5 ,\result_9_20_reg_535_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [19:16]),
        .S({\result_9_20_reg_535[19]_i_2_n_3 ,\result_9_20_reg_535[19]_i_3_n_3 ,\result_9_20_reg_535[19]_i_4_n_3 ,\result_9_20_reg_535[19]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[23]_i_1 
       (.CI(\result_9_20_reg_535_reg[19]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[23]_i_1_n_3 ,\result_9_20_reg_535_reg[23]_i_1_n_4 ,\result_9_20_reg_535_reg[23]_i_1_n_5 ,\result_9_20_reg_535_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [23:20]),
        .S({\result_9_20_reg_535[23]_i_2_n_3 ,\result_9_20_reg_535[23]_i_3_n_3 ,\result_9_20_reg_535[23]_i_4_n_3 ,\result_9_20_reg_535[23]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[27]_i_1 
       (.CI(\result_9_20_reg_535_reg[23]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[27]_i_1_n_3 ,\result_9_20_reg_535_reg[27]_i_1_n_4 ,\result_9_20_reg_535_reg[27]_i_1_n_5 ,\result_9_20_reg_535_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [27:24]),
        .S({\result_9_20_reg_535[27]_i_2_n_3 ,\result_9_20_reg_535[27]_i_3_n_3 ,\result_9_20_reg_535[27]_i_4_n_3 ,\result_9_20_reg_535[27]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[31]_i_2 
       (.CI(\result_9_20_reg_535_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_20_reg_535_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_20_reg_535_reg[31]_i_2_n_4 ,\result_9_20_reg_535_reg[31]_i_2_n_5 ,\result_9_20_reg_535_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [31:28]),
        .S({\result_9_20_reg_535[31]_i_3_n_3 ,\result_9_20_reg_535[31]_i_4_n_3 ,\result_9_20_reg_535[31]_i_5_n_3 ,\result_9_20_reg_535[31]_i_6_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_20_reg_535_reg[3]_i_1_n_3 ,\result_9_20_reg_535_reg[3]_i_1_n_4 ,\result_9_20_reg_535_reg[3]_i_1_n_5 ,\result_9_20_reg_535_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [3:0]),
        .S({\result_9_20_reg_535[3]_i_2_n_3 ,\result_9_20_reg_535[3]_i_3_n_3 ,\result_9_20_reg_535[3]_i_4_n_3 ,\result_9_20_reg_535[3]_i_5_n_3 }));
  CARRY4 \result_9_20_reg_535_reg[7]_i_1 
       (.CI(\result_9_20_reg_535_reg[3]_i_1_n_3 ),
        .CO({\result_9_20_reg_535_reg[7]_i_1_n_3 ,\result_9_20_reg_535_reg[7]_i_1_n_4 ,\result_9_20_reg_535_reg[7]_i_1_n_5 ,\result_9_20_reg_535_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_20_reg_535_reg[31] [7:4]),
        .S({\result_9_20_reg_535[7]_i_2_n_3 ,\result_9_20_reg_535[7]_i_3_n_3 ,\result_9_20_reg_535[7]_i_4_n_3 ,\result_9_20_reg_535[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_2_reg_491[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_2_reg_491[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_2_reg_491[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_2_reg_491[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_2_reg_491[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_2_reg_491[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_2_reg_491[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_2_reg_491[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_2_reg_491[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_2_reg_491[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_2_reg_491[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_2_reg_491[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_2_reg_491[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_2_reg_491[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_2_reg_491[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_2_reg_491[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_2_reg_491[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_2_reg_491[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_2_reg_491[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_2_reg_491[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_2_reg_491[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_2_reg_491[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_2_reg_491[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_2_reg_491[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_2_reg_491[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_2_reg_491[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_2_reg_491[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_2_reg_491[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_2_reg_491[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_2_reg_491[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_2_reg_491[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_2_reg_491[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_2_reg_491[7]_i_5_n_3 ));
  CARRY4 \result_9_2_reg_491_reg[11]_i_1 
       (.CI(\result_9_2_reg_491_reg[7]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[11]_i_1_n_3 ,\result_9_2_reg_491_reg[11]_i_1_n_4 ,\result_9_2_reg_491_reg[11]_i_1_n_5 ,\result_9_2_reg_491_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [11:8]),
        .S({\result_9_2_reg_491[11]_i_2_n_3 ,\result_9_2_reg_491[11]_i_3_n_3 ,\result_9_2_reg_491[11]_i_4_n_3 ,\result_9_2_reg_491[11]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[15]_i_1 
       (.CI(\result_9_2_reg_491_reg[11]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[15]_i_1_n_3 ,\result_9_2_reg_491_reg[15]_i_1_n_4 ,\result_9_2_reg_491_reg[15]_i_1_n_5 ,\result_9_2_reg_491_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [15:12]),
        .S({\result_9_2_reg_491[15]_i_2_n_3 ,\result_9_2_reg_491[15]_i_3_n_3 ,\result_9_2_reg_491[15]_i_4_n_3 ,\result_9_2_reg_491[15]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[19]_i_1 
       (.CI(\result_9_2_reg_491_reg[15]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[19]_i_1_n_3 ,\result_9_2_reg_491_reg[19]_i_1_n_4 ,\result_9_2_reg_491_reg[19]_i_1_n_5 ,\result_9_2_reg_491_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [19:16]),
        .S({\result_9_2_reg_491[19]_i_2_n_3 ,\result_9_2_reg_491[19]_i_3_n_3 ,\result_9_2_reg_491[19]_i_4_n_3 ,\result_9_2_reg_491[19]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[23]_i_1 
       (.CI(\result_9_2_reg_491_reg[19]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[23]_i_1_n_3 ,\result_9_2_reg_491_reg[23]_i_1_n_4 ,\result_9_2_reg_491_reg[23]_i_1_n_5 ,\result_9_2_reg_491_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [23:20]),
        .S({\result_9_2_reg_491[23]_i_2_n_3 ,\result_9_2_reg_491[23]_i_3_n_3 ,\result_9_2_reg_491[23]_i_4_n_3 ,\result_9_2_reg_491[23]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[27]_i_1 
       (.CI(\result_9_2_reg_491_reg[23]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[27]_i_1_n_3 ,\result_9_2_reg_491_reg[27]_i_1_n_4 ,\result_9_2_reg_491_reg[27]_i_1_n_5 ,\result_9_2_reg_491_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [27:24]),
        .S({\result_9_2_reg_491[27]_i_2_n_3 ,\result_9_2_reg_491[27]_i_3_n_3 ,\result_9_2_reg_491[27]_i_4_n_3 ,\result_9_2_reg_491[27]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[31]_i_2 
       (.CI(\result_9_2_reg_491_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_2_reg_491_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_2_reg_491_reg[31]_i_2_n_4 ,\result_9_2_reg_491_reg[31]_i_2_n_5 ,\result_9_2_reg_491_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [31:28]),
        .S({\result_9_2_reg_491[31]_i_3_n_3 ,\result_9_2_reg_491[31]_i_4_n_3 ,\result_9_2_reg_491[31]_i_5_n_3 ,\result_9_2_reg_491[31]_i_6_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_2_reg_491_reg[3]_i_1_n_3 ,\result_9_2_reg_491_reg[3]_i_1_n_4 ,\result_9_2_reg_491_reg[3]_i_1_n_5 ,\result_9_2_reg_491_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [3:0]),
        .S({\result_9_2_reg_491[3]_i_2_n_3 ,\result_9_2_reg_491[3]_i_3_n_3 ,\result_9_2_reg_491[3]_i_4_n_3 ,\result_9_2_reg_491[3]_i_5_n_3 }));
  CARRY4 \result_9_2_reg_491_reg[7]_i_1 
       (.CI(\result_9_2_reg_491_reg[3]_i_1_n_3 ),
        .CO({\result_9_2_reg_491_reg[7]_i_1_n_3 ,\result_9_2_reg_491_reg[7]_i_1_n_4 ,\result_9_2_reg_491_reg[7]_i_1_n_5 ,\result_9_2_reg_491_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_2_reg_491_reg[31] [7:4]),
        .S({\result_9_2_reg_491[7]_i_2_n_3 ,\result_9_2_reg_491[7]_i_3_n_3 ,\result_9_2_reg_491[7]_i_4_n_3 ,\result_9_2_reg_491[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_3_reg_546[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_3_reg_546[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_3_reg_546[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_3_reg_546[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_3_reg_546[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_3_reg_546[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_3_reg_546[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_3_reg_546[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_3_reg_546[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_3_reg_546[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_3_reg_546[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_3_reg_546[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_3_reg_546[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_3_reg_546[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_3_reg_546[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_3_reg_546[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_3_reg_546[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_3_reg_546[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_3_reg_546[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_3_reg_546[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_3_reg_546[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_3_reg_546[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_3_reg_546[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_3_reg_546[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_3_reg_546[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_3_reg_546[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_3_reg_546[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_3_reg_546[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_3_reg_546[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_3_reg_546[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_3_reg_546[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_3_reg_546[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_3_reg_546[7]_i_5_n_3 ));
  CARRY4 \result_9_3_reg_546_reg[11]_i_1 
       (.CI(\result_9_3_reg_546_reg[7]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[11]_i_1_n_3 ,\result_9_3_reg_546_reg[11]_i_1_n_4 ,\result_9_3_reg_546_reg[11]_i_1_n_5 ,\result_9_3_reg_546_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [11:8]),
        .S({\result_9_3_reg_546[11]_i_2_n_3 ,\result_9_3_reg_546[11]_i_3_n_3 ,\result_9_3_reg_546[11]_i_4_n_3 ,\result_9_3_reg_546[11]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[15]_i_1 
       (.CI(\result_9_3_reg_546_reg[11]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[15]_i_1_n_3 ,\result_9_3_reg_546_reg[15]_i_1_n_4 ,\result_9_3_reg_546_reg[15]_i_1_n_5 ,\result_9_3_reg_546_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [15:12]),
        .S({\result_9_3_reg_546[15]_i_2_n_3 ,\result_9_3_reg_546[15]_i_3_n_3 ,\result_9_3_reg_546[15]_i_4_n_3 ,\result_9_3_reg_546[15]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[19]_i_1 
       (.CI(\result_9_3_reg_546_reg[15]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[19]_i_1_n_3 ,\result_9_3_reg_546_reg[19]_i_1_n_4 ,\result_9_3_reg_546_reg[19]_i_1_n_5 ,\result_9_3_reg_546_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [19:16]),
        .S({\result_9_3_reg_546[19]_i_2_n_3 ,\result_9_3_reg_546[19]_i_3_n_3 ,\result_9_3_reg_546[19]_i_4_n_3 ,\result_9_3_reg_546[19]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[23]_i_1 
       (.CI(\result_9_3_reg_546_reg[19]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[23]_i_1_n_3 ,\result_9_3_reg_546_reg[23]_i_1_n_4 ,\result_9_3_reg_546_reg[23]_i_1_n_5 ,\result_9_3_reg_546_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [23:20]),
        .S({\result_9_3_reg_546[23]_i_2_n_3 ,\result_9_3_reg_546[23]_i_3_n_3 ,\result_9_3_reg_546[23]_i_4_n_3 ,\result_9_3_reg_546[23]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[27]_i_1 
       (.CI(\result_9_3_reg_546_reg[23]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[27]_i_1_n_3 ,\result_9_3_reg_546_reg[27]_i_1_n_4 ,\result_9_3_reg_546_reg[27]_i_1_n_5 ,\result_9_3_reg_546_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [27:24]),
        .S({\result_9_3_reg_546[27]_i_2_n_3 ,\result_9_3_reg_546[27]_i_3_n_3 ,\result_9_3_reg_546[27]_i_4_n_3 ,\result_9_3_reg_546[27]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[31]_i_2 
       (.CI(\result_9_3_reg_546_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_3_reg_546_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_3_reg_546_reg[31]_i_2_n_4 ,\result_9_3_reg_546_reg[31]_i_2_n_5 ,\result_9_3_reg_546_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [31:28]),
        .S({\result_9_3_reg_546[31]_i_3_n_3 ,\result_9_3_reg_546[31]_i_4_n_3 ,\result_9_3_reg_546[31]_i_5_n_3 ,\result_9_3_reg_546[31]_i_6_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_3_reg_546_reg[3]_i_1_n_3 ,\result_9_3_reg_546_reg[3]_i_1_n_4 ,\result_9_3_reg_546_reg[3]_i_1_n_5 ,\result_9_3_reg_546_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [3:0]),
        .S({\result_9_3_reg_546[3]_i_2_n_3 ,\result_9_3_reg_546[3]_i_3_n_3 ,\result_9_3_reg_546[3]_i_4_n_3 ,\result_9_3_reg_546[3]_i_5_n_3 }));
  CARRY4 \result_9_3_reg_546_reg[7]_i_1 
       (.CI(\result_9_3_reg_546_reg[3]_i_1_n_3 ),
        .CO({\result_9_3_reg_546_reg[7]_i_1_n_3 ,\result_9_3_reg_546_reg[7]_i_1_n_4 ,\result_9_3_reg_546_reg[7]_i_1_n_5 ,\result_9_3_reg_546_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_3_reg_546_reg[31] [7:4]),
        .S({\result_9_3_reg_546[7]_i_2_n_3 ,\result_9_3_reg_546[7]_i_3_n_3 ,\result_9_3_reg_546[7]_i_4_n_3 ,\result_9_3_reg_546[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_7_reg_513[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_7_reg_513[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_7_reg_513[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_7_reg_513[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_7_reg_513[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_7_reg_513[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_7_reg_513[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_7_reg_513[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_7_reg_513[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_7_reg_513[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_7_reg_513[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_7_reg_513[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_7_reg_513[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_7_reg_513[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_7_reg_513[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_7_reg_513[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_7_reg_513[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_7_reg_513[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_7_reg_513[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_7_reg_513[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_7_reg_513[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_7_reg_513[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_7_reg_513[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_7_reg_513[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_7_reg_513[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_7_reg_513[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_7_reg_513[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_7_reg_513[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_7_reg_513[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_7_reg_513[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_7_reg_513[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_7_reg_513[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_7_reg_513[7]_i_5_n_3 ));
  CARRY4 \result_9_7_reg_513_reg[11]_i_1 
       (.CI(\result_9_7_reg_513_reg[7]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[11]_i_1_n_3 ,\result_9_7_reg_513_reg[11]_i_1_n_4 ,\result_9_7_reg_513_reg[11]_i_1_n_5 ,\result_9_7_reg_513_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [11:8]),
        .S({\result_9_7_reg_513[11]_i_2_n_3 ,\result_9_7_reg_513[11]_i_3_n_3 ,\result_9_7_reg_513[11]_i_4_n_3 ,\result_9_7_reg_513[11]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[15]_i_1 
       (.CI(\result_9_7_reg_513_reg[11]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[15]_i_1_n_3 ,\result_9_7_reg_513_reg[15]_i_1_n_4 ,\result_9_7_reg_513_reg[15]_i_1_n_5 ,\result_9_7_reg_513_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [15:12]),
        .S({\result_9_7_reg_513[15]_i_2_n_3 ,\result_9_7_reg_513[15]_i_3_n_3 ,\result_9_7_reg_513[15]_i_4_n_3 ,\result_9_7_reg_513[15]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[19]_i_1 
       (.CI(\result_9_7_reg_513_reg[15]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[19]_i_1_n_3 ,\result_9_7_reg_513_reg[19]_i_1_n_4 ,\result_9_7_reg_513_reg[19]_i_1_n_5 ,\result_9_7_reg_513_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [19:16]),
        .S({\result_9_7_reg_513[19]_i_2_n_3 ,\result_9_7_reg_513[19]_i_3_n_3 ,\result_9_7_reg_513[19]_i_4_n_3 ,\result_9_7_reg_513[19]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[23]_i_1 
       (.CI(\result_9_7_reg_513_reg[19]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[23]_i_1_n_3 ,\result_9_7_reg_513_reg[23]_i_1_n_4 ,\result_9_7_reg_513_reg[23]_i_1_n_5 ,\result_9_7_reg_513_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [23:20]),
        .S({\result_9_7_reg_513[23]_i_2_n_3 ,\result_9_7_reg_513[23]_i_3_n_3 ,\result_9_7_reg_513[23]_i_4_n_3 ,\result_9_7_reg_513[23]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[27]_i_1 
       (.CI(\result_9_7_reg_513_reg[23]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[27]_i_1_n_3 ,\result_9_7_reg_513_reg[27]_i_1_n_4 ,\result_9_7_reg_513_reg[27]_i_1_n_5 ,\result_9_7_reg_513_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [27:24]),
        .S({\result_9_7_reg_513[27]_i_2_n_3 ,\result_9_7_reg_513[27]_i_3_n_3 ,\result_9_7_reg_513[27]_i_4_n_3 ,\result_9_7_reg_513[27]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[31]_i_2 
       (.CI(\result_9_7_reg_513_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_7_reg_513_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_7_reg_513_reg[31]_i_2_n_4 ,\result_9_7_reg_513_reg[31]_i_2_n_5 ,\result_9_7_reg_513_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [31:28]),
        .S({\result_9_7_reg_513[31]_i_3_n_3 ,\result_9_7_reg_513[31]_i_4_n_3 ,\result_9_7_reg_513[31]_i_5_n_3 ,\result_9_7_reg_513[31]_i_6_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_7_reg_513_reg[3]_i_1_n_3 ,\result_9_7_reg_513_reg[3]_i_1_n_4 ,\result_9_7_reg_513_reg[3]_i_1_n_5 ,\result_9_7_reg_513_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [3:0]),
        .S({\result_9_7_reg_513[3]_i_2_n_3 ,\result_9_7_reg_513[3]_i_3_n_3 ,\result_9_7_reg_513[3]_i_4_n_3 ,\result_9_7_reg_513[3]_i_5_n_3 }));
  CARRY4 \result_9_7_reg_513_reg[7]_i_1 
       (.CI(\result_9_7_reg_513_reg[3]_i_1_n_3 ),
        .CO({\result_9_7_reg_513_reg[7]_i_1_n_3 ,\result_9_7_reg_513_reg[7]_i_1_n_4 ,\result_9_7_reg_513_reg[7]_i_1_n_5 ,\result_9_7_reg_513_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_7_reg_513_reg[31] [7:4]),
        .S({\result_9_7_reg_513[7]_i_2_n_3 ,\result_9_7_reg_513[7]_i_3_n_3 ,\result_9_7_reg_513[7]_i_4_n_3 ,\result_9_7_reg_513[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[11]_i_2 
       (.I0(\result_9_17_reg_590[11]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [11]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_14 ),
        .O(\result_9_9_reg_524[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[11]_i_3 
       (.I0(\result_9_17_reg_590[11]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [10]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_15 ),
        .O(\result_9_9_reg_524[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[11]_i_4 
       (.I0(\result_9_17_reg_590[11]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [9]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_16 ),
        .O(\result_9_9_reg_524[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[11]_i_5 
       (.I0(\result_9_17_reg_590[11]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [8]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[11]_i_17 ),
        .O(\result_9_9_reg_524[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[15]_i_2 
       (.I0(\result_9_17_reg_590[15]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [15]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_14 ),
        .O(\result_9_9_reg_524[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[15]_i_3 
       (.I0(\result_9_17_reg_590[15]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [14]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_15 ),
        .O(\result_9_9_reg_524[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[15]_i_4 
       (.I0(\result_9_17_reg_590[15]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [13]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_16 ),
        .O(\result_9_9_reg_524[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[15]_i_5 
       (.I0(\result_9_17_reg_590[15]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [12]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[15]_i_17 ),
        .O(\result_9_9_reg_524[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[19]_i_2 
       (.I0(\result_9_17_reg_590[19]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [19]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_14 ),
        .O(\result_9_9_reg_524[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[19]_i_3 
       (.I0(\result_9_17_reg_590[19]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [18]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_15 ),
        .O(\result_9_9_reg_524[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[19]_i_4 
       (.I0(\result_9_17_reg_590[19]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [17]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_16 ),
        .O(\result_9_9_reg_524[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[19]_i_5 
       (.I0(\result_9_17_reg_590[19]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [16]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[19]_i_17 ),
        .O(\result_9_9_reg_524[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[23]_i_2 
       (.I0(\result_9_17_reg_590[23]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [23]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_14 ),
        .O(\result_9_9_reg_524[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[23]_i_3 
       (.I0(\result_9_17_reg_590[23]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [22]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_15 ),
        .O(\result_9_9_reg_524[23]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[23]_i_4 
       (.I0(\result_9_17_reg_590[23]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [21]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_16 ),
        .O(\result_9_9_reg_524[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[23]_i_5 
       (.I0(\result_9_17_reg_590[23]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [20]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[23]_i_17 ),
        .O(\result_9_9_reg_524[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[27]_i_2 
       (.I0(\result_9_17_reg_590[27]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [27]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_14 ),
        .O(\result_9_9_reg_524[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[27]_i_3 
       (.I0(\result_9_17_reg_590[27]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [26]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_15 ),
        .O(\result_9_9_reg_524[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[27]_i_4 
       (.I0(\result_9_17_reg_590[27]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [25]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_16 ),
        .O(\result_9_9_reg_524[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[27]_i_5 
       (.I0(\result_9_17_reg_590[27]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [24]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[27]_i_17 ),
        .O(\result_9_9_reg_524[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[31]_i_3 
       (.I0(\result_9_17_reg_590[31]_i_14_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [31]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_16 ),
        .O(\result_9_9_reg_524[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[31]_i_4 
       (.I0(\result_9_17_reg_590[31]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [30]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_17 ),
        .O(\result_9_9_reg_524[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[31]_i_5 
       (.I0(\result_9_17_reg_590[31]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [29]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_18 ),
        .O(\result_9_9_reg_524[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[31]_i_6 
       (.I0(\result_9_17_reg_590[31]_i_6_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [28]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[31]_i_19 ),
        .O(\result_9_9_reg_524[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[3]_i_2 
       (.I0(\result_9_17_reg_590[3]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [3]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_14 ),
        .O(\result_9_9_reg_524[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[3]_i_3 
       (.I0(\result_9_17_reg_590[3]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [2]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_15 ),
        .O(\result_9_9_reg_524[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[3]_i_4 
       (.I0(\result_9_17_reg_590[3]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [1]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_16 ),
        .O(\result_9_9_reg_524[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[3]_i_5 
       (.I0(\result_9_17_reg_590[3]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [0]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[3]_i_17 ),
        .O(\result_9_9_reg_524[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[7]_i_2 
       (.I0(\result_9_17_reg_590[7]_i_2_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [7]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_14 ),
        .O(\result_9_9_reg_524[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[7]_i_3 
       (.I0(\result_9_17_reg_590[7]_i_3_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [6]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_15 ),
        .O(\result_9_9_reg_524[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[7]_i_4 
       (.I0(\result_9_17_reg_590[7]_i_4_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [5]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_16 ),
        .O(\result_9_9_reg_524[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \result_9_9_reg_524[7]_i_5 
       (.I0(\result_9_17_reg_590[7]_i_5_n_3 ),
        .I1(Q),
        .I2(\gen_write[1].mem_reg [4]),
        .I3(\result_9_17_reg_590_reg[31]_i_15 ),
        .I4(\result_9_17_reg_590_reg[7]_i_17 ),
        .O(\result_9_9_reg_524[7]_i_5_n_3 ));
  CARRY4 \result_9_9_reg_524_reg[11]_i_1 
       (.CI(\result_9_9_reg_524_reg[7]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[11]_i_1_n_3 ,\result_9_9_reg_524_reg[11]_i_1_n_4 ,\result_9_9_reg_524_reg[11]_i_1_n_5 ,\result_9_9_reg_524_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[11]_i_2_n_3 ,\result_9_17_reg_590[11]_i_3_n_3 ,\result_9_17_reg_590[11]_i_4_n_3 ,\result_9_17_reg_590[11]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [11:8]),
        .S({\result_9_9_reg_524[11]_i_2_n_3 ,\result_9_9_reg_524[11]_i_3_n_3 ,\result_9_9_reg_524[11]_i_4_n_3 ,\result_9_9_reg_524[11]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[15]_i_1 
       (.CI(\result_9_9_reg_524_reg[11]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[15]_i_1_n_3 ,\result_9_9_reg_524_reg[15]_i_1_n_4 ,\result_9_9_reg_524_reg[15]_i_1_n_5 ,\result_9_9_reg_524_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[15]_i_2_n_3 ,\result_9_17_reg_590[15]_i_3_n_3 ,\result_9_17_reg_590[15]_i_4_n_3 ,\result_9_17_reg_590[15]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [15:12]),
        .S({\result_9_9_reg_524[15]_i_2_n_3 ,\result_9_9_reg_524[15]_i_3_n_3 ,\result_9_9_reg_524[15]_i_4_n_3 ,\result_9_9_reg_524[15]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[19]_i_1 
       (.CI(\result_9_9_reg_524_reg[15]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[19]_i_1_n_3 ,\result_9_9_reg_524_reg[19]_i_1_n_4 ,\result_9_9_reg_524_reg[19]_i_1_n_5 ,\result_9_9_reg_524_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[19]_i_2_n_3 ,\result_9_17_reg_590[19]_i_3_n_3 ,\result_9_17_reg_590[19]_i_4_n_3 ,\result_9_17_reg_590[19]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [19:16]),
        .S({\result_9_9_reg_524[19]_i_2_n_3 ,\result_9_9_reg_524[19]_i_3_n_3 ,\result_9_9_reg_524[19]_i_4_n_3 ,\result_9_9_reg_524[19]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[23]_i_1 
       (.CI(\result_9_9_reg_524_reg[19]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[23]_i_1_n_3 ,\result_9_9_reg_524_reg[23]_i_1_n_4 ,\result_9_9_reg_524_reg[23]_i_1_n_5 ,\result_9_9_reg_524_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[23]_i_2_n_3 ,\result_9_17_reg_590[23]_i_3_n_3 ,\result_9_17_reg_590[23]_i_4_n_3 ,\result_9_17_reg_590[23]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [23:20]),
        .S({\result_9_9_reg_524[23]_i_2_n_3 ,\result_9_9_reg_524[23]_i_3_n_3 ,\result_9_9_reg_524[23]_i_4_n_3 ,\result_9_9_reg_524[23]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[27]_i_1 
       (.CI(\result_9_9_reg_524_reg[23]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[27]_i_1_n_3 ,\result_9_9_reg_524_reg[27]_i_1_n_4 ,\result_9_9_reg_524_reg[27]_i_1_n_5 ,\result_9_9_reg_524_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[27]_i_2_n_3 ,\result_9_17_reg_590[27]_i_3_n_3 ,\result_9_17_reg_590[27]_i_4_n_3 ,\result_9_17_reg_590[27]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [27:24]),
        .S({\result_9_9_reg_524[27]_i_2_n_3 ,\result_9_9_reg_524[27]_i_3_n_3 ,\result_9_9_reg_524[27]_i_4_n_3 ,\result_9_9_reg_524[27]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[31]_i_2 
       (.CI(\result_9_9_reg_524_reg[27]_i_1_n_3 ),
        .CO({\NLW_result_9_9_reg_524_reg[31]_i_2_CO_UNCONNECTED [3],\result_9_9_reg_524_reg[31]_i_2_n_4 ,\result_9_9_reg_524_reg[31]_i_2_n_5 ,\result_9_9_reg_524_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_17_reg_590[31]_i_4_n_3 ,\result_9_17_reg_590[31]_i_5_n_3 ,\result_9_17_reg_590[31]_i_6_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [31:28]),
        .S({\result_9_9_reg_524[31]_i_3_n_3 ,\result_9_9_reg_524[31]_i_4_n_3 ,\result_9_9_reg_524[31]_i_5_n_3 ,\result_9_9_reg_524[31]_i_6_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\result_9_9_reg_524_reg[3]_i_1_n_3 ,\result_9_9_reg_524_reg[3]_i_1_n_4 ,\result_9_9_reg_524_reg[3]_i_1_n_5 ,\result_9_9_reg_524_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[3]_i_2_n_3 ,\result_9_17_reg_590[3]_i_3_n_3 ,\result_9_17_reg_590[3]_i_4_n_3 ,\result_9_17_reg_590[3]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [3:0]),
        .S({\result_9_9_reg_524[3]_i_2_n_3 ,\result_9_9_reg_524[3]_i_3_n_3 ,\result_9_9_reg_524[3]_i_4_n_3 ,\result_9_9_reg_524[3]_i_5_n_3 }));
  CARRY4 \result_9_9_reg_524_reg[7]_i_1 
       (.CI(\result_9_9_reg_524_reg[3]_i_1_n_3 ),
        .CO({\result_9_9_reg_524_reg[7]_i_1_n_3 ,\result_9_9_reg_524_reg[7]_i_1_n_4 ,\result_9_9_reg_524_reg[7]_i_1_n_5 ,\result_9_9_reg_524_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_17_reg_590[7]_i_2_n_3 ,\result_9_17_reg_590[7]_i_3_n_3 ,\result_9_17_reg_590[7]_i_4_n_3 ,\result_9_17_reg_590[7]_i_5_n_3 }),
        .O(\result_9_9_reg_524_reg[31] [7:4]),
        .S({\result_9_9_reg_524[7]_i_2_n_3 ,\result_9_9_reg_524[7]_i_3_n_3 ,\result_9_9_reg_524[7]_i_4_n_3 ,\result_9_9_reg_524[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "cnn_fc_i50_o10_mucud" *) 
module design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0
   (\outStream_V_data_V_1_payload_A_reg[31] ,
    \outStream_V_data_V_1_payload_B_reg[31] ,
    \outStream_V_data_V_1_payload_A_reg[30] ,
    \outStream_V_data_V_1_payload_B_reg[30] ,
    data_1_fu_1615_p12,
    \outStream_V_data_V_1_state_reg[0] ,
    Q,
    outStream_V_data_V_1_sel_wr,
    outStream_V_data_V_1_payload_A,
    outStream_V_data_V_1_payload_B,
    result_9_4_reg_613_reg,
    \writeCount_assign_reg_734_reg[3] ,
    result_8_4_reg_624_reg,
    tmp_8_reg_1909,
    result_3_4_reg_679_reg,
    result_2_4_reg_690_reg,
    result_1_4_reg_701_reg,
    result_0_4_reg_712_reg,
    result_7_4_reg_635_reg,
    result_6_4_reg_646_reg,
    result_5_4_reg_657_reg,
    result_4_4_reg_668_reg);
  output \outStream_V_data_V_1_payload_A_reg[31] ;
  output \outStream_V_data_V_1_payload_B_reg[31] ;
  output \outStream_V_data_V_1_payload_A_reg[30] ;
  output \outStream_V_data_V_1_payload_B_reg[30] ;
  output [30:0]data_1_fu_1615_p12;
  input \outStream_V_data_V_1_state_reg[0] ;
  input [0:0]Q;
  input outStream_V_data_V_1_sel_wr;
  input [0:0]outStream_V_data_V_1_payload_A;
  input [0:0]outStream_V_data_V_1_payload_B;
  input [31:0]result_9_4_reg_613_reg;
  input [3:0]\writeCount_assign_reg_734_reg[3] ;
  input [31:0]result_8_4_reg_624_reg;
  input tmp_8_reg_1909;
  input [31:0]result_3_4_reg_679_reg;
  input [31:0]result_2_4_reg_690_reg;
  input [31:0]result_1_4_reg_701_reg;
  input [31:0]result_0_4_reg_712_reg;
  input [31:0]result_7_4_reg_635_reg;
  input [31:0]result_6_4_reg_646_reg;
  input [31:0]result_5_4_reg_657_reg;
  input [31:0]result_4_4_reg_668_reg;

  wire [0:0]Q;
  wire [30:0]data_1_fu_1615_p12;
  wire [31:31]data_fu_1665_p3;
  wire [0:0]outStream_V_data_V_1_payload_A;
  wire \outStream_V_data_V_1_payload_A[0]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[0]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[10]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[10]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[12]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[12]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[13]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[13]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[14]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[14]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[16]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[16]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[17]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[17]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[18]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[18]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[1]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[1]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[20]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[20]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[21]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[21]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[22]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[22]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[24]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[24]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[26]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[26]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[27]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[27]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[28]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[28]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[29]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[29]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[2]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[2]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[30]_i_10_n_3 ;
  wire \outStream_V_data_V_1_payload_A[30]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[30]_i_7_n_3 ;
  wire \outStream_V_data_V_1_payload_A[30]_i_8_n_3 ;
  wire \outStream_V_data_V_1_payload_A[30]_i_9_n_3 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[4]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[4]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[5]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[5]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[6]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[6]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[8]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[8]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A[9]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A[9]_i_4_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[30] ;
  wire \outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[31] ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3 ;
  wire [0:0]outStream_V_data_V_1_payload_B;
  wire \outStream_V_data_V_1_payload_B_reg[30] ;
  wire \outStream_V_data_V_1_payload_B_reg[31] ;
  wire outStream_V_data_V_1_sel_wr;
  wire \outStream_V_data_V_1_state_reg[0] ;
  wire [31:0]result_0_4_reg_712_reg;
  wire [31:0]result_1_4_reg_701_reg;
  wire [31:0]result_2_4_reg_690_reg;
  wire [31:0]result_3_4_reg_679_reg;
  wire [31:0]result_4_4_reg_668_reg;
  wire [31:0]result_5_4_reg_657_reg;
  wire [31:0]result_6_4_reg_646_reg;
  wire [31:0]result_7_4_reg_635_reg;
  wire [31:0]result_8_4_reg_624_reg;
  wire [31:0]result_9_4_reg_613_reg;
  wire tmp_8_reg_1909;
  wire [3:0]\writeCount_assign_reg_734_reg[3] ;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[0]_i_1 
       (.I0(result_9_4_reg_613_reg[0]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[0]),
        .I3(\outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[0]_i_3 
       (.I0(result_3_4_reg_679_reg[0]),
        .I1(result_2_4_reg_690_reg[0]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[0]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[0]),
        .O(\outStream_V_data_V_1_payload_A[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[0]_i_4 
       (.I0(result_7_4_reg_635_reg[0]),
        .I1(result_6_4_reg_646_reg[0]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[0]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[0]),
        .O(\outStream_V_data_V_1_payload_A[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[10]_i_1 
       (.I0(result_9_4_reg_613_reg[10]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[10]),
        .I3(\outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[10]_i_3 
       (.I0(result_3_4_reg_679_reg[10]),
        .I1(result_2_4_reg_690_reg[10]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[10]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[10]),
        .O(\outStream_V_data_V_1_payload_A[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[10]_i_4 
       (.I0(result_7_4_reg_635_reg[10]),
        .I1(result_6_4_reg_646_reg[10]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[10]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[10]),
        .O(\outStream_V_data_V_1_payload_A[10]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[11]_i_1 
       (.I0(result_9_4_reg_613_reg[11]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[11]),
        .I3(\outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[11]_i_3 
       (.I0(result_3_4_reg_679_reg[11]),
        .I1(result_2_4_reg_690_reg[11]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[11]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[11]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[11]_i_4 
       (.I0(result_7_4_reg_635_reg[11]),
        .I1(result_6_4_reg_646_reg[11]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[11]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[11]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[12]_i_1 
       (.I0(result_9_4_reg_613_reg[12]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[12]),
        .I3(\outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[12]_i_3 
       (.I0(result_3_4_reg_679_reg[12]),
        .I1(result_2_4_reg_690_reg[12]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[12]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[12]),
        .O(\outStream_V_data_V_1_payload_A[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[12]_i_4 
       (.I0(result_7_4_reg_635_reg[12]),
        .I1(result_6_4_reg_646_reg[12]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[12]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[12]),
        .O(\outStream_V_data_V_1_payload_A[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[13]_i_1 
       (.I0(result_9_4_reg_613_reg[13]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[13]),
        .I3(\outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[13]_i_3 
       (.I0(result_3_4_reg_679_reg[13]),
        .I1(result_2_4_reg_690_reg[13]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[13]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[13]),
        .O(\outStream_V_data_V_1_payload_A[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[13]_i_4 
       (.I0(result_7_4_reg_635_reg[13]),
        .I1(result_6_4_reg_646_reg[13]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[13]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[13]),
        .O(\outStream_V_data_V_1_payload_A[13]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[14]_i_1 
       (.I0(result_9_4_reg_613_reg[14]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[14]),
        .I3(\outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[14]_i_3 
       (.I0(result_3_4_reg_679_reg[14]),
        .I1(result_2_4_reg_690_reg[14]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[14]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[14]),
        .O(\outStream_V_data_V_1_payload_A[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[14]_i_4 
       (.I0(result_7_4_reg_635_reg[14]),
        .I1(result_6_4_reg_646_reg[14]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[14]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[14]),
        .O(\outStream_V_data_V_1_payload_A[14]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[15]_i_1 
       (.I0(result_9_4_reg_613_reg[15]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[15]),
        .I3(\outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[15]_i_3 
       (.I0(result_3_4_reg_679_reg[15]),
        .I1(result_2_4_reg_690_reg[15]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[15]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[15]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[15]_i_4 
       (.I0(result_7_4_reg_635_reg[15]),
        .I1(result_6_4_reg_646_reg[15]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[15]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[15]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[16]_i_1 
       (.I0(result_9_4_reg_613_reg[16]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[16]),
        .I3(\outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[16]_i_3 
       (.I0(result_3_4_reg_679_reg[16]),
        .I1(result_2_4_reg_690_reg[16]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[16]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[16]),
        .O(\outStream_V_data_V_1_payload_A[16]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[16]_i_4 
       (.I0(result_7_4_reg_635_reg[16]),
        .I1(result_6_4_reg_646_reg[16]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[16]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[16]),
        .O(\outStream_V_data_V_1_payload_A[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[17]_i_1 
       (.I0(result_9_4_reg_613_reg[17]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[17]),
        .I3(\outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[17]_i_3 
       (.I0(result_3_4_reg_679_reg[17]),
        .I1(result_2_4_reg_690_reg[17]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[17]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[17]),
        .O(\outStream_V_data_V_1_payload_A[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[17]_i_4 
       (.I0(result_7_4_reg_635_reg[17]),
        .I1(result_6_4_reg_646_reg[17]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[17]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[17]),
        .O(\outStream_V_data_V_1_payload_A[17]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[18]_i_1 
       (.I0(result_9_4_reg_613_reg[18]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[18]),
        .I3(\outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[18]_i_3 
       (.I0(result_3_4_reg_679_reg[18]),
        .I1(result_2_4_reg_690_reg[18]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[18]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[18]),
        .O(\outStream_V_data_V_1_payload_A[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[18]_i_4 
       (.I0(result_7_4_reg_635_reg[18]),
        .I1(result_6_4_reg_646_reg[18]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[18]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[18]),
        .O(\outStream_V_data_V_1_payload_A[18]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[19]_i_1 
       (.I0(result_9_4_reg_613_reg[19]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[19]),
        .I3(\outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[19]_i_3 
       (.I0(result_3_4_reg_679_reg[19]),
        .I1(result_2_4_reg_690_reg[19]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[19]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[19]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[19]_i_4 
       (.I0(result_7_4_reg_635_reg[19]),
        .I1(result_6_4_reg_646_reg[19]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[19]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[19]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[1]_i_1 
       (.I0(result_9_4_reg_613_reg[1]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[1]),
        .I3(\outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[1]_i_3 
       (.I0(result_3_4_reg_679_reg[1]),
        .I1(result_2_4_reg_690_reg[1]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[1]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[1]),
        .O(\outStream_V_data_V_1_payload_A[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[1]_i_4 
       (.I0(result_7_4_reg_635_reg[1]),
        .I1(result_6_4_reg_646_reg[1]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[1]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[1]),
        .O(\outStream_V_data_V_1_payload_A[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[20]_i_1 
       (.I0(result_9_4_reg_613_reg[20]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[20]),
        .I3(\outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[20]_i_3 
       (.I0(result_3_4_reg_679_reg[20]),
        .I1(result_2_4_reg_690_reg[20]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[20]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[20]),
        .O(\outStream_V_data_V_1_payload_A[20]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[20]_i_4 
       (.I0(result_7_4_reg_635_reg[20]),
        .I1(result_6_4_reg_646_reg[20]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[20]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[20]),
        .O(\outStream_V_data_V_1_payload_A[20]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[21]_i_1 
       (.I0(result_9_4_reg_613_reg[21]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[21]),
        .I3(\outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[21]_i_3 
       (.I0(result_3_4_reg_679_reg[21]),
        .I1(result_2_4_reg_690_reg[21]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[21]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[21]),
        .O(\outStream_V_data_V_1_payload_A[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[21]_i_4 
       (.I0(result_7_4_reg_635_reg[21]),
        .I1(result_6_4_reg_646_reg[21]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[21]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[21]),
        .O(\outStream_V_data_V_1_payload_A[21]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[22]_i_1 
       (.I0(result_9_4_reg_613_reg[22]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[22]),
        .I3(\outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[22]_i_3 
       (.I0(result_3_4_reg_679_reg[22]),
        .I1(result_2_4_reg_690_reg[22]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[22]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[22]),
        .O(\outStream_V_data_V_1_payload_A[22]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[22]_i_4 
       (.I0(result_7_4_reg_635_reg[22]),
        .I1(result_6_4_reg_646_reg[22]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[22]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[22]),
        .O(\outStream_V_data_V_1_payload_A[22]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[23]_i_1 
       (.I0(result_9_4_reg_613_reg[23]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[23]),
        .I3(\outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[23]_i_3 
       (.I0(result_3_4_reg_679_reg[23]),
        .I1(result_2_4_reg_690_reg[23]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[23]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[23]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[23]_i_4 
       (.I0(result_7_4_reg_635_reg[23]),
        .I1(result_6_4_reg_646_reg[23]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[23]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[23]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[24]_i_1 
       (.I0(result_9_4_reg_613_reg[24]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[24]),
        .I3(\outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[24]_i_3 
       (.I0(result_3_4_reg_679_reg[24]),
        .I1(result_2_4_reg_690_reg[24]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[24]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[24]),
        .O(\outStream_V_data_V_1_payload_A[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[24]_i_4 
       (.I0(result_7_4_reg_635_reg[24]),
        .I1(result_6_4_reg_646_reg[24]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[24]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[24]),
        .O(\outStream_V_data_V_1_payload_A[24]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[25]_i_1 
       (.I0(result_9_4_reg_613_reg[25]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[25]),
        .I3(\outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[25]_i_3 
       (.I0(result_3_4_reg_679_reg[25]),
        .I1(result_2_4_reg_690_reg[25]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[25]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[25]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[25]_i_4 
       (.I0(result_7_4_reg_635_reg[25]),
        .I1(result_6_4_reg_646_reg[25]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[25]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[25]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[26]_i_1 
       (.I0(result_9_4_reg_613_reg[26]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[26]),
        .I3(\outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[26]_i_3 
       (.I0(result_3_4_reg_679_reg[26]),
        .I1(result_2_4_reg_690_reg[26]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[26]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[26]),
        .O(\outStream_V_data_V_1_payload_A[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[26]_i_4 
       (.I0(result_7_4_reg_635_reg[26]),
        .I1(result_6_4_reg_646_reg[26]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[26]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[26]),
        .O(\outStream_V_data_V_1_payload_A[26]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[27]_i_1 
       (.I0(result_9_4_reg_613_reg[27]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[27]),
        .I3(\outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[27]_i_3 
       (.I0(result_3_4_reg_679_reg[27]),
        .I1(result_2_4_reg_690_reg[27]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[27]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[27]),
        .O(\outStream_V_data_V_1_payload_A[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[27]_i_4 
       (.I0(result_7_4_reg_635_reg[27]),
        .I1(result_6_4_reg_646_reg[27]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[27]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[27]),
        .O(\outStream_V_data_V_1_payload_A[27]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[28]_i_1 
       (.I0(result_9_4_reg_613_reg[28]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[28]),
        .I3(\outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[28]_i_3 
       (.I0(result_3_4_reg_679_reg[28]),
        .I1(result_2_4_reg_690_reg[28]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[28]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[28]),
        .O(\outStream_V_data_V_1_payload_A[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[28]_i_4 
       (.I0(result_7_4_reg_635_reg[28]),
        .I1(result_6_4_reg_646_reg[28]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[28]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[28]),
        .O(\outStream_V_data_V_1_payload_A[28]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[29]_i_1 
       (.I0(result_9_4_reg_613_reg[29]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[29]),
        .I3(\outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[29]_i_3 
       (.I0(result_3_4_reg_679_reg[29]),
        .I1(result_2_4_reg_690_reg[29]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[29]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[29]),
        .O(\outStream_V_data_V_1_payload_A[29]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[29]_i_4 
       (.I0(result_7_4_reg_635_reg[29]),
        .I1(result_6_4_reg_646_reg[29]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[29]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[29]),
        .O(\outStream_V_data_V_1_payload_A[29]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[2]_i_1 
       (.I0(result_9_4_reg_613_reg[2]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[2]),
        .I3(\outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[2]_i_3 
       (.I0(result_3_4_reg_679_reg[2]),
        .I1(result_2_4_reg_690_reg[2]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[2]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[2]),
        .O(\outStream_V_data_V_1_payload_A[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[2]_i_4 
       (.I0(result_7_4_reg_635_reg[2]),
        .I1(result_6_4_reg_646_reg[2]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[2]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[2]),
        .O(\outStream_V_data_V_1_payload_A[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0045)) 
    \outStream_V_data_V_1_payload_A[30]_i_1 
       (.I0(outStream_V_data_V_1_sel_wr),
        .I1(Q),
        .I2(\outStream_V_data_V_1_state_reg[0] ),
        .I3(\outStream_V_data_V_1_payload_A[30]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[30] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[30]_i_10 
       (.I0(result_7_4_reg_635_reg[31]),
        .I1(result_6_4_reg_646_reg[31]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[31]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[31]),
        .O(\outStream_V_data_V_1_payload_A[30]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[30]_i_3 
       (.I0(result_9_4_reg_613_reg[30]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[30]),
        .I3(\outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[30]));
  LUT6 #(
    .INIT(64'h474700FFFFFFFFFF)) 
    \outStream_V_data_V_1_payload_A[30]_i_4 
       (.I0(result_9_4_reg_613_reg[31]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[31]),
        .I3(\outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .I5(tmp_8_reg_1909),
        .O(\outStream_V_data_V_1_payload_A[30]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[30]_i_7 
       (.I0(result_3_4_reg_679_reg[30]),
        .I1(result_2_4_reg_690_reg[30]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[30]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[30]),
        .O(\outStream_V_data_V_1_payload_A[30]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[30]_i_8 
       (.I0(result_7_4_reg_635_reg[30]),
        .I1(result_6_4_reg_646_reg[30]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[30]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[30]),
        .O(\outStream_V_data_V_1_payload_A[30]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[30]_i_9 
       (.I0(result_3_4_reg_679_reg[31]),
        .I1(result_2_4_reg_690_reg[31]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[31]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[31]),
        .O(\outStream_V_data_V_1_payload_A[30]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \outStream_V_data_V_1_payload_A[31]_i_1 
       (.I0(data_fu_1665_p3),
        .I1(\outStream_V_data_V_1_state_reg[0] ),
        .I2(Q),
        .I3(outStream_V_data_V_1_sel_wr),
        .I4(outStream_V_data_V_1_payload_A),
        .O(\outStream_V_data_V_1_payload_A_reg[31] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \outStream_V_data_V_1_payload_A[31]_i_2 
       (.I0(result_9_4_reg_613_reg[31]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[31]),
        .I3(\outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .I5(tmp_8_reg_1909),
        .O(data_fu_1665_p3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[3]_i_1 
       (.I0(result_9_4_reg_613_reg[3]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[3]),
        .I3(\outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[3]_i_3 
       (.I0(result_3_4_reg_679_reg[3]),
        .I1(result_2_4_reg_690_reg[3]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[3]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[3]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[3]_i_4 
       (.I0(result_7_4_reg_635_reg[3]),
        .I1(result_6_4_reg_646_reg[3]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[3]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[3]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[4]_i_1 
       (.I0(result_9_4_reg_613_reg[4]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[4]),
        .I3(\outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[4]_i_3 
       (.I0(result_3_4_reg_679_reg[4]),
        .I1(result_2_4_reg_690_reg[4]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[4]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[4]),
        .O(\outStream_V_data_V_1_payload_A[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[4]_i_4 
       (.I0(result_7_4_reg_635_reg[4]),
        .I1(result_6_4_reg_646_reg[4]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[4]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[4]),
        .O(\outStream_V_data_V_1_payload_A[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[5]_i_1 
       (.I0(result_9_4_reg_613_reg[5]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[5]),
        .I3(\outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[5]_i_3 
       (.I0(result_3_4_reg_679_reg[5]),
        .I1(result_2_4_reg_690_reg[5]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[5]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[5]),
        .O(\outStream_V_data_V_1_payload_A[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[5]_i_4 
       (.I0(result_7_4_reg_635_reg[5]),
        .I1(result_6_4_reg_646_reg[5]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[5]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[5]),
        .O(\outStream_V_data_V_1_payload_A[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[6]_i_1 
       (.I0(result_9_4_reg_613_reg[6]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[6]),
        .I3(\outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[6]_i_3 
       (.I0(result_3_4_reg_679_reg[6]),
        .I1(result_2_4_reg_690_reg[6]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[6]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[6]),
        .O(\outStream_V_data_V_1_payload_A[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[6]_i_4 
       (.I0(result_7_4_reg_635_reg[6]),
        .I1(result_6_4_reg_646_reg[6]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[6]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[6]),
        .O(\outStream_V_data_V_1_payload_A[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[7]_i_1 
       (.I0(result_9_4_reg_613_reg[7]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[7]),
        .I3(\outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[7]_i_3 
       (.I0(result_3_4_reg_679_reg[7]),
        .I1(result_2_4_reg_690_reg[7]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[7]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[7]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[7]_i_4 
       (.I0(result_7_4_reg_635_reg[7]),
        .I1(result_6_4_reg_646_reg[7]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[7]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[7]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[8]_i_1 
       (.I0(result_9_4_reg_613_reg[8]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[8]),
        .I3(\outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[8]_i_3 
       (.I0(result_3_4_reg_679_reg[8]),
        .I1(result_2_4_reg_690_reg[8]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[8]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[8]),
        .O(\outStream_V_data_V_1_payload_A[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[8]_i_4 
       (.I0(result_7_4_reg_635_reg[8]),
        .I1(result_6_4_reg_646_reg[8]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[8]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[8]),
        .O(\outStream_V_data_V_1_payload_A[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \outStream_V_data_V_1_payload_A[9]_i_1 
       (.I0(result_9_4_reg_613_reg[9]),
        .I1(\writeCount_assign_reg_734_reg[3] [0]),
        .I2(result_8_4_reg_624_reg[9]),
        .I3(\outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3 ),
        .I4(\writeCount_assign_reg_734_reg[3] [3]),
        .O(data_1_fu_1615_p12[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[9]_i_3 
       (.I0(result_3_4_reg_679_reg[9]),
        .I1(result_2_4_reg_690_reg[9]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_1_4_reg_701_reg[9]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_0_4_reg_712_reg[9]),
        .O(\outStream_V_data_V_1_payload_A[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outStream_V_data_V_1_payload_A[9]_i_4 
       (.I0(result_7_4_reg_635_reg[9]),
        .I1(result_6_4_reg_646_reg[9]),
        .I2(\writeCount_assign_reg_734_reg[3] [1]),
        .I3(result_5_4_reg_657_reg[9]),
        .I4(\writeCount_assign_reg_734_reg[3] [0]),
        .I5(result_4_4_reg_668_reg[9]),
        .O(\outStream_V_data_V_1_payload_A[9]_i_4_n_3 ));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[0]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[0]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[0]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[10]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[10]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[10]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[11]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[11]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[11]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[12]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[12]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[12]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[13]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[13]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[13]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[14]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[14]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[14]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[15]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[15]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[15]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[16]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[16]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[16]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[17]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[17]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[17]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[18]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[18]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[18]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[19]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[19]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[19]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[1]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[1]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[1]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[20]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[20]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[20]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[21]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[21]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[21]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[22]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[22]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[22]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[23]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[23]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[23]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[24]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[24]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[24]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[25]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[25]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[25]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[26]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[26]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[26]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[27]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[27]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[27]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[28]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[28]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[28]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[29]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[29]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[29]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[2]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[2]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[2]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[30]_i_5 
       (.I0(\outStream_V_data_V_1_payload_A[30]_i_7_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[30]_i_8_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[30]_i_6 
       (.I0(\outStream_V_data_V_1_payload_A[30]_i_9_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[30]_i_10_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[3]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[3]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[3]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[4]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[4]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[4]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[5]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[5]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[5]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[6]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[6]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[6]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[7]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[7]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[7]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[8]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[8]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[8]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  MUXF7 \outStream_V_data_V_1_payload_A_reg[9]_i_2 
       (.I0(\outStream_V_data_V_1_payload_A[9]_i_3_n_3 ),
        .I1(\outStream_V_data_V_1_payload_A[9]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3 ),
        .S(\writeCount_assign_reg_734_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \outStream_V_data_V_1_payload_B[30]_i_1 
       (.I0(outStream_V_data_V_1_sel_wr),
        .I1(Q),
        .I2(\outStream_V_data_V_1_state_reg[0] ),
        .I3(\outStream_V_data_V_1_payload_A[30]_i_4_n_3 ),
        .O(\outStream_V_data_V_1_payload_B_reg[30] ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \outStream_V_data_V_1_payload_B[31]_i_1 
       (.I0(data_fu_1665_p3),
        .I1(\outStream_V_data_V_1_state_reg[0] ),
        .I2(Q),
        .I3(outStream_V_data_V_1_sel_wr),
        .I4(outStream_V_data_V_1_payload_B),
        .O(\outStream_V_data_V_1_payload_B_reg[31] ));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul
   (in0,
    p_66_in,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \result_5_4_reg_657_reg[31] ,
    \result_1_4_reg_701_reg[31] ,
    S,
    \result_2_4_reg_690_reg[31] ,
    \result_3_4_reg_679_reg[31] ,
    \result_4_4_reg_668_reg[31] ,
    \result_5_4_reg_657_reg[31]_0 ,
    \result_6_4_reg_646_reg[31] ,
    \result_7_4_reg_635_reg[31] ,
    \result_8_4_reg_624_reg[31] ,
    \result_9_4_reg_613_reg[31] ,
    O,
    \result_0_4_reg_712_reg[7] ,
    \result_0_4_reg_712_reg[11] ,
    \result_0_4_reg_712_reg[15] ,
    \result_0_4_reg_712_reg[19] ,
    \result_0_4_reg_712_reg[23] ,
    \result_0_4_reg_712_reg[27] ,
    \result_0_4_reg_712_reg[31] ,
    \result_1_4_reg_701_reg[27] ,
    \result_1_4_reg_701_reg[23] ,
    \result_2_4_reg_690_reg[27] ,
    \result_2_4_reg_690_reg[23] ,
    \result_3_4_reg_679_reg[27] ,
    \result_3_4_reg_679_reg[23] ,
    \result_4_4_reg_668_reg[27] ,
    \result_4_4_reg_668_reg[23] ,
    \result_5_4_reg_657_reg[27] ,
    \result_5_4_reg_657_reg[23] ,
    \result_6_4_reg_646_reg[27] ,
    \result_6_4_reg_646_reg[23] ,
    \result_7_4_reg_635_reg[27] ,
    \result_7_4_reg_635_reg[23] ,
    \result_8_4_reg_624_reg[27] ,
    \result_8_4_reg_624_reg[23] ,
    \result_9_4_reg_613_reg[27] ,
    \result_9_4_reg_613_reg[23] ,
    \a_assign_reg_127_reg[31]_0 ,
    ap_clk,
    weight_0_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    inStream_V_data_V_0_sel_rd_reg_rep_0,
    \ap_CS_fsm_reg[5] ,
    result_0_4_reg_712_reg,
    \result_9_17_reg_590_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    CO,
    result_1_4_reg_701_reg,
    \result_9_15_reg_579_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_0,
    \tmp_3_reg_137_reg[21]_0 ,
    result_2_4_reg_690_reg,
    \result_9_13_reg_568_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_1,
    \tmp_3_reg_137_reg[21]_1 ,
    result_3_4_reg_679_reg,
    \result_9_11_reg_557_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_2,
    \tmp_3_reg_137_reg[21]_2 ,
    result_4_4_reg_668_reg,
    \result_9_3_reg_546_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_3,
    \tmp_3_reg_137_reg[21]_3 ,
    result_5_4_reg_657_reg,
    \result_9_20_reg_535_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_4,
    \tmp_3_reg_137_reg[21]_4 ,
    result_6_4_reg_646_reg,
    \result_9_9_reg_524_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_5,
    \tmp_3_reg_137_reg[21]_5 ,
    result_7_4_reg_635_reg,
    \result_9_7_reg_513_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_6,
    \tmp_3_reg_137_reg[21]_6 ,
    result_8_4_reg_624_reg,
    \result_8_2_reg_502_reg[31] ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_7,
    \tmp_3_reg_137_reg[21]_7 ,
    result_9_4_reg_613_reg,
    \result_9_2_reg_491_reg[31] ,
    ap_enable_reg_pp2_iter1,
    \exitcond3_reg_1800_reg[0] ,
    \inStream_V_data_V_0_state_reg[0] ,
    inStream_V_data_V_0_sel,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D);
  output [0:0]in0;
  output p_66_in;
  output [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  output \result_5_4_reg_657_reg[31] ;
  output \result_1_4_reg_701_reg[31] ;
  output [3:0]S;
  output [3:0]\result_2_4_reg_690_reg[31] ;
  output [3:0]\result_3_4_reg_679_reg[31] ;
  output [3:0]\result_4_4_reg_668_reg[31] ;
  output [3:0]\result_5_4_reg_657_reg[31]_0 ;
  output [3:0]\result_6_4_reg_646_reg[31] ;
  output [3:0]\result_7_4_reg_635_reg[31] ;
  output [3:0]\result_8_4_reg_624_reg[31] ;
  output [3:0]\result_9_4_reg_613_reg[31] ;
  output [3:0]O;
  output [3:0]\result_0_4_reg_712_reg[7] ;
  output [3:0]\result_0_4_reg_712_reg[11] ;
  output [3:0]\result_0_4_reg_712_reg[15] ;
  output [3:0]\result_0_4_reg_712_reg[19] ;
  output [3:0]\result_0_4_reg_712_reg[23] ;
  output [3:0]\result_0_4_reg_712_reg[27] ;
  output [3:0]\result_0_4_reg_712_reg[31] ;
  output [3:0]\result_1_4_reg_701_reg[27] ;
  output [1:0]\result_1_4_reg_701_reg[23] ;
  output [3:0]\result_2_4_reg_690_reg[27] ;
  output [1:0]\result_2_4_reg_690_reg[23] ;
  output [3:0]\result_3_4_reg_679_reg[27] ;
  output [1:0]\result_3_4_reg_679_reg[23] ;
  output [3:0]\result_4_4_reg_668_reg[27] ;
  output [1:0]\result_4_4_reg_668_reg[23] ;
  output [3:0]\result_5_4_reg_657_reg[27] ;
  output [1:0]\result_5_4_reg_657_reg[23] ;
  output [3:0]\result_6_4_reg_646_reg[27] ;
  output [1:0]\result_6_4_reg_646_reg[23] ;
  output [3:0]\result_7_4_reg_635_reg[27] ;
  output [1:0]\result_7_4_reg_635_reg[23] ;
  output [3:0]\result_8_4_reg_624_reg[27] ;
  output [1:0]\result_8_4_reg_624_reg[23] ;
  output [3:0]\result_9_4_reg_613_reg[27] ;
  output [1:0]\result_9_4_reg_613_reg[23] ;
  output \a_assign_reg_127_reg[31]_0 ;
  input ap_clk;
  input [0:0]weight_0_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [31:0]Q;
  input [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input [31:0]result_0_4_reg_712_reg;
  input [31:0]\result_9_17_reg_590_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  input [0:0]CO;
  input [9:0]result_1_4_reg_701_reg;
  input [9:0]\result_9_15_reg_579_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_0;
  input [0:0]\tmp_3_reg_137_reg[21]_0 ;
  input [9:0]result_2_4_reg_690_reg;
  input [9:0]\result_9_13_reg_568_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  input [0:0]\tmp_3_reg_137_reg[21]_1 ;
  input [9:0]result_3_4_reg_679_reg;
  input [9:0]\result_9_11_reg_557_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_2;
  input [0:0]\tmp_3_reg_137_reg[21]_2 ;
  input [9:0]result_4_4_reg_668_reg;
  input [9:0]\result_9_3_reg_546_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_3;
  input [0:0]\tmp_3_reg_137_reg[21]_3 ;
  input [9:0]result_5_4_reg_657_reg;
  input [9:0]\result_9_20_reg_535_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_4;
  input [0:0]\tmp_3_reg_137_reg[21]_4 ;
  input [9:0]result_6_4_reg_646_reg;
  input [9:0]\result_9_9_reg_524_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_5;
  input [0:0]\tmp_3_reg_137_reg[21]_5 ;
  input [9:0]result_7_4_reg_635_reg;
  input [9:0]\result_9_7_reg_513_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_6;
  input [0:0]\tmp_3_reg_137_reg[21]_6 ;
  input [9:0]result_8_4_reg_624_reg;
  input [9:0]\result_8_2_reg_502_reg[31] ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_7;
  input [0:0]\tmp_3_reg_137_reg[21]_7 ;
  input [9:0]result_9_4_reg_613_reg;
  input [9:0]\result_9_2_reg_491_reg[31] ;
  input ap_enable_reg_pp2_iter1;
  input \exitcond3_reg_1800_reg[0] ;
  input \inStream_V_data_V_0_state_reg[0] ;
  input inStream_V_data_V_0_sel;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [30:0]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__0_n_3 ;
  wire \a_assign_reg_127[12]_i_4__0_n_3 ;
  wire \a_assign_reg_127[12]_i_5__0_n_3 ;
  wire \a_assign_reg_127[12]_i_6__0_n_3 ;
  wire \a_assign_reg_127[16]_i_3__0_n_3 ;
  wire \a_assign_reg_127[16]_i_4__0_n_3 ;
  wire \a_assign_reg_127[16]_i_5__0_n_3 ;
  wire \a_assign_reg_127[16]_i_6__0_n_3 ;
  wire \a_assign_reg_127[20]_i_3__0_n_3 ;
  wire \a_assign_reg_127[20]_i_4__0_n_3 ;
  wire \a_assign_reg_127[20]_i_5__0_n_3 ;
  wire \a_assign_reg_127[20]_i_6__0_n_3 ;
  wire \a_assign_reg_127[24]_i_3__0_n_3 ;
  wire \a_assign_reg_127[24]_i_4__0_n_3 ;
  wire \a_assign_reg_127[24]_i_5__0_n_3 ;
  wire \a_assign_reg_127[24]_i_6__0_n_3 ;
  wire \a_assign_reg_127[28]_i_3__0_n_3 ;
  wire \a_assign_reg_127[28]_i_4__0_n_3 ;
  wire \a_assign_reg_127[28]_i_5__0_n_3 ;
  wire \a_assign_reg_127[28]_i_6__0_n_3 ;
  wire \a_assign_reg_127[31]_i_3__0_n_3 ;
  wire \a_assign_reg_127[31]_i_4__0_n_3 ;
  wire \a_assign_reg_127[31]_i_5_n_3 ;
  wire \a_assign_reg_127[4]_i_4__0_n_3 ;
  wire \a_assign_reg_127[4]_i_5__0_n_3 ;
  wire \a_assign_reg_127[4]_i_6__0_n_3 ;
  wire \a_assign_reg_127[4]_i_7_n_3 ;
  wire \a_assign_reg_127[8]_i_3__0_n_3 ;
  wire \a_assign_reg_127[8]_i_4__0_n_3 ;
  wire \a_assign_reg_127[8]_i_5__0_n_3 ;
  wire \a_assign_reg_127[8]_i_6__0_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[31]_0 ;
  wire \a_assign_reg_127_reg[31]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_6 ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_0;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_2;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_3;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_4;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_5;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_6;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117_7;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_8;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_25;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire \exitcond3_reg_1800_reg[0] ;
  wire [0:0]in0;
  wire [31:31]inStream_V_data_V_0_data_out;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire inStream_V_data_V_0_sel;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_0_4_reg_712[0]_i_10_n_3 ;
  wire \result_0_4_reg_712[0]_i_3_n_3 ;
  wire \result_0_4_reg_712[0]_i_4_n_3 ;
  wire \result_0_4_reg_712[0]_i_5_n_3 ;
  wire \result_0_4_reg_712[0]_i_6_n_3 ;
  wire \result_0_4_reg_712[0]_i_7_n_3 ;
  wire \result_0_4_reg_712[0]_i_8_n_3 ;
  wire \result_0_4_reg_712[0]_i_9_n_3 ;
  wire \result_0_4_reg_712[12]_i_2_n_3 ;
  wire \result_0_4_reg_712[12]_i_3_n_3 ;
  wire \result_0_4_reg_712[12]_i_4_n_3 ;
  wire \result_0_4_reg_712[12]_i_5_n_3 ;
  wire \result_0_4_reg_712[12]_i_6_n_3 ;
  wire \result_0_4_reg_712[12]_i_7_n_3 ;
  wire \result_0_4_reg_712[12]_i_8_n_3 ;
  wire \result_0_4_reg_712[12]_i_9_n_3 ;
  wire \result_0_4_reg_712[16]_i_2_n_3 ;
  wire \result_0_4_reg_712[16]_i_3_n_3 ;
  wire \result_0_4_reg_712[16]_i_4_n_3 ;
  wire \result_0_4_reg_712[16]_i_5_n_3 ;
  wire \result_0_4_reg_712[16]_i_6_n_3 ;
  wire \result_0_4_reg_712[16]_i_7_n_3 ;
  wire \result_0_4_reg_712[16]_i_8_n_3 ;
  wire \result_0_4_reg_712[16]_i_9_n_3 ;
  wire \result_0_4_reg_712[20]_i_2_n_3 ;
  wire \result_0_4_reg_712[20]_i_3_n_3 ;
  wire \result_0_4_reg_712[20]_i_4_n_3 ;
  wire \result_0_4_reg_712[20]_i_5_n_3 ;
  wire \result_0_4_reg_712[20]_i_6_n_3 ;
  wire \result_0_4_reg_712[20]_i_7_n_3 ;
  wire \result_0_4_reg_712[20]_i_8_n_3 ;
  wire \result_0_4_reg_712[24]_i_2_n_3 ;
  wire \result_0_4_reg_712[24]_i_3_n_3 ;
  wire \result_0_4_reg_712[24]_i_4_n_3 ;
  wire \result_0_4_reg_712[24]_i_5_n_3 ;
  wire \result_0_4_reg_712[28]_i_2_n_3 ;
  wire \result_0_4_reg_712[28]_i_3_n_3 ;
  wire \result_0_4_reg_712[28]_i_4_n_3 ;
  wire \result_0_4_reg_712[28]_i_5_n_3 ;
  wire \result_0_4_reg_712[4]_i_2_n_3 ;
  wire \result_0_4_reg_712[4]_i_3_n_3 ;
  wire \result_0_4_reg_712[4]_i_4_n_3 ;
  wire \result_0_4_reg_712[4]_i_5_n_3 ;
  wire \result_0_4_reg_712[4]_i_6_n_3 ;
  wire \result_0_4_reg_712[4]_i_7_n_3 ;
  wire \result_0_4_reg_712[4]_i_8_n_3 ;
  wire \result_0_4_reg_712[4]_i_9_n_3 ;
  wire \result_0_4_reg_712[8]_i_2_n_3 ;
  wire \result_0_4_reg_712[8]_i_3_n_3 ;
  wire \result_0_4_reg_712[8]_i_4_n_3 ;
  wire \result_0_4_reg_712[8]_i_5_n_3 ;
  wire \result_0_4_reg_712[8]_i_6_n_3 ;
  wire \result_0_4_reg_712[8]_i_7_n_3 ;
  wire \result_0_4_reg_712[8]_i_8_n_3 ;
  wire \result_0_4_reg_712[8]_i_9_n_3 ;
  wire [31:0]result_0_4_reg_712_reg;
  wire \result_0_4_reg_712_reg[0]_i_11_n_3 ;
  wire \result_0_4_reg_712_reg[0]_i_11_n_4 ;
  wire \result_0_4_reg_712_reg[0]_i_11_n_5 ;
  wire \result_0_4_reg_712_reg[0]_i_11_n_6 ;
  wire \result_0_4_reg_712_reg[0]_i_2_n_3 ;
  wire \result_0_4_reg_712_reg[0]_i_2_n_4 ;
  wire \result_0_4_reg_712_reg[0]_i_2_n_5 ;
  wire \result_0_4_reg_712_reg[0]_i_2_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[11] ;
  wire \result_0_4_reg_712_reg[12]_i_10_n_3 ;
  wire \result_0_4_reg_712_reg[12]_i_10_n_4 ;
  wire \result_0_4_reg_712_reg[12]_i_10_n_5 ;
  wire \result_0_4_reg_712_reg[12]_i_10_n_6 ;
  wire \result_0_4_reg_712_reg[12]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[12]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[12]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[12]_i_1_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[15] ;
  wire \result_0_4_reg_712_reg[16]_i_10_n_3 ;
  wire \result_0_4_reg_712_reg[16]_i_10_n_4 ;
  wire \result_0_4_reg_712_reg[16]_i_10_n_5 ;
  wire \result_0_4_reg_712_reg[16]_i_10_n_6 ;
  wire \result_0_4_reg_712_reg[16]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[16]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[16]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[16]_i_1_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[19] ;
  wire \result_0_4_reg_712_reg[20]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[20]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[20]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[20]_i_1_n_6 ;
  wire \result_0_4_reg_712_reg[20]_i_9_n_5 ;
  wire [3:0]\result_0_4_reg_712_reg[23] ;
  wire \result_0_4_reg_712_reg[24]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[24]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[24]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[24]_i_1_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[27] ;
  wire \result_0_4_reg_712_reg[28]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[28]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[28]_i_1_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[31] ;
  wire \result_0_4_reg_712_reg[4]_i_10_n_3 ;
  wire \result_0_4_reg_712_reg[4]_i_10_n_4 ;
  wire \result_0_4_reg_712_reg[4]_i_10_n_5 ;
  wire \result_0_4_reg_712_reg[4]_i_10_n_6 ;
  wire \result_0_4_reg_712_reg[4]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[4]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[4]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[4]_i_1_n_6 ;
  wire [3:0]\result_0_4_reg_712_reg[7] ;
  wire \result_0_4_reg_712_reg[8]_i_10_n_3 ;
  wire \result_0_4_reg_712_reg[8]_i_10_n_4 ;
  wire \result_0_4_reg_712_reg[8]_i_10_n_5 ;
  wire \result_0_4_reg_712_reg[8]_i_10_n_6 ;
  wire \result_0_4_reg_712_reg[8]_i_1_n_3 ;
  wire \result_0_4_reg_712_reg[8]_i_1_n_4 ;
  wire \result_0_4_reg_712_reg[8]_i_1_n_5 ;
  wire \result_0_4_reg_712_reg[8]_i_1_n_6 ;
  wire [9:0]result_1_4_reg_701_reg;
  wire [1:0]\result_1_4_reg_701_reg[23] ;
  wire [3:0]\result_1_4_reg_701_reg[27] ;
  wire \result_1_4_reg_701_reg[31] ;
  wire [9:0]result_2_4_reg_690_reg;
  wire [1:0]\result_2_4_reg_690_reg[23] ;
  wire [3:0]\result_2_4_reg_690_reg[27] ;
  wire [3:0]\result_2_4_reg_690_reg[31] ;
  wire [9:0]result_3_4_reg_679_reg;
  wire [1:0]\result_3_4_reg_679_reg[23] ;
  wire [3:0]\result_3_4_reg_679_reg[27] ;
  wire [3:0]\result_3_4_reg_679_reg[31] ;
  wire [9:0]result_4_4_reg_668_reg;
  wire [1:0]\result_4_4_reg_668_reg[23] ;
  wire [3:0]\result_4_4_reg_668_reg[27] ;
  wire [3:0]\result_4_4_reg_668_reg[31] ;
  wire [9:0]result_5_4_reg_657_reg;
  wire [1:0]\result_5_4_reg_657_reg[23] ;
  wire [3:0]\result_5_4_reg_657_reg[27] ;
  wire \result_5_4_reg_657_reg[31] ;
  wire [3:0]\result_5_4_reg_657_reg[31]_0 ;
  wire [9:0]result_6_4_reg_646_reg;
  wire [1:0]\result_6_4_reg_646_reg[23] ;
  wire [3:0]\result_6_4_reg_646_reg[27] ;
  wire [3:0]\result_6_4_reg_646_reg[31] ;
  wire [9:0]result_7_4_reg_635_reg;
  wire [1:0]\result_7_4_reg_635_reg[23] ;
  wire [3:0]\result_7_4_reg_635_reg[27] ;
  wire [3:0]\result_7_4_reg_635_reg[31] ;
  wire [9:0]\result_8_2_reg_502_reg[31] ;
  wire [9:0]result_8_4_reg_624_reg;
  wire [1:0]\result_8_4_reg_624_reg[23] ;
  wire [3:0]\result_8_4_reg_624_reg[27] ;
  wire [3:0]\result_8_4_reg_624_reg[31] ;
  wire [9:0]\result_9_11_reg_557_reg[31] ;
  wire [9:0]\result_9_13_reg_568_reg[31] ;
  wire [9:0]\result_9_15_reg_579_reg[31] ;
  wire [31:0]\result_9_17_reg_590_reg[31] ;
  wire [9:0]\result_9_20_reg_535_reg[31] ;
  wire [9:0]\result_9_2_reg_491_reg[31] ;
  wire [9:0]\result_9_3_reg_546_reg[31] ;
  wire [9:0]result_9_4_reg_613_reg;
  wire [1:0]\result_9_4_reg_613_reg[23] ;
  wire [3:0]\result_9_4_reg_613_reg[27] ;
  wire [3:0]\result_9_4_reg_613_reg[31] ;
  wire [9:0]\result_9_7_reg_513_reg[31] ;
  wire [9:0]\result_9_9_reg_524_reg[31] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [0:0]\tmp_3_reg_137_reg[21]_0 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_1 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_2 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_3 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_4 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_5 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_6 ;
  wire [0:0]\tmp_3_reg_137_reg[21]_7 ;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_0_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_0_4_reg_712_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_0_4_reg_712_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[0]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I1(Q[0]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep),
        .O(a_assign_fu_44_p3[0]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[12]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[16]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[20]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[24]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[28]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I5(Q[30]),
        .O(a_assign_fu_44_p3[30]));
  LUT4 #(
    .INIT(16'h5300)) 
    \a_assign_reg_127[31]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(p_66_in),
        .O(\a_assign_reg_127_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[30]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .O(\a_assign_reg_127[31]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[4]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[8]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__8 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[0]),
        .Q(in0),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2 
       (.CI(\a_assign_reg_127_reg[8]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2_n_3 ,\a_assign_reg_127_reg[12]_i_2_n_4 ,\a_assign_reg_127_reg[12]_i_2_n_5 ,\a_assign_reg_127_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__0_n_3 ,\a_assign_reg_127[12]_i_4__0_n_3 ,\a_assign_reg_127[12]_i_5__0_n_3 ,\a_assign_reg_127[12]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2 
       (.CI(\a_assign_reg_127_reg[12]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2_n_3 ,\a_assign_reg_127_reg[16]_i_2_n_4 ,\a_assign_reg_127_reg[16]_i_2_n_5 ,\a_assign_reg_127_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__0_n_3 ,\a_assign_reg_127[16]_i_4__0_n_3 ,\a_assign_reg_127[16]_i_5__0_n_3 ,\a_assign_reg_127[16]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2 
       (.CI(\a_assign_reg_127_reg[16]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2_n_3 ,\a_assign_reg_127_reg[20]_i_2_n_4 ,\a_assign_reg_127_reg[20]_i_2_n_5 ,\a_assign_reg_127_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__0_n_3 ,\a_assign_reg_127[20]_i_4__0_n_3 ,\a_assign_reg_127[20]_i_5__0_n_3 ,\a_assign_reg_127[20]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2 
       (.CI(\a_assign_reg_127_reg[20]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2_n_3 ,\a_assign_reg_127_reg[24]_i_2_n_4 ,\a_assign_reg_127_reg[24]_i_2_n_5 ,\a_assign_reg_127_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__0_n_3 ,\a_assign_reg_127[24]_i_4__0_n_3 ,\a_assign_reg_127[24]_i_5__0_n_3 ,\a_assign_reg_127[24]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2 
       (.CI(\a_assign_reg_127_reg[24]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2_n_3 ,\a_assign_reg_127_reg[28]_i_2_n_4 ,\a_assign_reg_127_reg[28]_i_2_n_5 ,\a_assign_reg_127_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__0_n_3 ,\a_assign_reg_127[28]_i_4__0_n_3 ,\a_assign_reg_127[28]_i_5__0_n_3 ,\a_assign_reg_127[28]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\a_assign_reg_127_reg[31]_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_2 
       (.CI(\a_assign_reg_127_reg[28]_i_2_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2_n_5 ,\a_assign_reg_127_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__0_n_3 ,\a_assign_reg_127[31]_i_4__0_n_3 ,\a_assign_reg_127[31]_i_5_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2_n_3 ,\a_assign_reg_127_reg[4]_i_2_n_4 ,\a_assign_reg_127_reg[4]_i_2_n_5 ,\a_assign_reg_127_reg[4]_i_2_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_4__0_n_3 ,\a_assign_reg_127[4]_i_5__0_n_3 ,\a_assign_reg_127[4]_i_6__0_n_3 ,\a_assign_reg_127[4]_i_7_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2 
       (.CI(\a_assign_reg_127_reg[4]_i_2_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2_n_3 ,\a_assign_reg_127_reg[8]_i_2_n_4 ,\a_assign_reg_127_reg[8]_i_2_n_5 ,\a_assign_reg_127_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__0_n_3 ,\a_assign_reg_127[8]_i_4__0_n_3 ,\a_assign_reg_127[8]_i_5__0_n_3 ,\a_assign_reg_127[8]_i_6__0_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(inStream_V_data_V_0_data_out),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [31]),
        .I1(Q[31]),
        .I2(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_data_out));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_0_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0" *) 
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0" *) 
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3 ),
        .Q(\result_5_4_reg_657_reg[31] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0" *) 
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3 ),
        .Q(\result_1_4_reg_701_reg[31] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] [1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .buff1_reg__0(p_66_in),
        .\exitcond3_reg_1800_reg[0] (\exitcond3_reg_1800_reg[0] ),
        .in0({a_assign_reg_127,in0}),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg[0] ),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_10),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24,cnn_fc_i50_o10_mubkb_U0_n_25}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_4));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_0_4_reg_712[0]_i_10 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_0_4_reg_712_reg[0]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\result_9_17_reg_590_reg[31] [0]),
        .O(\result_0_4_reg_712[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result_0_4_reg_712[0]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I1(\result_1_4_reg_701_reg[31] ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[0]_i_13 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[0]_i_14 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[0]_i_15 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[0]_i_16 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[0]_i_17 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[0]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[0]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[0]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_0_4_reg_712[0]_i_6 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[0]_i_7 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [3]),
        .O(\result_0_4_reg_712[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[0]_i_8 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [2]),
        .O(\result_0_4_reg_712[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[0]_i_9 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [1]),
        .O(\result_0_4_reg_712[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[12]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[12]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[12]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[12]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[15]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [15]),
        .O(\result_0_4_reg_712[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[14]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [14]),
        .O(\result_0_4_reg_712[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[13]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [13]),
        .O(\result_0_4_reg_712[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[12]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [12]),
        .O(\result_0_4_reg_712[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[16]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[16]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[16]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[16]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[19]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [19]),
        .O(\result_0_4_reg_712[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[18]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [18]),
        .O(\result_0_4_reg_712[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[17]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [17]),
        .O(\result_0_4_reg_712[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[16]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [16]),
        .O(\result_0_4_reg_712[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_0_4_reg_712[20]_i_2 
       (.I0(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_1_4_reg_701_reg[31] ),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[20]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[20]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[20]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[23]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [23]),
        .O(\result_0_4_reg_712[20]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[20]_i_6 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[22]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [22]),
        .O(\result_0_4_reg_712[20]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[21]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [21]),
        .O(\result_0_4_reg_712[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[20]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [20]),
        .O(\result_0_4_reg_712[20]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[24]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[27]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [27]),
        .O(\result_0_4_reg_712[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[24]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[26]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [26]),
        .O(\result_0_4_reg_712[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[24]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[25]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [25]),
        .O(\result_0_4_reg_712[24]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[24]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[24]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [24]),
        .O(\result_0_4_reg_712[24]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[28]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[31]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [31]),
        .O(\result_0_4_reg_712[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[28]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[30]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [30]),
        .O(\result_0_4_reg_712[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[28]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[29]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [29]),
        .O(\result_0_4_reg_712[28]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_0_4_reg_712[28]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(\result_0_4_reg_712_reg[20]_i_9_n_5 ),
        .I3(result_0_4_reg_712_reg[28]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [28]),
        .O(\result_0_4_reg_712[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[4]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[4]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[4]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[4]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [7]),
        .O(\result_0_4_reg_712[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [6]),
        .O(\result_0_4_reg_712[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [5]),
        .O(\result_0_4_reg_712[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [4]),
        .O(\result_0_4_reg_712[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_0_4_reg_712[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[8]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[8]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[8]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_0_4_reg_712[8]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_8),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\result_0_4_reg_712[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[11]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [11]),
        .O(\result_0_4_reg_712[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[10]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [10]),
        .O(\result_0_4_reg_712[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [9]),
        .O(\result_0_4_reg_712[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_0_4_reg_712[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_0_4_reg_712_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_17_reg_590_reg[31] [8]),
        .O(\result_0_4_reg_712[8]_i_9_n_3 ));
  CARRY4 \result_0_4_reg_712_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\result_0_4_reg_712_reg[0]_i_11_n_3 ,\result_0_4_reg_712_reg[0]_i_11_n_4 ,\result_0_4_reg_712_reg[0]_i_11_n_5 ,\result_0_4_reg_712_reg[0]_i_11_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_0_4_reg_712_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\result_0_4_reg_712_reg[0]_i_2_n_3 ,\result_0_4_reg_712_reg[0]_i_2_n_4 ,\result_0_4_reg_712_reg[0]_i_2_n_5 ,\result_0_4_reg_712_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[0]_i_3_n_3 ,\result_0_4_reg_712[0]_i_4_n_3 ,\result_0_4_reg_712[0]_i_5_n_3 ,\result_0_4_reg_712[0]_i_6_n_3 }),
        .O(O),
        .S({\result_0_4_reg_712[0]_i_7_n_3 ,\result_0_4_reg_712[0]_i_8_n_3 ,\result_0_4_reg_712[0]_i_9_n_3 ,\result_0_4_reg_712[0]_i_10_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[12]_i_1 
       (.CI(\result_0_4_reg_712_reg[8]_i_1_n_3 ),
        .CO({\result_0_4_reg_712_reg[12]_i_1_n_3 ,\result_0_4_reg_712_reg[12]_i_1_n_4 ,\result_0_4_reg_712_reg[12]_i_1_n_5 ,\result_0_4_reg_712_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[12]_i_2_n_3 ,\result_0_4_reg_712[12]_i_3_n_3 ,\result_0_4_reg_712[12]_i_4_n_3 ,\result_0_4_reg_712[12]_i_5_n_3 }),
        .O(\result_0_4_reg_712_reg[15] ),
        .S({\result_0_4_reg_712[12]_i_6_n_3 ,\result_0_4_reg_712[12]_i_7_n_3 ,\result_0_4_reg_712[12]_i_8_n_3 ,\result_0_4_reg_712[12]_i_9_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[12]_i_10 
       (.CI(\result_0_4_reg_712_reg[8]_i_10_n_3 ),
        .CO({\result_0_4_reg_712_reg[12]_i_10_n_3 ,\result_0_4_reg_712_reg[12]_i_10_n_4 ,\result_0_4_reg_712_reg[12]_i_10_n_5 ,\result_0_4_reg_712_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_0_4_reg_712_reg[16]_i_1 
       (.CI(\result_0_4_reg_712_reg[12]_i_1_n_3 ),
        .CO({\result_0_4_reg_712_reg[16]_i_1_n_3 ,\result_0_4_reg_712_reg[16]_i_1_n_4 ,\result_0_4_reg_712_reg[16]_i_1_n_5 ,\result_0_4_reg_712_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[16]_i_2_n_3 ,\result_0_4_reg_712[16]_i_3_n_3 ,\result_0_4_reg_712[16]_i_4_n_3 ,\result_0_4_reg_712[16]_i_5_n_3 }),
        .O(\result_0_4_reg_712_reg[19] ),
        .S({\result_0_4_reg_712[16]_i_6_n_3 ,\result_0_4_reg_712[16]_i_7_n_3 ,\result_0_4_reg_712[16]_i_8_n_3 ,\result_0_4_reg_712[16]_i_9_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[16]_i_10 
       (.CI(\result_0_4_reg_712_reg[12]_i_10_n_3 ),
        .CO({\result_0_4_reg_712_reg[16]_i_10_n_3 ,\result_0_4_reg_712_reg[16]_i_10_n_4 ,\result_0_4_reg_712_reg[16]_i_10_n_5 ,\result_0_4_reg_712_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_0_4_reg_712_reg[20]_i_1 
       (.CI(\result_0_4_reg_712_reg[16]_i_1_n_3 ),
        .CO({\result_0_4_reg_712_reg[20]_i_1_n_3 ,\result_0_4_reg_712_reg[20]_i_1_n_4 ,\result_0_4_reg_712_reg[20]_i_1_n_5 ,\result_0_4_reg_712_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_3_n_3 ,\result_0_4_reg_712[20]_i_4_n_3 }),
        .O(\result_0_4_reg_712_reg[23] ),
        .S({\result_0_4_reg_712[20]_i_5_n_3 ,\result_0_4_reg_712[20]_i_6_n_3 ,\result_0_4_reg_712[20]_i_7_n_3 ,\result_0_4_reg_712[20]_i_8_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[20]_i_9 
       (.CI(\result_0_4_reg_712_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_0_4_reg_712_reg[20]_i_9_n_5 ,\NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_0_4_reg_712_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_0_4_reg_712_reg[24]_i_1 
       (.CI(\result_0_4_reg_712_reg[20]_i_1_n_3 ),
        .CO({\result_0_4_reg_712_reg[24]_i_1_n_3 ,\result_0_4_reg_712_reg[24]_i_1_n_4 ,\result_0_4_reg_712_reg[24]_i_1_n_5 ,\result_0_4_reg_712_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 }),
        .O(\result_0_4_reg_712_reg[27] ),
        .S({\result_0_4_reg_712[24]_i_2_n_3 ,\result_0_4_reg_712[24]_i_3_n_3 ,\result_0_4_reg_712[24]_i_4_n_3 ,\result_0_4_reg_712[24]_i_5_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[28]_i_1 
       (.CI(\result_0_4_reg_712_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_0_4_reg_712_reg[28]_i_1_CO_UNCONNECTED [3],\result_0_4_reg_712_reg[28]_i_1_n_4 ,\result_0_4_reg_712_reg[28]_i_1_n_5 ,\result_0_4_reg_712_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 ,\result_0_4_reg_712[20]_i_2_n_3 }),
        .O(\result_0_4_reg_712_reg[31] ),
        .S({\result_0_4_reg_712[28]_i_2_n_3 ,\result_0_4_reg_712[28]_i_3_n_3 ,\result_0_4_reg_712[28]_i_4_n_3 ,\result_0_4_reg_712[28]_i_5_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[4]_i_1 
       (.CI(\result_0_4_reg_712_reg[0]_i_2_n_3 ),
        .CO({\result_0_4_reg_712_reg[4]_i_1_n_3 ,\result_0_4_reg_712_reg[4]_i_1_n_4 ,\result_0_4_reg_712_reg[4]_i_1_n_5 ,\result_0_4_reg_712_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[4]_i_2_n_3 ,\result_0_4_reg_712[4]_i_3_n_3 ,\result_0_4_reg_712[4]_i_4_n_3 ,\result_0_4_reg_712[4]_i_5_n_3 }),
        .O(\result_0_4_reg_712_reg[7] ),
        .S({\result_0_4_reg_712[4]_i_6_n_3 ,\result_0_4_reg_712[4]_i_7_n_3 ,\result_0_4_reg_712[4]_i_8_n_3 ,\result_0_4_reg_712[4]_i_9_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[4]_i_10 
       (.CI(\result_0_4_reg_712_reg[0]_i_11_n_3 ),
        .CO({\result_0_4_reg_712_reg[4]_i_10_n_3 ,\result_0_4_reg_712_reg[4]_i_10_n_4 ,\result_0_4_reg_712_reg[4]_i_10_n_5 ,\result_0_4_reg_712_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_0_4_reg_712_reg[8]_i_1 
       (.CI(\result_0_4_reg_712_reg[4]_i_1_n_3 ),
        .CO({\result_0_4_reg_712_reg[8]_i_1_n_3 ,\result_0_4_reg_712_reg[8]_i_1_n_4 ,\result_0_4_reg_712_reg[8]_i_1_n_5 ,\result_0_4_reg_712_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_0_4_reg_712[8]_i_2_n_3 ,\result_0_4_reg_712[8]_i_3_n_3 ,\result_0_4_reg_712[8]_i_4_n_3 ,\result_0_4_reg_712[8]_i_5_n_3 }),
        .O(\result_0_4_reg_712_reg[11] ),
        .S({\result_0_4_reg_712[8]_i_6_n_3 ,\result_0_4_reg_712[8]_i_7_n_3 ,\result_0_4_reg_712[8]_i_8_n_3 ,\result_0_4_reg_712[8]_i_9_n_3 }));
  CARRY4 \result_0_4_reg_712_reg[8]_i_10 
       (.CI(\result_0_4_reg_712_reg[4]_i_10_n_3 ),
        .CO({\result_0_4_reg_712_reg[8]_i_10_n_3 ,\result_0_4_reg_712_reg[8]_i_10_n_4 ,\result_0_4_reg_712_reg[8]_i_10_n_5 ,\result_0_4_reg_712_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[20]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [1]),
        .O(\result_1_4_reg_701_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[20]_i_6 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [0]),
        .O(\result_1_4_reg_701_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[24]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [5]),
        .O(\result_1_4_reg_701_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[24]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [4]),
        .O(\result_1_4_reg_701_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[24]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [3]),
        .O(\result_1_4_reg_701_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[24]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [2]),
        .O(\result_1_4_reg_701_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[28]_i_2 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[28]_i_3 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[28]_i_4 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [7]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_1_4_reg_701[28]_i_5 
       (.I0(\result_1_4_reg_701_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(CO),
        .I3(result_1_4_reg_701_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_15_reg_579_reg[31] [6]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[20]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [1]),
        .O(\result_2_4_reg_690_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[20]_i_6 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [0]),
        .O(\result_2_4_reg_690_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[24]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [5]),
        .O(\result_2_4_reg_690_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[24]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [4]),
        .O(\result_2_4_reg_690_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[24]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [3]),
        .O(\result_2_4_reg_690_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[24]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [2]),
        .O(\result_2_4_reg_690_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[28]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [9]),
        .O(\result_2_4_reg_690_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[28]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [8]),
        .O(\result_2_4_reg_690_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[28]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [7]),
        .O(\result_2_4_reg_690_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_2_4_reg_690[28]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_0),
        .I2(\tmp_3_reg_137_reg[21]_0 ),
        .I3(result_2_4_reg_690_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_13_reg_568_reg[31] [6]),
        .O(\result_2_4_reg_690_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[20]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [1]),
        .O(\result_3_4_reg_679_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[20]_i_6 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [0]),
        .O(\result_3_4_reg_679_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[24]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [5]),
        .O(\result_3_4_reg_679_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[24]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [4]),
        .O(\result_3_4_reg_679_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[24]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [3]),
        .O(\result_3_4_reg_679_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[24]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [2]),
        .O(\result_3_4_reg_679_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[28]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [9]),
        .O(\result_3_4_reg_679_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[28]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [8]),
        .O(\result_3_4_reg_679_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[28]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [7]),
        .O(\result_3_4_reg_679_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_3_4_reg_679[28]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(\tmp_3_reg_137_reg[21]_1 ),
        .I3(result_3_4_reg_679_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_11_reg_557_reg[31] [6]),
        .O(\result_3_4_reg_679_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[20]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [1]),
        .O(\result_4_4_reg_668_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[20]_i_6 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [0]),
        .O(\result_4_4_reg_668_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[24]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [5]),
        .O(\result_4_4_reg_668_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[24]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [4]),
        .O(\result_4_4_reg_668_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[24]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [3]),
        .O(\result_4_4_reg_668_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[24]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [2]),
        .O(\result_4_4_reg_668_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[28]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [9]),
        .O(\result_4_4_reg_668_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[28]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [8]),
        .O(\result_4_4_reg_668_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[28]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [7]),
        .O(\result_4_4_reg_668_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_4_4_reg_668[28]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_2),
        .I2(\tmp_3_reg_137_reg[21]_2 ),
        .I3(result_4_4_reg_668_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_3_reg_546_reg[31] [6]),
        .O(\result_4_4_reg_668_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[20]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [1]),
        .O(\result_5_4_reg_657_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[20]_i_6 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [0]),
        .O(\result_5_4_reg_657_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[24]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [5]),
        .O(\result_5_4_reg_657_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[24]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [4]),
        .O(\result_5_4_reg_657_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[24]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [3]),
        .O(\result_5_4_reg_657_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[24]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [2]),
        .O(\result_5_4_reg_657_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[28]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [9]),
        .O(\result_5_4_reg_657_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[28]_i_3 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [8]),
        .O(\result_5_4_reg_657_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[28]_i_4 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [7]),
        .O(\result_5_4_reg_657_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_5_4_reg_657[28]_i_5 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_3),
        .I2(\tmp_3_reg_137_reg[21]_3 ),
        .I3(result_5_4_reg_657_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_20_reg_535_reg[31] [6]),
        .O(\result_5_4_reg_657_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[20]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [1]),
        .O(\result_6_4_reg_646_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[20]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [0]),
        .O(\result_6_4_reg_646_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[24]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [5]),
        .O(\result_6_4_reg_646_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[24]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [4]),
        .O(\result_6_4_reg_646_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[24]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [3]),
        .O(\result_6_4_reg_646_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[24]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [2]),
        .O(\result_6_4_reg_646_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[28]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [9]),
        .O(\result_6_4_reg_646_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[28]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [8]),
        .O(\result_6_4_reg_646_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[28]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [7]),
        .O(\result_6_4_reg_646_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_6_4_reg_646[28]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_4),
        .I2(\tmp_3_reg_137_reg[21]_4 ),
        .I3(result_6_4_reg_646_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_9_reg_524_reg[31] [6]),
        .O(\result_6_4_reg_646_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[20]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [1]),
        .O(\result_7_4_reg_635_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[20]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [0]),
        .O(\result_7_4_reg_635_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[24]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [5]),
        .O(\result_7_4_reg_635_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[24]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [4]),
        .O(\result_7_4_reg_635_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[24]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [3]),
        .O(\result_7_4_reg_635_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[24]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [2]),
        .O(\result_7_4_reg_635_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[28]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [9]),
        .O(\result_7_4_reg_635_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[28]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [8]),
        .O(\result_7_4_reg_635_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[28]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [7]),
        .O(\result_7_4_reg_635_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_7_4_reg_635[28]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_5),
        .I2(\tmp_3_reg_137_reg[21]_5 ),
        .I3(result_7_4_reg_635_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_7_reg_513_reg[31] [6]),
        .O(\result_7_4_reg_635_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[20]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [1]),
        .O(\result_8_4_reg_624_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[20]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [0]),
        .O(\result_8_4_reg_624_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[24]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [5]),
        .O(\result_8_4_reg_624_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[24]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [4]),
        .O(\result_8_4_reg_624_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[24]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [3]),
        .O(\result_8_4_reg_624_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[24]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [2]),
        .O(\result_8_4_reg_624_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[28]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [9]),
        .O(\result_8_4_reg_624_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[28]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [8]),
        .O(\result_8_4_reg_624_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[28]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [7]),
        .O(\result_8_4_reg_624_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_8_4_reg_624[28]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_6),
        .I2(\tmp_3_reg_137_reg[21]_6 ),
        .I3(result_8_4_reg_624_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_8_2_reg_502_reg[31] [6]),
        .O(\result_8_4_reg_624_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[20]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [1]),
        .O(\result_9_4_reg_613_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[20]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[0]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [0]),
        .O(\result_9_4_reg_613_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[24]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[5]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [5]),
        .O(\result_9_4_reg_613_reg[27] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[24]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[4]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [4]),
        .O(\result_9_4_reg_613_reg[27] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[24]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[3]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [3]),
        .O(\result_9_4_reg_613_reg[27] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[24]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[2]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [2]),
        .O(\result_9_4_reg_613_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[28]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[9]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [9]),
        .O(\result_9_4_reg_613_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[28]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[8]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [8]),
        .O(\result_9_4_reg_613_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[28]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[7]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [7]),
        .O(\result_9_4_reg_613_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF9060000F906)) 
    \result_9_4_reg_613[28]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_7),
        .I2(\tmp_3_reg_137_reg[21]_7 ),
        .I3(result_9_4_reg_613_reg[6]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\result_9_2_reg_491_reg[31] [6]),
        .O(\result_9_4_reg_613_reg[31] [0]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_25),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \a_assign_reg_127_reg[4]_0 ,
    CO,
    O,
    \result_1_4_reg_701_reg[7] ,
    \result_1_4_reg_701_reg[11] ,
    \result_1_4_reg_701_reg[15] ,
    \result_1_4_reg_701_reg[19] ,
    \result_1_4_reg_701_reg[23] ,
    \result_1_4_reg_701_reg[27] ,
    \result_1_4_reg_701_reg[31] ,
    in0,
    p_66_in,
    ap_clk,
    weight_1_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[30] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1 ,
    S,
    result_1_4_reg_701_reg,
    \result_9_15_reg_579_reg[21] ,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 );
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output \a_assign_reg_127_reg[4]_0 ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\result_1_4_reg_701_reg[7] ;
  output [3:0]\result_1_4_reg_701_reg[11] ;
  output [3:0]\result_1_4_reg_701_reg[15] ;
  output [3:0]\result_1_4_reg_701_reg[19] ;
  output [3:0]\result_1_4_reg_701_reg[23] ;
  output [3:0]\result_1_4_reg_701_reg[27] ;
  output [3:0]\result_1_4_reg_701_reg[31] ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_1_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[30] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1 ;
  input [3:0]S;
  input [21:0]result_1_4_reg_701_reg;
  input [21:0]\result_9_15_reg_579_reg[21] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [3:0]S;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__1_n_3 ;
  wire \a_assign_reg_127[12]_i_4__1_n_3 ;
  wire \a_assign_reg_127[12]_i_5__1_n_3 ;
  wire \a_assign_reg_127[12]_i_6__1_n_3 ;
  wire \a_assign_reg_127[16]_i_3__1_n_3 ;
  wire \a_assign_reg_127[16]_i_4__1_n_3 ;
  wire \a_assign_reg_127[16]_i_5__1_n_3 ;
  wire \a_assign_reg_127[16]_i_6__1_n_3 ;
  wire \a_assign_reg_127[20]_i_3__1_n_3 ;
  wire \a_assign_reg_127[20]_i_4__1_n_3 ;
  wire \a_assign_reg_127[20]_i_5__1_n_3 ;
  wire \a_assign_reg_127[20]_i_6__1_n_3 ;
  wire \a_assign_reg_127[24]_i_3__1_n_3 ;
  wire \a_assign_reg_127[24]_i_4__1_n_3 ;
  wire \a_assign_reg_127[24]_i_5__1_n_3 ;
  wire \a_assign_reg_127[24]_i_6__1_n_3 ;
  wire \a_assign_reg_127[28]_i_3__1_n_3 ;
  wire \a_assign_reg_127[28]_i_4__1_n_3 ;
  wire \a_assign_reg_127[28]_i_5__1_n_3 ;
  wire \a_assign_reg_127[28]_i_6__1_n_3 ;
  wire \a_assign_reg_127[31]_i_2__0_n_3 ;
  wire \a_assign_reg_127[31]_i_3__1_n_3 ;
  wire \a_assign_reg_127[31]_i_4__1_n_3 ;
  wire \a_assign_reg_127[4]_i_3__1_n_3 ;
  wire \a_assign_reg_127[4]_i_4__1_n_3 ;
  wire \a_assign_reg_127[4]_i_5__1_n_3 ;
  wire \a_assign_reg_127[4]_i_6__1_n_3 ;
  wire \a_assign_reg_127[8]_i_3__1_n_3 ;
  wire \a_assign_reg_127[8]_i_4__1_n_3 ;
  wire \a_assign_reg_127[8]_i_5__1_n_3 ;
  wire \a_assign_reg_127[8]_i_6__1_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1_n_6 ;
  wire \a_assign_reg_127_reg[4]_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[30] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_1_4_reg_701[0]_i_2_n_3 ;
  wire \result_1_4_reg_701[0]_i_3_n_3 ;
  wire \result_1_4_reg_701[0]_i_4_n_3 ;
  wire \result_1_4_reg_701[0]_i_5_n_3 ;
  wire \result_1_4_reg_701[0]_i_6_n_3 ;
  wire \result_1_4_reg_701[0]_i_7_n_3 ;
  wire \result_1_4_reg_701[0]_i_8_n_3 ;
  wire \result_1_4_reg_701[0]_i_9_n_3 ;
  wire \result_1_4_reg_701[12]_i_2_n_3 ;
  wire \result_1_4_reg_701[12]_i_3_n_3 ;
  wire \result_1_4_reg_701[12]_i_4_n_3 ;
  wire \result_1_4_reg_701[12]_i_5_n_3 ;
  wire \result_1_4_reg_701[12]_i_6_n_3 ;
  wire \result_1_4_reg_701[12]_i_7_n_3 ;
  wire \result_1_4_reg_701[12]_i_8_n_3 ;
  wire \result_1_4_reg_701[12]_i_9_n_3 ;
  wire \result_1_4_reg_701[16]_i_2_n_3 ;
  wire \result_1_4_reg_701[16]_i_3_n_3 ;
  wire \result_1_4_reg_701[16]_i_4_n_3 ;
  wire \result_1_4_reg_701[16]_i_5_n_3 ;
  wire \result_1_4_reg_701[16]_i_6_n_3 ;
  wire \result_1_4_reg_701[16]_i_7_n_3 ;
  wire \result_1_4_reg_701[16]_i_8_n_3 ;
  wire \result_1_4_reg_701[16]_i_9_n_3 ;
  wire \result_1_4_reg_701[20]_i_2_n_3 ;
  wire \result_1_4_reg_701[20]_i_3_n_3 ;
  wire \result_1_4_reg_701[20]_i_4_n_3 ;
  wire \result_1_4_reg_701[20]_i_7_n_3 ;
  wire \result_1_4_reg_701[20]_i_8_n_3 ;
  wire \result_1_4_reg_701[4]_i_2_n_3 ;
  wire \result_1_4_reg_701[4]_i_3_n_3 ;
  wire \result_1_4_reg_701[4]_i_4_n_3 ;
  wire \result_1_4_reg_701[4]_i_5_n_3 ;
  wire \result_1_4_reg_701[4]_i_6_n_3 ;
  wire \result_1_4_reg_701[4]_i_7_n_3 ;
  wire \result_1_4_reg_701[4]_i_8_n_3 ;
  wire \result_1_4_reg_701[4]_i_9_n_3 ;
  wire \result_1_4_reg_701[8]_i_2_n_3 ;
  wire \result_1_4_reg_701[8]_i_3_n_3 ;
  wire \result_1_4_reg_701[8]_i_4_n_3 ;
  wire \result_1_4_reg_701[8]_i_5_n_3 ;
  wire \result_1_4_reg_701[8]_i_6_n_3 ;
  wire \result_1_4_reg_701[8]_i_7_n_3 ;
  wire \result_1_4_reg_701[8]_i_8_n_3 ;
  wire \result_1_4_reg_701[8]_i_9_n_3 ;
  wire [21:0]result_1_4_reg_701_reg;
  wire \result_1_4_reg_701_reg[0]_i_10_n_3 ;
  wire \result_1_4_reg_701_reg[0]_i_10_n_4 ;
  wire \result_1_4_reg_701_reg[0]_i_10_n_5 ;
  wire \result_1_4_reg_701_reg[0]_i_10_n_6 ;
  wire \result_1_4_reg_701_reg[0]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[0]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[0]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[0]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[11] ;
  wire \result_1_4_reg_701_reg[12]_i_10_n_3 ;
  wire \result_1_4_reg_701_reg[12]_i_10_n_4 ;
  wire \result_1_4_reg_701_reg[12]_i_10_n_5 ;
  wire \result_1_4_reg_701_reg[12]_i_10_n_6 ;
  wire \result_1_4_reg_701_reg[12]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[12]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[12]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[12]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[15] ;
  wire \result_1_4_reg_701_reg[16]_i_10_n_3 ;
  wire \result_1_4_reg_701_reg[16]_i_10_n_4 ;
  wire \result_1_4_reg_701_reg[16]_i_10_n_5 ;
  wire \result_1_4_reg_701_reg[16]_i_10_n_6 ;
  wire \result_1_4_reg_701_reg[16]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[16]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[16]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[16]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[19] ;
  wire \result_1_4_reg_701_reg[20]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[20]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[20]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[20]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[23] ;
  wire \result_1_4_reg_701_reg[24]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[24]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[24]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[24]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[27] ;
  wire \result_1_4_reg_701_reg[28]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[28]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[28]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[31] ;
  wire \result_1_4_reg_701_reg[4]_i_10_n_3 ;
  wire \result_1_4_reg_701_reg[4]_i_10_n_4 ;
  wire \result_1_4_reg_701_reg[4]_i_10_n_5 ;
  wire \result_1_4_reg_701_reg[4]_i_10_n_6 ;
  wire \result_1_4_reg_701_reg[4]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[4]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[4]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[4]_i_1_n_6 ;
  wire [3:0]\result_1_4_reg_701_reg[7] ;
  wire \result_1_4_reg_701_reg[8]_i_10_n_3 ;
  wire \result_1_4_reg_701_reg[8]_i_10_n_4 ;
  wire \result_1_4_reg_701_reg[8]_i_10_n_5 ;
  wire \result_1_4_reg_701_reg[8]_i_10_n_6 ;
  wire \result_1_4_reg_701_reg[8]_i_1_n_3 ;
  wire \result_1_4_reg_701_reg[8]_i_1_n_4 ;
  wire \result_1_4_reg_701_reg[8]_i_1_n_5 ;
  wire \result_1_4_reg_701_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_15_reg_579_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_1_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_1_4_reg_701_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_1_4_reg_701_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [12]),
        .O(\a_assign_reg_127[12]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [11]),
        .O(\a_assign_reg_127[12]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [10]),
        .O(\a_assign_reg_127[12]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [9]),
        .O(\a_assign_reg_127[12]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [16]),
        .O(\a_assign_reg_127[16]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [15]),
        .O(\a_assign_reg_127[16]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [14]),
        .O(\a_assign_reg_127[16]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [13]),
        .O(\a_assign_reg_127[16]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [20]),
        .O(\a_assign_reg_127[20]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [19]),
        .O(\a_assign_reg_127[20]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [18]),
        .O(\a_assign_reg_127[20]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [17]),
        .O(\a_assign_reg_127[20]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [24]),
        .O(\a_assign_reg_127[24]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [23]),
        .O(\a_assign_reg_127[24]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [22]),
        .O(\a_assign_reg_127[24]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [21]),
        .O(\a_assign_reg_127[24]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [28]),
        .O(\a_assign_reg_127[28]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [27]),
        .O(\a_assign_reg_127[28]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [26]),
        .O(\a_assign_reg_127[28]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [25]),
        .O(\a_assign_reg_127[28]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [30]),
        .I5(Q[30]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[30]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [30]),
        .O(\a_assign_reg_127[31]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [29]),
        .O(\a_assign_reg_127[31]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [0]),
        .O(\a_assign_reg_127_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [4]),
        .O(\a_assign_reg_127[4]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [3]),
        .O(\a_assign_reg_127[4]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [2]),
        .O(\a_assign_reg_127[4]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [1]),
        .O(\a_assign_reg_127[4]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [8]),
        .O(\a_assign_reg_127[8]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [7]),
        .O(\a_assign_reg_127[8]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [6]),
        .O(\a_assign_reg_127[8]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [5]),
        .O(\a_assign_reg_127[8]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__7 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__0 
       (.CI(\a_assign_reg_127_reg[8]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__0_n_3 ,\a_assign_reg_127_reg[12]_i_2__0_n_4 ,\a_assign_reg_127_reg[12]_i_2__0_n_5 ,\a_assign_reg_127_reg[12]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__1_n_3 ,\a_assign_reg_127[12]_i_4__1_n_3 ,\a_assign_reg_127[12]_i_5__1_n_3 ,\a_assign_reg_127[12]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__0 
       (.CI(\a_assign_reg_127_reg[12]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__0_n_3 ,\a_assign_reg_127_reg[16]_i_2__0_n_4 ,\a_assign_reg_127_reg[16]_i_2__0_n_5 ,\a_assign_reg_127_reg[16]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__1_n_3 ,\a_assign_reg_127[16]_i_4__1_n_3 ,\a_assign_reg_127[16]_i_5__1_n_3 ,\a_assign_reg_127[16]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__0 
       (.CI(\a_assign_reg_127_reg[16]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__0_n_3 ,\a_assign_reg_127_reg[20]_i_2__0_n_4 ,\a_assign_reg_127_reg[20]_i_2__0_n_5 ,\a_assign_reg_127_reg[20]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__1_n_3 ,\a_assign_reg_127[20]_i_4__1_n_3 ,\a_assign_reg_127[20]_i_5__1_n_3 ,\a_assign_reg_127[20]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__0 
       (.CI(\a_assign_reg_127_reg[20]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__0_n_3 ,\a_assign_reg_127_reg[24]_i_2__0_n_4 ,\a_assign_reg_127_reg[24]_i_2__0_n_5 ,\a_assign_reg_127_reg[24]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__1_n_3 ,\a_assign_reg_127[24]_i_4__1_n_3 ,\a_assign_reg_127[24]_i_5__1_n_3 ,\a_assign_reg_127[24]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__0 
       (.CI(\a_assign_reg_127_reg[24]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__0_n_3 ,\a_assign_reg_127_reg[28]_i_2__0_n_4 ,\a_assign_reg_127_reg[28]_i_2__0_n_5 ,\a_assign_reg_127_reg[28]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__1_n_3 ,\a_assign_reg_127[28]_i_4__1_n_3 ,\a_assign_reg_127[28]_i_5__1_n_3 ,\a_assign_reg_127[28]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1 
       (.CI(\a_assign_reg_127_reg[28]_i_2__0_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1_n_5 ,\a_assign_reg_127_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__0_n_3 ,\a_assign_reg_127[31]_i_3__1_n_3 ,\a_assign_reg_127[31]_i_4__1_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__0_n_3 ,\a_assign_reg_127_reg[4]_i_2__0_n_4 ,\a_assign_reg_127_reg[4]_i_2__0_n_5 ,\a_assign_reg_127_reg[4]_i_2__0_n_6 }),
        .CYINIT(\a_assign_reg_127_reg[4]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__1_n_3 ,\a_assign_reg_127[4]_i_4__1_n_3 ,\a_assign_reg_127[4]_i_5__1_n_3 ,\a_assign_reg_127[4]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__0 
       (.CI(\a_assign_reg_127_reg[4]_i_2__0_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__0_n_3 ,\a_assign_reg_127_reg[8]_i_2__0_n_4 ,\a_assign_reg_127_reg[8]_i_2__0_n_5 ,\a_assign_reg_127_reg[8]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__1_n_3 ,\a_assign_reg_127[8]_i_4__1_n_3 ,\a_assign_reg_127[8]_i_5__1_n_3 ,\a_assign_reg_127[8]_i_6__1_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_753/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_753/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_1_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_1_4_reg_701[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[0]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_1_4_reg_701[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [3]),
        .O(\result_1_4_reg_701[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [2]),
        .O(\result_1_4_reg_701[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [1]),
        .O(\result_1_4_reg_701[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_1_4_reg_701[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_1_4_reg_701_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_15_reg_579_reg[21] [0]),
        .O(\result_1_4_reg_701[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[12]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[12]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[12]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[12]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [15]),
        .O(\result_1_4_reg_701[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [14]),
        .O(\result_1_4_reg_701[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [13]),
        .O(\result_1_4_reg_701[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [12]),
        .O(\result_1_4_reg_701[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[16]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[16]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[16]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[16]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [19]),
        .O(\result_1_4_reg_701[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [18]),
        .O(\result_1_4_reg_701[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [17]),
        .O(\result_1_4_reg_701[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [16]),
        .O(\result_1_4_reg_701[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_1_4_reg_701[20]_i_2 
       (.I0(CO),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[20]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[20]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [21]),
        .O(\result_1_4_reg_701[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [20]),
        .O(\result_1_4_reg_701[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[4]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[4]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[4]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [7]),
        .O(\result_1_4_reg_701[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [6]),
        .O(\result_1_4_reg_701[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [5]),
        .O(\result_1_4_reg_701[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [4]),
        .O(\result_1_4_reg_701[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_1_4_reg_701[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[8]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[8]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[8]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_1_4_reg_701[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_1_4_reg_701[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [11]),
        .O(\result_1_4_reg_701[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [10]),
        .O(\result_1_4_reg_701[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [9]),
        .O(\result_1_4_reg_701[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_1_4_reg_701[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_1_4_reg_701_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_15_reg_579_reg[21] [8]),
        .O(\result_1_4_reg_701[8]_i_9_n_3 ));
  CARRY4 \result_1_4_reg_701_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_1_4_reg_701_reg[0]_i_1_n_3 ,\result_1_4_reg_701_reg[0]_i_1_n_4 ,\result_1_4_reg_701_reg[0]_i_1_n_5 ,\result_1_4_reg_701_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[0]_i_2_n_3 ,\result_1_4_reg_701[0]_i_3_n_3 ,\result_1_4_reg_701[0]_i_4_n_3 ,\result_1_4_reg_701[0]_i_5_n_3 }),
        .O(O),
        .S({\result_1_4_reg_701[0]_i_6_n_3 ,\result_1_4_reg_701[0]_i_7_n_3 ,\result_1_4_reg_701[0]_i_8_n_3 ,\result_1_4_reg_701[0]_i_9_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_1_4_reg_701_reg[0]_i_10_n_3 ,\result_1_4_reg_701_reg[0]_i_10_n_4 ,\result_1_4_reg_701_reg[0]_i_10_n_5 ,\result_1_4_reg_701_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_1_4_reg_701_reg[12]_i_1 
       (.CI(\result_1_4_reg_701_reg[8]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[12]_i_1_n_3 ,\result_1_4_reg_701_reg[12]_i_1_n_4 ,\result_1_4_reg_701_reg[12]_i_1_n_5 ,\result_1_4_reg_701_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[12]_i_2_n_3 ,\result_1_4_reg_701[12]_i_3_n_3 ,\result_1_4_reg_701[12]_i_4_n_3 ,\result_1_4_reg_701[12]_i_5_n_3 }),
        .O(\result_1_4_reg_701_reg[15] ),
        .S({\result_1_4_reg_701[12]_i_6_n_3 ,\result_1_4_reg_701[12]_i_7_n_3 ,\result_1_4_reg_701[12]_i_8_n_3 ,\result_1_4_reg_701[12]_i_9_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[12]_i_10 
       (.CI(\result_1_4_reg_701_reg[8]_i_10_n_3 ),
        .CO({\result_1_4_reg_701_reg[12]_i_10_n_3 ,\result_1_4_reg_701_reg[12]_i_10_n_4 ,\result_1_4_reg_701_reg[12]_i_10_n_5 ,\result_1_4_reg_701_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_1_4_reg_701_reg[16]_i_1 
       (.CI(\result_1_4_reg_701_reg[12]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[16]_i_1_n_3 ,\result_1_4_reg_701_reg[16]_i_1_n_4 ,\result_1_4_reg_701_reg[16]_i_1_n_5 ,\result_1_4_reg_701_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[16]_i_2_n_3 ,\result_1_4_reg_701[16]_i_3_n_3 ,\result_1_4_reg_701[16]_i_4_n_3 ,\result_1_4_reg_701[16]_i_5_n_3 }),
        .O(\result_1_4_reg_701_reg[19] ),
        .S({\result_1_4_reg_701[16]_i_6_n_3 ,\result_1_4_reg_701[16]_i_7_n_3 ,\result_1_4_reg_701[16]_i_8_n_3 ,\result_1_4_reg_701[16]_i_9_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[16]_i_10 
       (.CI(\result_1_4_reg_701_reg[12]_i_10_n_3 ),
        .CO({\result_1_4_reg_701_reg[16]_i_10_n_3 ,\result_1_4_reg_701_reg[16]_i_10_n_4 ,\result_1_4_reg_701_reg[16]_i_10_n_5 ,\result_1_4_reg_701_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_1_4_reg_701_reg[20]_i_1 
       (.CI(\result_1_4_reg_701_reg[16]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[20]_i_1_n_3 ,\result_1_4_reg_701_reg[20]_i_1_n_4 ,\result_1_4_reg_701_reg[20]_i_1_n_5 ,\result_1_4_reg_701_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_3_n_3 ,\result_1_4_reg_701[20]_i_4_n_3 }),
        .O(\result_1_4_reg_701_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0 ,\result_1_4_reg_701[20]_i_7_n_3 ,\result_1_4_reg_701[20]_i_8_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[20]_i_9 
       (.CI(\result_1_4_reg_701_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED [3:2],CO,\NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_1_4_reg_701_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_1_4_reg_701_reg[24]_i_1 
       (.CI(\result_1_4_reg_701_reg[20]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[24]_i_1_n_3 ,\result_1_4_reg_701_reg[24]_i_1_n_4 ,\result_1_4_reg_701_reg[24]_i_1_n_5 ,\result_1_4_reg_701_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 }),
        .O(\result_1_4_reg_701_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1 ));
  CARRY4 \result_1_4_reg_701_reg[28]_i_1 
       (.CI(\result_1_4_reg_701_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_1_4_reg_701_reg[28]_i_1_CO_UNCONNECTED [3],\result_1_4_reg_701_reg[28]_i_1_n_4 ,\result_1_4_reg_701_reg[28]_i_1_n_5 ,\result_1_4_reg_701_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 ,\result_1_4_reg_701[20]_i_2_n_3 }),
        .O(\result_1_4_reg_701_reg[31] ),
        .S(S));
  CARRY4 \result_1_4_reg_701_reg[4]_i_1 
       (.CI(\result_1_4_reg_701_reg[0]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[4]_i_1_n_3 ,\result_1_4_reg_701_reg[4]_i_1_n_4 ,\result_1_4_reg_701_reg[4]_i_1_n_5 ,\result_1_4_reg_701_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[4]_i_2_n_3 ,\result_1_4_reg_701[4]_i_3_n_3 ,\result_1_4_reg_701[4]_i_4_n_3 ,\result_1_4_reg_701[4]_i_5_n_3 }),
        .O(\result_1_4_reg_701_reg[7] ),
        .S({\result_1_4_reg_701[4]_i_6_n_3 ,\result_1_4_reg_701[4]_i_7_n_3 ,\result_1_4_reg_701[4]_i_8_n_3 ,\result_1_4_reg_701[4]_i_9_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[4]_i_10 
       (.CI(\result_1_4_reg_701_reg[0]_i_10_n_3 ),
        .CO({\result_1_4_reg_701_reg[4]_i_10_n_3 ,\result_1_4_reg_701_reg[4]_i_10_n_4 ,\result_1_4_reg_701_reg[4]_i_10_n_5 ,\result_1_4_reg_701_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_1_4_reg_701_reg[8]_i_1 
       (.CI(\result_1_4_reg_701_reg[4]_i_1_n_3 ),
        .CO({\result_1_4_reg_701_reg[8]_i_1_n_3 ,\result_1_4_reg_701_reg[8]_i_1_n_4 ,\result_1_4_reg_701_reg[8]_i_1_n_5 ,\result_1_4_reg_701_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_1_4_reg_701[8]_i_2_n_3 ,\result_1_4_reg_701[8]_i_3_n_3 ,\result_1_4_reg_701[8]_i_4_n_3 ,\result_1_4_reg_701[8]_i_5_n_3 }),
        .O(\result_1_4_reg_701_reg[11] ),
        .S({\result_1_4_reg_701[8]_i_6_n_3 ,\result_1_4_reg_701[8]_i_7_n_3 ,\result_1_4_reg_701[8]_i_8_n_3 ,\result_1_4_reg_701[8]_i_9_n_3 }));
  CARRY4 \result_1_4_reg_701_reg[8]_i_10 
       (.CI(\result_1_4_reg_701_reg[4]_i_10_n_3 ),
        .CO({\result_1_4_reg_701_reg[8]_i_10_n_3 ,\result_1_4_reg_701_reg[8]_i_10_n_4 ,\result_1_4_reg_701_reg[8]_i_10_n_5 ,\result_1_4_reg_701_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_2_4_reg_690_reg[31] ,
    O,
    \result_2_4_reg_690_reg[7] ,
    \result_2_4_reg_690_reg[11] ,
    \result_2_4_reg_690_reg[15] ,
    \result_2_4_reg_690_reg[19] ,
    \result_2_4_reg_690_reg[23] ,
    \result_2_4_reg_690_reg[27] ,
    \result_2_4_reg_690_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_2_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[30] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ,
    result_2_4_reg_690_reg,
    \result_9_13_reg_568_reg[21] ,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_2_4_reg_690_reg[31] ;
  output [3:0]O;
  output [3:0]\result_2_4_reg_690_reg[7] ;
  output [3:0]\result_2_4_reg_690_reg[11] ;
  output [3:0]\result_2_4_reg_690_reg[15] ;
  output [3:0]\result_2_4_reg_690_reg[19] ;
  output [3:0]\result_2_4_reg_690_reg[23] ;
  output [3:0]\result_2_4_reg_690_reg[27] ;
  output [3:0]\result_2_4_reg_690_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_2_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [29:0]Q;
  input [29:0]\inStream_V_data_V_0_payload_B_reg[30] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  input [21:0]result_2_4_reg_690_reg;
  input [21:0]\result_9_13_reg_568_reg[21] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [29:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__2_n_3 ;
  wire \a_assign_reg_127[12]_i_4__2_n_3 ;
  wire \a_assign_reg_127[12]_i_5__2_n_3 ;
  wire \a_assign_reg_127[12]_i_6__2_n_3 ;
  wire \a_assign_reg_127[16]_i_3__2_n_3 ;
  wire \a_assign_reg_127[16]_i_4__2_n_3 ;
  wire \a_assign_reg_127[16]_i_5__2_n_3 ;
  wire \a_assign_reg_127[16]_i_6__2_n_3 ;
  wire \a_assign_reg_127[20]_i_3__2_n_3 ;
  wire \a_assign_reg_127[20]_i_4__2_n_3 ;
  wire \a_assign_reg_127[20]_i_5__2_n_3 ;
  wire \a_assign_reg_127[20]_i_6__2_n_3 ;
  wire \a_assign_reg_127[24]_i_3__2_n_3 ;
  wire \a_assign_reg_127[24]_i_4__2_n_3 ;
  wire \a_assign_reg_127[24]_i_5__2_n_3 ;
  wire \a_assign_reg_127[24]_i_6__2_n_3 ;
  wire \a_assign_reg_127[28]_i_3__2_n_3 ;
  wire \a_assign_reg_127[28]_i_4__2_n_3 ;
  wire \a_assign_reg_127[28]_i_5__2_n_3 ;
  wire \a_assign_reg_127[28]_i_6__2_n_3 ;
  wire \a_assign_reg_127[31]_i_2__1_n_3 ;
  wire \a_assign_reg_127[31]_i_3__2_n_3 ;
  wire \a_assign_reg_127[31]_i_4__2_n_3 ;
  wire \a_assign_reg_127[4]_i_3__2_n_3 ;
  wire \a_assign_reg_127[4]_i_4__2_n_3 ;
  wire \a_assign_reg_127[4]_i_5__2_n_3 ;
  wire \a_assign_reg_127[4]_i_6__2_n_3 ;
  wire \a_assign_reg_127[8]_i_3__2_n_3 ;
  wire \a_assign_reg_127[8]_i_4__2_n_3 ;
  wire \a_assign_reg_127[8]_i_5__2_n_3 ;
  wire \a_assign_reg_127[8]_i_6__2_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__0_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__0_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [29:0]\inStream_V_data_V_0_payload_B_reg[30] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_2_4_reg_690[0]_i_2_n_3 ;
  wire \result_2_4_reg_690[0]_i_3_n_3 ;
  wire \result_2_4_reg_690[0]_i_4_n_3 ;
  wire \result_2_4_reg_690[0]_i_5_n_3 ;
  wire \result_2_4_reg_690[0]_i_6_n_3 ;
  wire \result_2_4_reg_690[0]_i_7_n_3 ;
  wire \result_2_4_reg_690[0]_i_8_n_3 ;
  wire \result_2_4_reg_690[0]_i_9_n_3 ;
  wire \result_2_4_reg_690[12]_i_2_n_3 ;
  wire \result_2_4_reg_690[12]_i_3_n_3 ;
  wire \result_2_4_reg_690[12]_i_4_n_3 ;
  wire \result_2_4_reg_690[12]_i_5_n_3 ;
  wire \result_2_4_reg_690[12]_i_6_n_3 ;
  wire \result_2_4_reg_690[12]_i_7_n_3 ;
  wire \result_2_4_reg_690[12]_i_8_n_3 ;
  wire \result_2_4_reg_690[12]_i_9_n_3 ;
  wire \result_2_4_reg_690[16]_i_2_n_3 ;
  wire \result_2_4_reg_690[16]_i_3_n_3 ;
  wire \result_2_4_reg_690[16]_i_4_n_3 ;
  wire \result_2_4_reg_690[16]_i_5_n_3 ;
  wire \result_2_4_reg_690[16]_i_6_n_3 ;
  wire \result_2_4_reg_690[16]_i_7_n_3 ;
  wire \result_2_4_reg_690[16]_i_8_n_3 ;
  wire \result_2_4_reg_690[16]_i_9_n_3 ;
  wire \result_2_4_reg_690[20]_i_2_n_3 ;
  wire \result_2_4_reg_690[20]_i_3_n_3 ;
  wire \result_2_4_reg_690[20]_i_4_n_3 ;
  wire \result_2_4_reg_690[20]_i_7_n_3 ;
  wire \result_2_4_reg_690[20]_i_8_n_3 ;
  wire \result_2_4_reg_690[4]_i_2_n_3 ;
  wire \result_2_4_reg_690[4]_i_3_n_3 ;
  wire \result_2_4_reg_690[4]_i_4_n_3 ;
  wire \result_2_4_reg_690[4]_i_5_n_3 ;
  wire \result_2_4_reg_690[4]_i_6_n_3 ;
  wire \result_2_4_reg_690[4]_i_7_n_3 ;
  wire \result_2_4_reg_690[4]_i_8_n_3 ;
  wire \result_2_4_reg_690[4]_i_9_n_3 ;
  wire \result_2_4_reg_690[8]_i_2_n_3 ;
  wire \result_2_4_reg_690[8]_i_3_n_3 ;
  wire \result_2_4_reg_690[8]_i_4_n_3 ;
  wire \result_2_4_reg_690[8]_i_5_n_3 ;
  wire \result_2_4_reg_690[8]_i_6_n_3 ;
  wire \result_2_4_reg_690[8]_i_7_n_3 ;
  wire \result_2_4_reg_690[8]_i_8_n_3 ;
  wire \result_2_4_reg_690[8]_i_9_n_3 ;
  wire [21:0]result_2_4_reg_690_reg;
  wire \result_2_4_reg_690_reg[0]_i_10_n_3 ;
  wire \result_2_4_reg_690_reg[0]_i_10_n_4 ;
  wire \result_2_4_reg_690_reg[0]_i_10_n_5 ;
  wire \result_2_4_reg_690_reg[0]_i_10_n_6 ;
  wire \result_2_4_reg_690_reg[0]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[0]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[0]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[0]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[11] ;
  wire \result_2_4_reg_690_reg[12]_i_10_n_3 ;
  wire \result_2_4_reg_690_reg[12]_i_10_n_4 ;
  wire \result_2_4_reg_690_reg[12]_i_10_n_5 ;
  wire \result_2_4_reg_690_reg[12]_i_10_n_6 ;
  wire \result_2_4_reg_690_reg[12]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[12]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[12]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[12]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[15] ;
  wire \result_2_4_reg_690_reg[16]_i_10_n_3 ;
  wire \result_2_4_reg_690_reg[16]_i_10_n_4 ;
  wire \result_2_4_reg_690_reg[16]_i_10_n_5 ;
  wire \result_2_4_reg_690_reg[16]_i_10_n_6 ;
  wire \result_2_4_reg_690_reg[16]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[16]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[16]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[16]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[19] ;
  wire \result_2_4_reg_690_reg[20]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[20]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[20]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[20]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[23] ;
  wire \result_2_4_reg_690_reg[24]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[24]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[24]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[24]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[27] ;
  wire \result_2_4_reg_690_reg[28]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[28]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[28]_i_1_n_6 ;
  wire [0:0]\result_2_4_reg_690_reg[31] ;
  wire [3:0]\result_2_4_reg_690_reg[31]_0 ;
  wire \result_2_4_reg_690_reg[4]_i_10_n_3 ;
  wire \result_2_4_reg_690_reg[4]_i_10_n_4 ;
  wire \result_2_4_reg_690_reg[4]_i_10_n_5 ;
  wire \result_2_4_reg_690_reg[4]_i_10_n_6 ;
  wire \result_2_4_reg_690_reg[4]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[4]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[4]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[4]_i_1_n_6 ;
  wire [3:0]\result_2_4_reg_690_reg[7] ;
  wire \result_2_4_reg_690_reg[8]_i_10_n_3 ;
  wire \result_2_4_reg_690_reg[8]_i_10_n_4 ;
  wire \result_2_4_reg_690_reg[8]_i_10_n_5 ;
  wire \result_2_4_reg_690_reg[8]_i_10_n_6 ;
  wire \result_2_4_reg_690_reg[8]_i_1_n_3 ;
  wire \result_2_4_reg_690_reg[8]_i_1_n_4 ;
  wire \result_2_4_reg_690_reg[8]_i_1_n_5 ;
  wire \result_2_4_reg_690_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_13_reg_568_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_2_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_2_4_reg_690_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_2_4_reg_690_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [11]),
        .O(\a_assign_reg_127[12]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [10]),
        .O(\a_assign_reg_127[12]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [9]),
        .O(\a_assign_reg_127[12]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [8]),
        .O(\a_assign_reg_127[12]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [15]),
        .O(\a_assign_reg_127[16]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [14]),
        .O(\a_assign_reg_127[16]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [13]),
        .O(\a_assign_reg_127[16]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [12]),
        .O(\a_assign_reg_127[16]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [19]),
        .O(\a_assign_reg_127[20]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [18]),
        .O(\a_assign_reg_127[20]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [17]),
        .O(\a_assign_reg_127[20]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [16]),
        .O(\a_assign_reg_127[20]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [23]),
        .O(\a_assign_reg_127[24]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [22]),
        .O(\a_assign_reg_127[24]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [21]),
        .O(\a_assign_reg_127[24]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [20]),
        .O(\a_assign_reg_127[24]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [27]),
        .O(\a_assign_reg_127[28]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [26]),
        .O(\a_assign_reg_127[28]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [25]),
        .O(\a_assign_reg_127[28]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [24]),
        .O(\a_assign_reg_127[28]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__1 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [29]),
        .O(\a_assign_reg_127[31]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [28]),
        .O(\a_assign_reg_127[31]_i_4__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [3]),
        .O(\a_assign_reg_127[4]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [2]),
        .O(\a_assign_reg_127[4]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [1]),
        .O(\a_assign_reg_127[4]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [0]),
        .O(\a_assign_reg_127[4]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [7]),
        .O(\a_assign_reg_127[8]_i_3__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [6]),
        .O(\a_assign_reg_127[8]_i_4__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [5]),
        .O(\a_assign_reg_127[8]_i_5__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[30] [4]),
        .O(\a_assign_reg_127[8]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__6 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[30] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__1 
       (.CI(\a_assign_reg_127_reg[8]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__1_n_3 ,\a_assign_reg_127_reg[12]_i_2__1_n_4 ,\a_assign_reg_127_reg[12]_i_2__1_n_5 ,\a_assign_reg_127_reg[12]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__2_n_3 ,\a_assign_reg_127[12]_i_4__2_n_3 ,\a_assign_reg_127[12]_i_5__2_n_3 ,\a_assign_reg_127[12]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__1 
       (.CI(\a_assign_reg_127_reg[12]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__1_n_3 ,\a_assign_reg_127_reg[16]_i_2__1_n_4 ,\a_assign_reg_127_reg[16]_i_2__1_n_5 ,\a_assign_reg_127_reg[16]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__2_n_3 ,\a_assign_reg_127[16]_i_4__2_n_3 ,\a_assign_reg_127[16]_i_5__2_n_3 ,\a_assign_reg_127[16]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__1 
       (.CI(\a_assign_reg_127_reg[16]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__1_n_3 ,\a_assign_reg_127_reg[20]_i_2__1_n_4 ,\a_assign_reg_127_reg[20]_i_2__1_n_5 ,\a_assign_reg_127_reg[20]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__2_n_3 ,\a_assign_reg_127[20]_i_4__2_n_3 ,\a_assign_reg_127[20]_i_5__2_n_3 ,\a_assign_reg_127[20]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__1 
       (.CI(\a_assign_reg_127_reg[20]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__1_n_3 ,\a_assign_reg_127_reg[24]_i_2__1_n_4 ,\a_assign_reg_127_reg[24]_i_2__1_n_5 ,\a_assign_reg_127_reg[24]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__2_n_3 ,\a_assign_reg_127[24]_i_4__2_n_3 ,\a_assign_reg_127[24]_i_5__2_n_3 ,\a_assign_reg_127[24]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__1 
       (.CI(\a_assign_reg_127_reg[24]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__1_n_3 ,\a_assign_reg_127_reg[28]_i_2__1_n_4 ,\a_assign_reg_127_reg[28]_i_2__1_n_5 ,\a_assign_reg_127_reg[28]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__2_n_3 ,\a_assign_reg_127[28]_i_4__2_n_3 ,\a_assign_reg_127[28]_i_5__2_n_3 ,\a_assign_reg_127[28]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__0 
       (.CI(\a_assign_reg_127_reg[28]_i_2__1_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__0_n_5 ,\a_assign_reg_127_reg[31]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__0_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__1_n_3 ,\a_assign_reg_127[31]_i_3__2_n_3 ,\a_assign_reg_127[31]_i_4__2_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__1_n_3 ,\a_assign_reg_127_reg[4]_i_2__1_n_4 ,\a_assign_reg_127_reg[4]_i_2__1_n_5 ,\a_assign_reg_127_reg[4]_i_2__1_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__2_n_3 ,\a_assign_reg_127[4]_i_4__2_n_3 ,\a_assign_reg_127[4]_i_5__2_n_3 ,\a_assign_reg_127[4]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__1 
       (.CI(\a_assign_reg_127_reg[4]_i_2__1_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__1_n_3 ,\a_assign_reg_127_reg[8]_i_2__1_n_4 ,\a_assign_reg_127_reg[8]_i_2__1_n_5 ,\a_assign_reg_127_reg[8]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__2_n_3 ,\a_assign_reg_127[8]_i_4__2_n_3 ,\a_assign_reg_127[8]_i_5__2_n_3 ,\a_assign_reg_127[8]_i_6__2_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_760/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_760/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_2_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_2_4_reg_690[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[0]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_2_4_reg_690[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [3]),
        .O(\result_2_4_reg_690[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [2]),
        .O(\result_2_4_reg_690[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [1]),
        .O(\result_2_4_reg_690[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_2_4_reg_690[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_2_4_reg_690_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_13_reg_568_reg[21] [0]),
        .O(\result_2_4_reg_690[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[12]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[12]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[12]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[12]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [15]),
        .O(\result_2_4_reg_690[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [14]),
        .O(\result_2_4_reg_690[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [13]),
        .O(\result_2_4_reg_690[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [12]),
        .O(\result_2_4_reg_690[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[16]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[16]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[16]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[16]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [19]),
        .O(\result_2_4_reg_690[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [18]),
        .O(\result_2_4_reg_690[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [17]),
        .O(\result_2_4_reg_690[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [16]),
        .O(\result_2_4_reg_690[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_2_4_reg_690[20]_i_2 
       (.I0(\result_2_4_reg_690_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[20]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[20]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [21]),
        .O(\result_2_4_reg_690[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [20]),
        .O(\result_2_4_reg_690[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[4]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[4]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[4]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [7]),
        .O(\result_2_4_reg_690[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [6]),
        .O(\result_2_4_reg_690[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [5]),
        .O(\result_2_4_reg_690[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [4]),
        .O(\result_2_4_reg_690[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_2_4_reg_690[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[8]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[8]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[8]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_2_4_reg_690[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_2_4_reg_690[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [11]),
        .O(\result_2_4_reg_690[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [10]),
        .O(\result_2_4_reg_690[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [9]),
        .O(\result_2_4_reg_690[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_2_4_reg_690[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_2_4_reg_690_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_13_reg_568_reg[21] [8]),
        .O(\result_2_4_reg_690[8]_i_9_n_3 ));
  CARRY4 \result_2_4_reg_690_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_2_4_reg_690_reg[0]_i_1_n_3 ,\result_2_4_reg_690_reg[0]_i_1_n_4 ,\result_2_4_reg_690_reg[0]_i_1_n_5 ,\result_2_4_reg_690_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[0]_i_2_n_3 ,\result_2_4_reg_690[0]_i_3_n_3 ,\result_2_4_reg_690[0]_i_4_n_3 ,\result_2_4_reg_690[0]_i_5_n_3 }),
        .O(O),
        .S({\result_2_4_reg_690[0]_i_6_n_3 ,\result_2_4_reg_690[0]_i_7_n_3 ,\result_2_4_reg_690[0]_i_8_n_3 ,\result_2_4_reg_690[0]_i_9_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_2_4_reg_690_reg[0]_i_10_n_3 ,\result_2_4_reg_690_reg[0]_i_10_n_4 ,\result_2_4_reg_690_reg[0]_i_10_n_5 ,\result_2_4_reg_690_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_2_4_reg_690_reg[12]_i_1 
       (.CI(\result_2_4_reg_690_reg[8]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[12]_i_1_n_3 ,\result_2_4_reg_690_reg[12]_i_1_n_4 ,\result_2_4_reg_690_reg[12]_i_1_n_5 ,\result_2_4_reg_690_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[12]_i_2_n_3 ,\result_2_4_reg_690[12]_i_3_n_3 ,\result_2_4_reg_690[12]_i_4_n_3 ,\result_2_4_reg_690[12]_i_5_n_3 }),
        .O(\result_2_4_reg_690_reg[15] ),
        .S({\result_2_4_reg_690[12]_i_6_n_3 ,\result_2_4_reg_690[12]_i_7_n_3 ,\result_2_4_reg_690[12]_i_8_n_3 ,\result_2_4_reg_690[12]_i_9_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[12]_i_10 
       (.CI(\result_2_4_reg_690_reg[8]_i_10_n_3 ),
        .CO({\result_2_4_reg_690_reg[12]_i_10_n_3 ,\result_2_4_reg_690_reg[12]_i_10_n_4 ,\result_2_4_reg_690_reg[12]_i_10_n_5 ,\result_2_4_reg_690_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_2_4_reg_690_reg[16]_i_1 
       (.CI(\result_2_4_reg_690_reg[12]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[16]_i_1_n_3 ,\result_2_4_reg_690_reg[16]_i_1_n_4 ,\result_2_4_reg_690_reg[16]_i_1_n_5 ,\result_2_4_reg_690_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[16]_i_2_n_3 ,\result_2_4_reg_690[16]_i_3_n_3 ,\result_2_4_reg_690[16]_i_4_n_3 ,\result_2_4_reg_690[16]_i_5_n_3 }),
        .O(\result_2_4_reg_690_reg[19] ),
        .S({\result_2_4_reg_690[16]_i_6_n_3 ,\result_2_4_reg_690[16]_i_7_n_3 ,\result_2_4_reg_690[16]_i_8_n_3 ,\result_2_4_reg_690[16]_i_9_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[16]_i_10 
       (.CI(\result_2_4_reg_690_reg[12]_i_10_n_3 ),
        .CO({\result_2_4_reg_690_reg[16]_i_10_n_3 ,\result_2_4_reg_690_reg[16]_i_10_n_4 ,\result_2_4_reg_690_reg[16]_i_10_n_5 ,\result_2_4_reg_690_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_2_4_reg_690_reg[20]_i_1 
       (.CI(\result_2_4_reg_690_reg[16]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[20]_i_1_n_3 ,\result_2_4_reg_690_reg[20]_i_1_n_4 ,\result_2_4_reg_690_reg[20]_i_1_n_5 ,\result_2_4_reg_690_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_3_n_3 ,\result_2_4_reg_690[20]_i_4_n_3 }),
        .O(\result_2_4_reg_690_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,\result_2_4_reg_690[20]_i_7_n_3 ,\result_2_4_reg_690[20]_i_8_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[20]_i_9 
       (.CI(\result_2_4_reg_690_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_2_4_reg_690_reg[31] ,\NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_2_4_reg_690_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_2_4_reg_690_reg[24]_i_1 
       (.CI(\result_2_4_reg_690_reg[20]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[24]_i_1_n_3 ,\result_2_4_reg_690_reg[24]_i_1_n_4 ,\result_2_4_reg_690_reg[24]_i_1_n_5 ,\result_2_4_reg_690_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 }),
        .O(\result_2_4_reg_690_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ));
  CARRY4 \result_2_4_reg_690_reg[28]_i_1 
       (.CI(\result_2_4_reg_690_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_2_4_reg_690_reg[28]_i_1_CO_UNCONNECTED [3],\result_2_4_reg_690_reg[28]_i_1_n_4 ,\result_2_4_reg_690_reg[28]_i_1_n_5 ,\result_2_4_reg_690_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 ,\result_2_4_reg_690[20]_i_2_n_3 }),
        .O(\result_2_4_reg_690_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ));
  CARRY4 \result_2_4_reg_690_reg[4]_i_1 
       (.CI(\result_2_4_reg_690_reg[0]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[4]_i_1_n_3 ,\result_2_4_reg_690_reg[4]_i_1_n_4 ,\result_2_4_reg_690_reg[4]_i_1_n_5 ,\result_2_4_reg_690_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[4]_i_2_n_3 ,\result_2_4_reg_690[4]_i_3_n_3 ,\result_2_4_reg_690[4]_i_4_n_3 ,\result_2_4_reg_690[4]_i_5_n_3 }),
        .O(\result_2_4_reg_690_reg[7] ),
        .S({\result_2_4_reg_690[4]_i_6_n_3 ,\result_2_4_reg_690[4]_i_7_n_3 ,\result_2_4_reg_690[4]_i_8_n_3 ,\result_2_4_reg_690[4]_i_9_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[4]_i_10 
       (.CI(\result_2_4_reg_690_reg[0]_i_10_n_3 ),
        .CO({\result_2_4_reg_690_reg[4]_i_10_n_3 ,\result_2_4_reg_690_reg[4]_i_10_n_4 ,\result_2_4_reg_690_reg[4]_i_10_n_5 ,\result_2_4_reg_690_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_2_4_reg_690_reg[8]_i_1 
       (.CI(\result_2_4_reg_690_reg[4]_i_1_n_3 ),
        .CO({\result_2_4_reg_690_reg[8]_i_1_n_3 ,\result_2_4_reg_690_reg[8]_i_1_n_4 ,\result_2_4_reg_690_reg[8]_i_1_n_5 ,\result_2_4_reg_690_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_2_4_reg_690[8]_i_2_n_3 ,\result_2_4_reg_690[8]_i_3_n_3 ,\result_2_4_reg_690[8]_i_4_n_3 ,\result_2_4_reg_690[8]_i_5_n_3 }),
        .O(\result_2_4_reg_690_reg[11] ),
        .S({\result_2_4_reg_690[8]_i_6_n_3 ,\result_2_4_reg_690[8]_i_7_n_3 ,\result_2_4_reg_690[8]_i_8_n_3 ,\result_2_4_reg_690[8]_i_9_n_3 }));
  CARRY4 \result_2_4_reg_690_reg[8]_i_10 
       (.CI(\result_2_4_reg_690_reg[4]_i_10_n_3 ),
        .CO({\result_2_4_reg_690_reg[8]_i_10_n_3 ,\result_2_4_reg_690_reg[8]_i_10_n_4 ,\result_2_4_reg_690_reg[8]_i_10_n_5 ,\result_2_4_reg_690_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_3_4_reg_679_reg[31] ,
    O,
    \result_3_4_reg_679_reg[7] ,
    \result_3_4_reg_679_reg[11] ,
    \result_3_4_reg_679_reg[15] ,
    \result_3_4_reg_679_reg[19] ,
    \result_3_4_reg_679_reg[23] ,
    \result_3_4_reg_679_reg[27] ,
    \result_3_4_reg_679_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_3_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ,
    result_3_4_reg_679_reg,
    \result_9_11_reg_557_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_3_4_reg_679_reg[31] ;
  output [3:0]O;
  output [3:0]\result_3_4_reg_679_reg[7] ;
  output [3:0]\result_3_4_reg_679_reg[11] ;
  output [3:0]\result_3_4_reg_679_reg[15] ;
  output [3:0]\result_3_4_reg_679_reg[19] ;
  output [3:0]\result_3_4_reg_679_reg[23] ;
  output [3:0]\result_3_4_reg_679_reg[27] ;
  output [3:0]\result_3_4_reg_679_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_3_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  input [21:0]result_3_4_reg_679_reg;
  input [21:0]\result_9_11_reg_557_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__3_n_3 ;
  wire \a_assign_reg_127[12]_i_4__3_n_3 ;
  wire \a_assign_reg_127[12]_i_5__3_n_3 ;
  wire \a_assign_reg_127[12]_i_6__3_n_3 ;
  wire \a_assign_reg_127[16]_i_3__3_n_3 ;
  wire \a_assign_reg_127[16]_i_4__3_n_3 ;
  wire \a_assign_reg_127[16]_i_5__3_n_3 ;
  wire \a_assign_reg_127[16]_i_6__3_n_3 ;
  wire \a_assign_reg_127[20]_i_3__3_n_3 ;
  wire \a_assign_reg_127[20]_i_4__3_n_3 ;
  wire \a_assign_reg_127[20]_i_5__3_n_3 ;
  wire \a_assign_reg_127[20]_i_6__3_n_3 ;
  wire \a_assign_reg_127[24]_i_3__3_n_3 ;
  wire \a_assign_reg_127[24]_i_4__3_n_3 ;
  wire \a_assign_reg_127[24]_i_5__3_n_3 ;
  wire \a_assign_reg_127[24]_i_6__3_n_3 ;
  wire \a_assign_reg_127[28]_i_3__3_n_3 ;
  wire \a_assign_reg_127[28]_i_4__3_n_3 ;
  wire \a_assign_reg_127[28]_i_5__3_n_3 ;
  wire \a_assign_reg_127[28]_i_6__3_n_3 ;
  wire \a_assign_reg_127[31]_i_2__2_n_3 ;
  wire \a_assign_reg_127[31]_i_3__3_n_3 ;
  wire \a_assign_reg_127[31]_i_4__3_n_3 ;
  wire \a_assign_reg_127[4]_i_3__3_n_3 ;
  wire \a_assign_reg_127[4]_i_4__3_n_3 ;
  wire \a_assign_reg_127[4]_i_5__3_n_3 ;
  wire \a_assign_reg_127[4]_i_6__3_n_3 ;
  wire \a_assign_reg_127[8]_i_3__3_n_3 ;
  wire \a_assign_reg_127[8]_i_4__3_n_3 ;
  wire \a_assign_reg_127[8]_i_5__3_n_3 ;
  wire \a_assign_reg_127[8]_i_6__3_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__1_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__1_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_3_4_reg_679[0]_i_2_n_3 ;
  wire \result_3_4_reg_679[0]_i_3_n_3 ;
  wire \result_3_4_reg_679[0]_i_4_n_3 ;
  wire \result_3_4_reg_679[0]_i_5_n_3 ;
  wire \result_3_4_reg_679[0]_i_6_n_3 ;
  wire \result_3_4_reg_679[0]_i_7_n_3 ;
  wire \result_3_4_reg_679[0]_i_8_n_3 ;
  wire \result_3_4_reg_679[0]_i_9_n_3 ;
  wire \result_3_4_reg_679[12]_i_2_n_3 ;
  wire \result_3_4_reg_679[12]_i_3_n_3 ;
  wire \result_3_4_reg_679[12]_i_4_n_3 ;
  wire \result_3_4_reg_679[12]_i_5_n_3 ;
  wire \result_3_4_reg_679[12]_i_6_n_3 ;
  wire \result_3_4_reg_679[12]_i_7_n_3 ;
  wire \result_3_4_reg_679[12]_i_8_n_3 ;
  wire \result_3_4_reg_679[12]_i_9_n_3 ;
  wire \result_3_4_reg_679[16]_i_2_n_3 ;
  wire \result_3_4_reg_679[16]_i_3_n_3 ;
  wire \result_3_4_reg_679[16]_i_4_n_3 ;
  wire \result_3_4_reg_679[16]_i_5_n_3 ;
  wire \result_3_4_reg_679[16]_i_6_n_3 ;
  wire \result_3_4_reg_679[16]_i_7_n_3 ;
  wire \result_3_4_reg_679[16]_i_8_n_3 ;
  wire \result_3_4_reg_679[16]_i_9_n_3 ;
  wire \result_3_4_reg_679[20]_i_2_n_3 ;
  wire \result_3_4_reg_679[20]_i_3_n_3 ;
  wire \result_3_4_reg_679[20]_i_4_n_3 ;
  wire \result_3_4_reg_679[20]_i_7_n_3 ;
  wire \result_3_4_reg_679[20]_i_8_n_3 ;
  wire \result_3_4_reg_679[4]_i_2_n_3 ;
  wire \result_3_4_reg_679[4]_i_3_n_3 ;
  wire \result_3_4_reg_679[4]_i_4_n_3 ;
  wire \result_3_4_reg_679[4]_i_5_n_3 ;
  wire \result_3_4_reg_679[4]_i_6_n_3 ;
  wire \result_3_4_reg_679[4]_i_7_n_3 ;
  wire \result_3_4_reg_679[4]_i_8_n_3 ;
  wire \result_3_4_reg_679[4]_i_9_n_3 ;
  wire \result_3_4_reg_679[8]_i_2_n_3 ;
  wire \result_3_4_reg_679[8]_i_3_n_3 ;
  wire \result_3_4_reg_679[8]_i_4_n_3 ;
  wire \result_3_4_reg_679[8]_i_5_n_3 ;
  wire \result_3_4_reg_679[8]_i_6_n_3 ;
  wire \result_3_4_reg_679[8]_i_7_n_3 ;
  wire \result_3_4_reg_679[8]_i_8_n_3 ;
  wire \result_3_4_reg_679[8]_i_9_n_3 ;
  wire [21:0]result_3_4_reg_679_reg;
  wire \result_3_4_reg_679_reg[0]_i_10_n_3 ;
  wire \result_3_4_reg_679_reg[0]_i_10_n_4 ;
  wire \result_3_4_reg_679_reg[0]_i_10_n_5 ;
  wire \result_3_4_reg_679_reg[0]_i_10_n_6 ;
  wire \result_3_4_reg_679_reg[0]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[0]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[0]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[0]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[11] ;
  wire \result_3_4_reg_679_reg[12]_i_10_n_3 ;
  wire \result_3_4_reg_679_reg[12]_i_10_n_4 ;
  wire \result_3_4_reg_679_reg[12]_i_10_n_5 ;
  wire \result_3_4_reg_679_reg[12]_i_10_n_6 ;
  wire \result_3_4_reg_679_reg[12]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[12]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[12]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[12]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[15] ;
  wire \result_3_4_reg_679_reg[16]_i_10_n_3 ;
  wire \result_3_4_reg_679_reg[16]_i_10_n_4 ;
  wire \result_3_4_reg_679_reg[16]_i_10_n_5 ;
  wire \result_3_4_reg_679_reg[16]_i_10_n_6 ;
  wire \result_3_4_reg_679_reg[16]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[16]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[16]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[16]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[19] ;
  wire \result_3_4_reg_679_reg[20]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[20]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[20]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[20]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[23] ;
  wire \result_3_4_reg_679_reg[24]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[24]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[24]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[24]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[27] ;
  wire \result_3_4_reg_679_reg[28]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[28]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[28]_i_1_n_6 ;
  wire [0:0]\result_3_4_reg_679_reg[31] ;
  wire [3:0]\result_3_4_reg_679_reg[31]_0 ;
  wire \result_3_4_reg_679_reg[4]_i_10_n_3 ;
  wire \result_3_4_reg_679_reg[4]_i_10_n_4 ;
  wire \result_3_4_reg_679_reg[4]_i_10_n_5 ;
  wire \result_3_4_reg_679_reg[4]_i_10_n_6 ;
  wire \result_3_4_reg_679_reg[4]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[4]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[4]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[4]_i_1_n_6 ;
  wire [3:0]\result_3_4_reg_679_reg[7] ;
  wire \result_3_4_reg_679_reg[8]_i_10_n_3 ;
  wire \result_3_4_reg_679_reg[8]_i_10_n_4 ;
  wire \result_3_4_reg_679_reg[8]_i_10_n_5 ;
  wire \result_3_4_reg_679_reg[8]_i_10_n_6 ;
  wire \result_3_4_reg_679_reg[8]_i_1_n_3 ;
  wire \result_3_4_reg_679_reg[8]_i_1_n_4 ;
  wire \result_3_4_reg_679_reg[8]_i_1_n_5 ;
  wire \result_3_4_reg_679_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_11_reg_557_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_3_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_3_4_reg_679_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_3_4_reg_679_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__5 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__2 
       (.CI(\a_assign_reg_127_reg[8]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__2_n_3 ,\a_assign_reg_127_reg[12]_i_2__2_n_4 ,\a_assign_reg_127_reg[12]_i_2__2_n_5 ,\a_assign_reg_127_reg[12]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__3_n_3 ,\a_assign_reg_127[12]_i_4__3_n_3 ,\a_assign_reg_127[12]_i_5__3_n_3 ,\a_assign_reg_127[12]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__2 
       (.CI(\a_assign_reg_127_reg[12]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__2_n_3 ,\a_assign_reg_127_reg[16]_i_2__2_n_4 ,\a_assign_reg_127_reg[16]_i_2__2_n_5 ,\a_assign_reg_127_reg[16]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__3_n_3 ,\a_assign_reg_127[16]_i_4__3_n_3 ,\a_assign_reg_127[16]_i_5__3_n_3 ,\a_assign_reg_127[16]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__2 
       (.CI(\a_assign_reg_127_reg[16]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__2_n_3 ,\a_assign_reg_127_reg[20]_i_2__2_n_4 ,\a_assign_reg_127_reg[20]_i_2__2_n_5 ,\a_assign_reg_127_reg[20]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__3_n_3 ,\a_assign_reg_127[20]_i_4__3_n_3 ,\a_assign_reg_127[20]_i_5__3_n_3 ,\a_assign_reg_127[20]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__2 
       (.CI(\a_assign_reg_127_reg[20]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__2_n_3 ,\a_assign_reg_127_reg[24]_i_2__2_n_4 ,\a_assign_reg_127_reg[24]_i_2__2_n_5 ,\a_assign_reg_127_reg[24]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__3_n_3 ,\a_assign_reg_127[24]_i_4__3_n_3 ,\a_assign_reg_127[24]_i_5__3_n_3 ,\a_assign_reg_127[24]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__2 
       (.CI(\a_assign_reg_127_reg[24]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__2_n_3 ,\a_assign_reg_127_reg[28]_i_2__2_n_4 ,\a_assign_reg_127_reg[28]_i_2__2_n_5 ,\a_assign_reg_127_reg[28]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__3_n_3 ,\a_assign_reg_127[28]_i_4__3_n_3 ,\a_assign_reg_127[28]_i_5__3_n_3 ,\a_assign_reg_127[28]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__1 
       (.CI(\a_assign_reg_127_reg[28]_i_2__2_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__1_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__1_n_5 ,\a_assign_reg_127_reg[31]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__1_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__2_n_3 ,\a_assign_reg_127[31]_i_3__3_n_3 ,\a_assign_reg_127[31]_i_4__3_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__2_n_3 ,\a_assign_reg_127_reg[4]_i_2__2_n_4 ,\a_assign_reg_127_reg[4]_i_2__2_n_5 ,\a_assign_reg_127_reg[4]_i_2__2_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__3_n_3 ,\a_assign_reg_127[4]_i_4__3_n_3 ,\a_assign_reg_127[4]_i_5__3_n_3 ,\a_assign_reg_127[4]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__2 
       (.CI(\a_assign_reg_127_reg[4]_i_2__2_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__2_n_3 ,\a_assign_reg_127_reg[8]_i_2__2_n_4 ,\a_assign_reg_127_reg[8]_i_2__2_n_5 ,\a_assign_reg_127_reg[8]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__3_n_3 ,\a_assign_reg_127[8]_i_4__3_n_3 ,\a_assign_reg_127[8]_i_5__3_n_3 ,\a_assign_reg_127[8]_i_6__3_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_767/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_767/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_3_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_3_4_reg_679[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[0]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_3_4_reg_679[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [3]),
        .O(\result_3_4_reg_679[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [2]),
        .O(\result_3_4_reg_679[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [1]),
        .O(\result_3_4_reg_679[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_3_4_reg_679[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_3_4_reg_679_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_11_reg_557_reg[21] [0]),
        .O(\result_3_4_reg_679[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[12]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[12]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[12]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[12]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [15]),
        .O(\result_3_4_reg_679[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [14]),
        .O(\result_3_4_reg_679[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [13]),
        .O(\result_3_4_reg_679[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [12]),
        .O(\result_3_4_reg_679[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[16]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[16]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[16]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[16]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [19]),
        .O(\result_3_4_reg_679[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [18]),
        .O(\result_3_4_reg_679[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [17]),
        .O(\result_3_4_reg_679[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [16]),
        .O(\result_3_4_reg_679[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_3_4_reg_679[20]_i_2 
       (.I0(\result_3_4_reg_679_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[20]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[20]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [21]),
        .O(\result_3_4_reg_679[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [20]),
        .O(\result_3_4_reg_679[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[4]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[4]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[4]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [7]),
        .O(\result_3_4_reg_679[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [6]),
        .O(\result_3_4_reg_679[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [5]),
        .O(\result_3_4_reg_679[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [4]),
        .O(\result_3_4_reg_679[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_3_4_reg_679[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[8]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[8]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[8]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_3_4_reg_679[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_3_4_reg_679[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [11]),
        .O(\result_3_4_reg_679[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [10]),
        .O(\result_3_4_reg_679[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [9]),
        .O(\result_3_4_reg_679[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_3_4_reg_679[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_3_4_reg_679_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_11_reg_557_reg[21] [8]),
        .O(\result_3_4_reg_679[8]_i_9_n_3 ));
  CARRY4 \result_3_4_reg_679_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_3_4_reg_679_reg[0]_i_1_n_3 ,\result_3_4_reg_679_reg[0]_i_1_n_4 ,\result_3_4_reg_679_reg[0]_i_1_n_5 ,\result_3_4_reg_679_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[0]_i_2_n_3 ,\result_3_4_reg_679[0]_i_3_n_3 ,\result_3_4_reg_679[0]_i_4_n_3 ,\result_3_4_reg_679[0]_i_5_n_3 }),
        .O(O),
        .S({\result_3_4_reg_679[0]_i_6_n_3 ,\result_3_4_reg_679[0]_i_7_n_3 ,\result_3_4_reg_679[0]_i_8_n_3 ,\result_3_4_reg_679[0]_i_9_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_3_4_reg_679_reg[0]_i_10_n_3 ,\result_3_4_reg_679_reg[0]_i_10_n_4 ,\result_3_4_reg_679_reg[0]_i_10_n_5 ,\result_3_4_reg_679_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_3_4_reg_679_reg[12]_i_1 
       (.CI(\result_3_4_reg_679_reg[8]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[12]_i_1_n_3 ,\result_3_4_reg_679_reg[12]_i_1_n_4 ,\result_3_4_reg_679_reg[12]_i_1_n_5 ,\result_3_4_reg_679_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[12]_i_2_n_3 ,\result_3_4_reg_679[12]_i_3_n_3 ,\result_3_4_reg_679[12]_i_4_n_3 ,\result_3_4_reg_679[12]_i_5_n_3 }),
        .O(\result_3_4_reg_679_reg[15] ),
        .S({\result_3_4_reg_679[12]_i_6_n_3 ,\result_3_4_reg_679[12]_i_7_n_3 ,\result_3_4_reg_679[12]_i_8_n_3 ,\result_3_4_reg_679[12]_i_9_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[12]_i_10 
       (.CI(\result_3_4_reg_679_reg[8]_i_10_n_3 ),
        .CO({\result_3_4_reg_679_reg[12]_i_10_n_3 ,\result_3_4_reg_679_reg[12]_i_10_n_4 ,\result_3_4_reg_679_reg[12]_i_10_n_5 ,\result_3_4_reg_679_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_3_4_reg_679_reg[16]_i_1 
       (.CI(\result_3_4_reg_679_reg[12]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[16]_i_1_n_3 ,\result_3_4_reg_679_reg[16]_i_1_n_4 ,\result_3_4_reg_679_reg[16]_i_1_n_5 ,\result_3_4_reg_679_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[16]_i_2_n_3 ,\result_3_4_reg_679[16]_i_3_n_3 ,\result_3_4_reg_679[16]_i_4_n_3 ,\result_3_4_reg_679[16]_i_5_n_3 }),
        .O(\result_3_4_reg_679_reg[19] ),
        .S({\result_3_4_reg_679[16]_i_6_n_3 ,\result_3_4_reg_679[16]_i_7_n_3 ,\result_3_4_reg_679[16]_i_8_n_3 ,\result_3_4_reg_679[16]_i_9_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[16]_i_10 
       (.CI(\result_3_4_reg_679_reg[12]_i_10_n_3 ),
        .CO({\result_3_4_reg_679_reg[16]_i_10_n_3 ,\result_3_4_reg_679_reg[16]_i_10_n_4 ,\result_3_4_reg_679_reg[16]_i_10_n_5 ,\result_3_4_reg_679_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_3_4_reg_679_reg[20]_i_1 
       (.CI(\result_3_4_reg_679_reg[16]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[20]_i_1_n_3 ,\result_3_4_reg_679_reg[20]_i_1_n_4 ,\result_3_4_reg_679_reg[20]_i_1_n_5 ,\result_3_4_reg_679_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_3_n_3 ,\result_3_4_reg_679[20]_i_4_n_3 }),
        .O(\result_3_4_reg_679_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,\result_3_4_reg_679[20]_i_7_n_3 ,\result_3_4_reg_679[20]_i_8_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[20]_i_9 
       (.CI(\result_3_4_reg_679_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_3_4_reg_679_reg[31] ,\NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_3_4_reg_679_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_3_4_reg_679_reg[24]_i_1 
       (.CI(\result_3_4_reg_679_reg[20]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[24]_i_1_n_3 ,\result_3_4_reg_679_reg[24]_i_1_n_4 ,\result_3_4_reg_679_reg[24]_i_1_n_5 ,\result_3_4_reg_679_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 }),
        .O(\result_3_4_reg_679_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ));
  CARRY4 \result_3_4_reg_679_reg[28]_i_1 
       (.CI(\result_3_4_reg_679_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_3_4_reg_679_reg[28]_i_1_CO_UNCONNECTED [3],\result_3_4_reg_679_reg[28]_i_1_n_4 ,\result_3_4_reg_679_reg[28]_i_1_n_5 ,\result_3_4_reg_679_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 ,\result_3_4_reg_679[20]_i_2_n_3 }),
        .O(\result_3_4_reg_679_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ));
  CARRY4 \result_3_4_reg_679_reg[4]_i_1 
       (.CI(\result_3_4_reg_679_reg[0]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[4]_i_1_n_3 ,\result_3_4_reg_679_reg[4]_i_1_n_4 ,\result_3_4_reg_679_reg[4]_i_1_n_5 ,\result_3_4_reg_679_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[4]_i_2_n_3 ,\result_3_4_reg_679[4]_i_3_n_3 ,\result_3_4_reg_679[4]_i_4_n_3 ,\result_3_4_reg_679[4]_i_5_n_3 }),
        .O(\result_3_4_reg_679_reg[7] ),
        .S({\result_3_4_reg_679[4]_i_6_n_3 ,\result_3_4_reg_679[4]_i_7_n_3 ,\result_3_4_reg_679[4]_i_8_n_3 ,\result_3_4_reg_679[4]_i_9_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[4]_i_10 
       (.CI(\result_3_4_reg_679_reg[0]_i_10_n_3 ),
        .CO({\result_3_4_reg_679_reg[4]_i_10_n_3 ,\result_3_4_reg_679_reg[4]_i_10_n_4 ,\result_3_4_reg_679_reg[4]_i_10_n_5 ,\result_3_4_reg_679_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_3_4_reg_679_reg[8]_i_1 
       (.CI(\result_3_4_reg_679_reg[4]_i_1_n_3 ),
        .CO({\result_3_4_reg_679_reg[8]_i_1_n_3 ,\result_3_4_reg_679_reg[8]_i_1_n_4 ,\result_3_4_reg_679_reg[8]_i_1_n_5 ,\result_3_4_reg_679_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_3_4_reg_679[8]_i_2_n_3 ,\result_3_4_reg_679[8]_i_3_n_3 ,\result_3_4_reg_679[8]_i_4_n_3 ,\result_3_4_reg_679[8]_i_5_n_3 }),
        .O(\result_3_4_reg_679_reg[11] ),
        .S({\result_3_4_reg_679[8]_i_6_n_3 ,\result_3_4_reg_679[8]_i_7_n_3 ,\result_3_4_reg_679[8]_i_8_n_3 ,\result_3_4_reg_679[8]_i_9_n_3 }));
  CARRY4 \result_3_4_reg_679_reg[8]_i_10 
       (.CI(\result_3_4_reg_679_reg[4]_i_10_n_3 ),
        .CO({\result_3_4_reg_679_reg[8]_i_10_n_3 ,\result_3_4_reg_679_reg[8]_i_10_n_4 ,\result_3_4_reg_679_reg[8]_i_10_n_5 ,\result_3_4_reg_679_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_4_4_reg_668_reg[31] ,
    O,
    \result_4_4_reg_668_reg[7] ,
    \result_4_4_reg_668_reg[11] ,
    \result_4_4_reg_668_reg[15] ,
    \result_4_4_reg_668_reg[19] ,
    \result_4_4_reg_668_reg[23] ,
    \result_4_4_reg_668_reg[27] ,
    \result_4_4_reg_668_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_4_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ,
    result_4_4_reg_668_reg,
    \result_9_3_reg_546_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_4_4_reg_668_reg[31] ;
  output [3:0]O;
  output [3:0]\result_4_4_reg_668_reg[7] ;
  output [3:0]\result_4_4_reg_668_reg[11] ;
  output [3:0]\result_4_4_reg_668_reg[15] ;
  output [3:0]\result_4_4_reg_668_reg[19] ;
  output [3:0]\result_4_4_reg_668_reg[23] ;
  output [3:0]\result_4_4_reg_668_reg[27] ;
  output [3:0]\result_4_4_reg_668_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_4_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  input [21:0]result_4_4_reg_668_reg;
  input [21:0]\result_9_3_reg_546_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__4_n_3 ;
  wire \a_assign_reg_127[12]_i_4__4_n_3 ;
  wire \a_assign_reg_127[12]_i_5__4_n_3 ;
  wire \a_assign_reg_127[12]_i_6__4_n_3 ;
  wire \a_assign_reg_127[16]_i_3__4_n_3 ;
  wire \a_assign_reg_127[16]_i_4__4_n_3 ;
  wire \a_assign_reg_127[16]_i_5__4_n_3 ;
  wire \a_assign_reg_127[16]_i_6__4_n_3 ;
  wire \a_assign_reg_127[20]_i_3__4_n_3 ;
  wire \a_assign_reg_127[20]_i_4__4_n_3 ;
  wire \a_assign_reg_127[20]_i_5__4_n_3 ;
  wire \a_assign_reg_127[20]_i_6__4_n_3 ;
  wire \a_assign_reg_127[24]_i_3__4_n_3 ;
  wire \a_assign_reg_127[24]_i_4__4_n_3 ;
  wire \a_assign_reg_127[24]_i_5__4_n_3 ;
  wire \a_assign_reg_127[24]_i_6__4_n_3 ;
  wire \a_assign_reg_127[28]_i_3__4_n_3 ;
  wire \a_assign_reg_127[28]_i_4__4_n_3 ;
  wire \a_assign_reg_127[28]_i_5__4_n_3 ;
  wire \a_assign_reg_127[28]_i_6__4_n_3 ;
  wire \a_assign_reg_127[31]_i_2__3_n_3 ;
  wire \a_assign_reg_127[31]_i_3__4_n_3 ;
  wire \a_assign_reg_127[31]_i_4__4_n_3 ;
  wire \a_assign_reg_127[4]_i_3__4_n_3 ;
  wire \a_assign_reg_127[4]_i_4__4_n_3 ;
  wire \a_assign_reg_127[4]_i_5__4_n_3 ;
  wire \a_assign_reg_127[4]_i_6__4_n_3 ;
  wire \a_assign_reg_127[8]_i_3__4_n_3 ;
  wire \a_assign_reg_127[8]_i_4__4_n_3 ;
  wire \a_assign_reg_127[8]_i_5__4_n_3 ;
  wire \a_assign_reg_127[8]_i_6__4_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__2_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__2_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_4_4_reg_668[0]_i_2_n_3 ;
  wire \result_4_4_reg_668[0]_i_3_n_3 ;
  wire \result_4_4_reg_668[0]_i_4_n_3 ;
  wire \result_4_4_reg_668[0]_i_5_n_3 ;
  wire \result_4_4_reg_668[0]_i_6_n_3 ;
  wire \result_4_4_reg_668[0]_i_7_n_3 ;
  wire \result_4_4_reg_668[0]_i_8_n_3 ;
  wire \result_4_4_reg_668[0]_i_9_n_3 ;
  wire \result_4_4_reg_668[12]_i_2_n_3 ;
  wire \result_4_4_reg_668[12]_i_3_n_3 ;
  wire \result_4_4_reg_668[12]_i_4_n_3 ;
  wire \result_4_4_reg_668[12]_i_5_n_3 ;
  wire \result_4_4_reg_668[12]_i_6_n_3 ;
  wire \result_4_4_reg_668[12]_i_7_n_3 ;
  wire \result_4_4_reg_668[12]_i_8_n_3 ;
  wire \result_4_4_reg_668[12]_i_9_n_3 ;
  wire \result_4_4_reg_668[16]_i_2_n_3 ;
  wire \result_4_4_reg_668[16]_i_3_n_3 ;
  wire \result_4_4_reg_668[16]_i_4_n_3 ;
  wire \result_4_4_reg_668[16]_i_5_n_3 ;
  wire \result_4_4_reg_668[16]_i_6_n_3 ;
  wire \result_4_4_reg_668[16]_i_7_n_3 ;
  wire \result_4_4_reg_668[16]_i_8_n_3 ;
  wire \result_4_4_reg_668[16]_i_9_n_3 ;
  wire \result_4_4_reg_668[20]_i_2_n_3 ;
  wire \result_4_4_reg_668[20]_i_3_n_3 ;
  wire \result_4_4_reg_668[20]_i_4_n_3 ;
  wire \result_4_4_reg_668[20]_i_7_n_3 ;
  wire \result_4_4_reg_668[20]_i_8_n_3 ;
  wire \result_4_4_reg_668[4]_i_2_n_3 ;
  wire \result_4_4_reg_668[4]_i_3_n_3 ;
  wire \result_4_4_reg_668[4]_i_4_n_3 ;
  wire \result_4_4_reg_668[4]_i_5_n_3 ;
  wire \result_4_4_reg_668[4]_i_6_n_3 ;
  wire \result_4_4_reg_668[4]_i_7_n_3 ;
  wire \result_4_4_reg_668[4]_i_8_n_3 ;
  wire \result_4_4_reg_668[4]_i_9_n_3 ;
  wire \result_4_4_reg_668[8]_i_2_n_3 ;
  wire \result_4_4_reg_668[8]_i_3_n_3 ;
  wire \result_4_4_reg_668[8]_i_4_n_3 ;
  wire \result_4_4_reg_668[8]_i_5_n_3 ;
  wire \result_4_4_reg_668[8]_i_6_n_3 ;
  wire \result_4_4_reg_668[8]_i_7_n_3 ;
  wire \result_4_4_reg_668[8]_i_8_n_3 ;
  wire \result_4_4_reg_668[8]_i_9_n_3 ;
  wire [21:0]result_4_4_reg_668_reg;
  wire \result_4_4_reg_668_reg[0]_i_10_n_3 ;
  wire \result_4_4_reg_668_reg[0]_i_10_n_4 ;
  wire \result_4_4_reg_668_reg[0]_i_10_n_5 ;
  wire \result_4_4_reg_668_reg[0]_i_10_n_6 ;
  wire \result_4_4_reg_668_reg[0]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[0]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[0]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[0]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[11] ;
  wire \result_4_4_reg_668_reg[12]_i_10_n_3 ;
  wire \result_4_4_reg_668_reg[12]_i_10_n_4 ;
  wire \result_4_4_reg_668_reg[12]_i_10_n_5 ;
  wire \result_4_4_reg_668_reg[12]_i_10_n_6 ;
  wire \result_4_4_reg_668_reg[12]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[12]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[12]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[12]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[15] ;
  wire \result_4_4_reg_668_reg[16]_i_10_n_3 ;
  wire \result_4_4_reg_668_reg[16]_i_10_n_4 ;
  wire \result_4_4_reg_668_reg[16]_i_10_n_5 ;
  wire \result_4_4_reg_668_reg[16]_i_10_n_6 ;
  wire \result_4_4_reg_668_reg[16]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[16]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[16]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[16]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[19] ;
  wire \result_4_4_reg_668_reg[20]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[20]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[20]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[20]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[23] ;
  wire \result_4_4_reg_668_reg[24]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[24]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[24]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[24]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[27] ;
  wire \result_4_4_reg_668_reg[28]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[28]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[28]_i_1_n_6 ;
  wire [0:0]\result_4_4_reg_668_reg[31] ;
  wire [3:0]\result_4_4_reg_668_reg[31]_0 ;
  wire \result_4_4_reg_668_reg[4]_i_10_n_3 ;
  wire \result_4_4_reg_668_reg[4]_i_10_n_4 ;
  wire \result_4_4_reg_668_reg[4]_i_10_n_5 ;
  wire \result_4_4_reg_668_reg[4]_i_10_n_6 ;
  wire \result_4_4_reg_668_reg[4]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[4]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[4]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[4]_i_1_n_6 ;
  wire [3:0]\result_4_4_reg_668_reg[7] ;
  wire \result_4_4_reg_668_reg[8]_i_10_n_3 ;
  wire \result_4_4_reg_668_reg[8]_i_10_n_4 ;
  wire \result_4_4_reg_668_reg[8]_i_10_n_5 ;
  wire \result_4_4_reg_668_reg[8]_i_10_n_6 ;
  wire \result_4_4_reg_668_reg[8]_i_1_n_3 ;
  wire \result_4_4_reg_668_reg[8]_i_1_n_4 ;
  wire \result_4_4_reg_668_reg[8]_i_1_n_5 ;
  wire \result_4_4_reg_668_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_3_reg_546_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_4_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_4_4_reg_668_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_4_4_reg_668_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__4 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__3 
       (.CI(\a_assign_reg_127_reg[8]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__3_n_3 ,\a_assign_reg_127_reg[12]_i_2__3_n_4 ,\a_assign_reg_127_reg[12]_i_2__3_n_5 ,\a_assign_reg_127_reg[12]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__4_n_3 ,\a_assign_reg_127[12]_i_4__4_n_3 ,\a_assign_reg_127[12]_i_5__4_n_3 ,\a_assign_reg_127[12]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__3 
       (.CI(\a_assign_reg_127_reg[12]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__3_n_3 ,\a_assign_reg_127_reg[16]_i_2__3_n_4 ,\a_assign_reg_127_reg[16]_i_2__3_n_5 ,\a_assign_reg_127_reg[16]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__4_n_3 ,\a_assign_reg_127[16]_i_4__4_n_3 ,\a_assign_reg_127[16]_i_5__4_n_3 ,\a_assign_reg_127[16]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__3 
       (.CI(\a_assign_reg_127_reg[16]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__3_n_3 ,\a_assign_reg_127_reg[20]_i_2__3_n_4 ,\a_assign_reg_127_reg[20]_i_2__3_n_5 ,\a_assign_reg_127_reg[20]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__4_n_3 ,\a_assign_reg_127[20]_i_4__4_n_3 ,\a_assign_reg_127[20]_i_5__4_n_3 ,\a_assign_reg_127[20]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__3 
       (.CI(\a_assign_reg_127_reg[20]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__3_n_3 ,\a_assign_reg_127_reg[24]_i_2__3_n_4 ,\a_assign_reg_127_reg[24]_i_2__3_n_5 ,\a_assign_reg_127_reg[24]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__4_n_3 ,\a_assign_reg_127[24]_i_4__4_n_3 ,\a_assign_reg_127[24]_i_5__4_n_3 ,\a_assign_reg_127[24]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__3 
       (.CI(\a_assign_reg_127_reg[24]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__3_n_3 ,\a_assign_reg_127_reg[28]_i_2__3_n_4 ,\a_assign_reg_127_reg[28]_i_2__3_n_5 ,\a_assign_reg_127_reg[28]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__4_n_3 ,\a_assign_reg_127[28]_i_4__4_n_3 ,\a_assign_reg_127[28]_i_5__4_n_3 ,\a_assign_reg_127[28]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__2 
       (.CI(\a_assign_reg_127_reg[28]_i_2__3_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__2_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__2_n_5 ,\a_assign_reg_127_reg[31]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__2_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__3_n_3 ,\a_assign_reg_127[31]_i_3__4_n_3 ,\a_assign_reg_127[31]_i_4__4_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__3_n_3 ,\a_assign_reg_127_reg[4]_i_2__3_n_4 ,\a_assign_reg_127_reg[4]_i_2__3_n_5 ,\a_assign_reg_127_reg[4]_i_2__3_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__4_n_3 ,\a_assign_reg_127[4]_i_4__4_n_3 ,\a_assign_reg_127[4]_i_5__4_n_3 ,\a_assign_reg_127[4]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__3 
       (.CI(\a_assign_reg_127_reg[4]_i_2__3_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__3_n_3 ,\a_assign_reg_127_reg[8]_i_2__3_n_4 ,\a_assign_reg_127_reg[8]_i_2__3_n_5 ,\a_assign_reg_127_reg[8]_i_2__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__4_n_3 ,\a_assign_reg_127[8]_i_4__4_n_3 ,\a_assign_reg_127[8]_i_5__4_n_3 ,\a_assign_reg_127[8]_i_6__4_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_774/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_774/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_4_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_4_4_reg_668[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[0]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_4_4_reg_668[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [3]),
        .O(\result_4_4_reg_668[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [2]),
        .O(\result_4_4_reg_668[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [1]),
        .O(\result_4_4_reg_668[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_4_4_reg_668[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_4_4_reg_668_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_3_reg_546_reg[21] [0]),
        .O(\result_4_4_reg_668[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[12]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[12]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[12]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[12]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [15]),
        .O(\result_4_4_reg_668[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [14]),
        .O(\result_4_4_reg_668[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [13]),
        .O(\result_4_4_reg_668[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [12]),
        .O(\result_4_4_reg_668[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[16]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[16]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[16]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[16]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [19]),
        .O(\result_4_4_reg_668[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [18]),
        .O(\result_4_4_reg_668[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [17]),
        .O(\result_4_4_reg_668[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [16]),
        .O(\result_4_4_reg_668[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_4_4_reg_668[20]_i_2 
       (.I0(\result_4_4_reg_668_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[20]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[20]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [21]),
        .O(\result_4_4_reg_668[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [20]),
        .O(\result_4_4_reg_668[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[4]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[4]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[4]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [7]),
        .O(\result_4_4_reg_668[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [6]),
        .O(\result_4_4_reg_668[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [5]),
        .O(\result_4_4_reg_668[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [4]),
        .O(\result_4_4_reg_668[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_4_4_reg_668[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[8]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[8]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[8]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_4_4_reg_668[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_4_4_reg_668[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [11]),
        .O(\result_4_4_reg_668[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [10]),
        .O(\result_4_4_reg_668[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [9]),
        .O(\result_4_4_reg_668[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_4_4_reg_668[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_4_4_reg_668_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_3_reg_546_reg[21] [8]),
        .O(\result_4_4_reg_668[8]_i_9_n_3 ));
  CARRY4 \result_4_4_reg_668_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_4_4_reg_668_reg[0]_i_1_n_3 ,\result_4_4_reg_668_reg[0]_i_1_n_4 ,\result_4_4_reg_668_reg[0]_i_1_n_5 ,\result_4_4_reg_668_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[0]_i_2_n_3 ,\result_4_4_reg_668[0]_i_3_n_3 ,\result_4_4_reg_668[0]_i_4_n_3 ,\result_4_4_reg_668[0]_i_5_n_3 }),
        .O(O),
        .S({\result_4_4_reg_668[0]_i_6_n_3 ,\result_4_4_reg_668[0]_i_7_n_3 ,\result_4_4_reg_668[0]_i_8_n_3 ,\result_4_4_reg_668[0]_i_9_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_4_4_reg_668_reg[0]_i_10_n_3 ,\result_4_4_reg_668_reg[0]_i_10_n_4 ,\result_4_4_reg_668_reg[0]_i_10_n_5 ,\result_4_4_reg_668_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_4_4_reg_668_reg[12]_i_1 
       (.CI(\result_4_4_reg_668_reg[8]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[12]_i_1_n_3 ,\result_4_4_reg_668_reg[12]_i_1_n_4 ,\result_4_4_reg_668_reg[12]_i_1_n_5 ,\result_4_4_reg_668_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[12]_i_2_n_3 ,\result_4_4_reg_668[12]_i_3_n_3 ,\result_4_4_reg_668[12]_i_4_n_3 ,\result_4_4_reg_668[12]_i_5_n_3 }),
        .O(\result_4_4_reg_668_reg[15] ),
        .S({\result_4_4_reg_668[12]_i_6_n_3 ,\result_4_4_reg_668[12]_i_7_n_3 ,\result_4_4_reg_668[12]_i_8_n_3 ,\result_4_4_reg_668[12]_i_9_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[12]_i_10 
       (.CI(\result_4_4_reg_668_reg[8]_i_10_n_3 ),
        .CO({\result_4_4_reg_668_reg[12]_i_10_n_3 ,\result_4_4_reg_668_reg[12]_i_10_n_4 ,\result_4_4_reg_668_reg[12]_i_10_n_5 ,\result_4_4_reg_668_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_4_4_reg_668_reg[16]_i_1 
       (.CI(\result_4_4_reg_668_reg[12]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[16]_i_1_n_3 ,\result_4_4_reg_668_reg[16]_i_1_n_4 ,\result_4_4_reg_668_reg[16]_i_1_n_5 ,\result_4_4_reg_668_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[16]_i_2_n_3 ,\result_4_4_reg_668[16]_i_3_n_3 ,\result_4_4_reg_668[16]_i_4_n_3 ,\result_4_4_reg_668[16]_i_5_n_3 }),
        .O(\result_4_4_reg_668_reg[19] ),
        .S({\result_4_4_reg_668[16]_i_6_n_3 ,\result_4_4_reg_668[16]_i_7_n_3 ,\result_4_4_reg_668[16]_i_8_n_3 ,\result_4_4_reg_668[16]_i_9_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[16]_i_10 
       (.CI(\result_4_4_reg_668_reg[12]_i_10_n_3 ),
        .CO({\result_4_4_reg_668_reg[16]_i_10_n_3 ,\result_4_4_reg_668_reg[16]_i_10_n_4 ,\result_4_4_reg_668_reg[16]_i_10_n_5 ,\result_4_4_reg_668_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_4_4_reg_668_reg[20]_i_1 
       (.CI(\result_4_4_reg_668_reg[16]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[20]_i_1_n_3 ,\result_4_4_reg_668_reg[20]_i_1_n_4 ,\result_4_4_reg_668_reg[20]_i_1_n_5 ,\result_4_4_reg_668_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_3_n_3 ,\result_4_4_reg_668[20]_i_4_n_3 }),
        .O(\result_4_4_reg_668_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,\result_4_4_reg_668[20]_i_7_n_3 ,\result_4_4_reg_668[20]_i_8_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[20]_i_9 
       (.CI(\result_4_4_reg_668_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_4_4_reg_668_reg[31] ,\NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_4_4_reg_668_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_4_4_reg_668_reg[24]_i_1 
       (.CI(\result_4_4_reg_668_reg[20]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[24]_i_1_n_3 ,\result_4_4_reg_668_reg[24]_i_1_n_4 ,\result_4_4_reg_668_reg[24]_i_1_n_5 ,\result_4_4_reg_668_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 }),
        .O(\result_4_4_reg_668_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ));
  CARRY4 \result_4_4_reg_668_reg[28]_i_1 
       (.CI(\result_4_4_reg_668_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_4_4_reg_668_reg[28]_i_1_CO_UNCONNECTED [3],\result_4_4_reg_668_reg[28]_i_1_n_4 ,\result_4_4_reg_668_reg[28]_i_1_n_5 ,\result_4_4_reg_668_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 ,\result_4_4_reg_668[20]_i_2_n_3 }),
        .O(\result_4_4_reg_668_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ));
  CARRY4 \result_4_4_reg_668_reg[4]_i_1 
       (.CI(\result_4_4_reg_668_reg[0]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[4]_i_1_n_3 ,\result_4_4_reg_668_reg[4]_i_1_n_4 ,\result_4_4_reg_668_reg[4]_i_1_n_5 ,\result_4_4_reg_668_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[4]_i_2_n_3 ,\result_4_4_reg_668[4]_i_3_n_3 ,\result_4_4_reg_668[4]_i_4_n_3 ,\result_4_4_reg_668[4]_i_5_n_3 }),
        .O(\result_4_4_reg_668_reg[7] ),
        .S({\result_4_4_reg_668[4]_i_6_n_3 ,\result_4_4_reg_668[4]_i_7_n_3 ,\result_4_4_reg_668[4]_i_8_n_3 ,\result_4_4_reg_668[4]_i_9_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[4]_i_10 
       (.CI(\result_4_4_reg_668_reg[0]_i_10_n_3 ),
        .CO({\result_4_4_reg_668_reg[4]_i_10_n_3 ,\result_4_4_reg_668_reg[4]_i_10_n_4 ,\result_4_4_reg_668_reg[4]_i_10_n_5 ,\result_4_4_reg_668_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_4_4_reg_668_reg[8]_i_1 
       (.CI(\result_4_4_reg_668_reg[4]_i_1_n_3 ),
        .CO({\result_4_4_reg_668_reg[8]_i_1_n_3 ,\result_4_4_reg_668_reg[8]_i_1_n_4 ,\result_4_4_reg_668_reg[8]_i_1_n_5 ,\result_4_4_reg_668_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_4_4_reg_668[8]_i_2_n_3 ,\result_4_4_reg_668[8]_i_3_n_3 ,\result_4_4_reg_668[8]_i_4_n_3 ,\result_4_4_reg_668[8]_i_5_n_3 }),
        .O(\result_4_4_reg_668_reg[11] ),
        .S({\result_4_4_reg_668[8]_i_6_n_3 ,\result_4_4_reg_668[8]_i_7_n_3 ,\result_4_4_reg_668[8]_i_8_n_3 ,\result_4_4_reg_668[8]_i_9_n_3 }));
  CARRY4 \result_4_4_reg_668_reg[8]_i_10 
       (.CI(\result_4_4_reg_668_reg[4]_i_10_n_3 ),
        .CO({\result_4_4_reg_668_reg[8]_i_10_n_3 ,\result_4_4_reg_668_reg[8]_i_10_n_4 ,\result_4_4_reg_668_reg[8]_i_10_n_5 ,\result_4_4_reg_668_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_5_4_reg_657_reg[31] ,
    O,
    \result_5_4_reg_657_reg[7] ,
    \result_5_4_reg_657_reg[11] ,
    \result_5_4_reg_657_reg[15] ,
    \result_5_4_reg_657_reg[19] ,
    \result_5_4_reg_657_reg[23] ,
    \result_5_4_reg_657_reg[27] ,
    \result_5_4_reg_657_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_5_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ,
    result_5_4_reg_657_reg,
    \result_9_20_reg_535_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_5_4_reg_657_reg[31] ;
  output [3:0]O;
  output [3:0]\result_5_4_reg_657_reg[7] ;
  output [3:0]\result_5_4_reg_657_reg[11] ;
  output [3:0]\result_5_4_reg_657_reg[15] ;
  output [3:0]\result_5_4_reg_657_reg[19] ;
  output [3:0]\result_5_4_reg_657_reg[23] ;
  output [3:0]\result_5_4_reg_657_reg[27] ;
  output [3:0]\result_5_4_reg_657_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_5_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  input [21:0]result_5_4_reg_657_reg;
  input [21:0]\result_9_20_reg_535_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__5_n_3 ;
  wire \a_assign_reg_127[12]_i_4__5_n_3 ;
  wire \a_assign_reg_127[12]_i_5__5_n_3 ;
  wire \a_assign_reg_127[12]_i_6__5_n_3 ;
  wire \a_assign_reg_127[16]_i_3__5_n_3 ;
  wire \a_assign_reg_127[16]_i_4__5_n_3 ;
  wire \a_assign_reg_127[16]_i_5__5_n_3 ;
  wire \a_assign_reg_127[16]_i_6__5_n_3 ;
  wire \a_assign_reg_127[20]_i_3__5_n_3 ;
  wire \a_assign_reg_127[20]_i_4__5_n_3 ;
  wire \a_assign_reg_127[20]_i_5__5_n_3 ;
  wire \a_assign_reg_127[20]_i_6__5_n_3 ;
  wire \a_assign_reg_127[24]_i_3__5_n_3 ;
  wire \a_assign_reg_127[24]_i_4__5_n_3 ;
  wire \a_assign_reg_127[24]_i_5__5_n_3 ;
  wire \a_assign_reg_127[24]_i_6__5_n_3 ;
  wire \a_assign_reg_127[28]_i_3__5_n_3 ;
  wire \a_assign_reg_127[28]_i_4__5_n_3 ;
  wire \a_assign_reg_127[28]_i_5__5_n_3 ;
  wire \a_assign_reg_127[28]_i_6__5_n_3 ;
  wire \a_assign_reg_127[31]_i_2__4_n_3 ;
  wire \a_assign_reg_127[31]_i_3__5_n_3 ;
  wire \a_assign_reg_127[31]_i_4__5_n_3 ;
  wire \a_assign_reg_127[4]_i_3__5_n_3 ;
  wire \a_assign_reg_127[4]_i_4__5_n_3 ;
  wire \a_assign_reg_127[4]_i_5__5_n_3 ;
  wire \a_assign_reg_127[4]_i_6__5_n_3 ;
  wire \a_assign_reg_127[8]_i_3__5_n_3 ;
  wire \a_assign_reg_127[8]_i_4__5_n_3 ;
  wire \a_assign_reg_127[8]_i_5__5_n_3 ;
  wire \a_assign_reg_127[8]_i_6__5_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__3_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__3_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_5_4_reg_657[0]_i_2_n_3 ;
  wire \result_5_4_reg_657[0]_i_3_n_3 ;
  wire \result_5_4_reg_657[0]_i_4_n_3 ;
  wire \result_5_4_reg_657[0]_i_5_n_3 ;
  wire \result_5_4_reg_657[0]_i_6_n_3 ;
  wire \result_5_4_reg_657[0]_i_7_n_3 ;
  wire \result_5_4_reg_657[0]_i_8_n_3 ;
  wire \result_5_4_reg_657[0]_i_9_n_3 ;
  wire \result_5_4_reg_657[12]_i_2_n_3 ;
  wire \result_5_4_reg_657[12]_i_3_n_3 ;
  wire \result_5_4_reg_657[12]_i_4_n_3 ;
  wire \result_5_4_reg_657[12]_i_5_n_3 ;
  wire \result_5_4_reg_657[12]_i_6_n_3 ;
  wire \result_5_4_reg_657[12]_i_7_n_3 ;
  wire \result_5_4_reg_657[12]_i_8_n_3 ;
  wire \result_5_4_reg_657[12]_i_9_n_3 ;
  wire \result_5_4_reg_657[16]_i_2_n_3 ;
  wire \result_5_4_reg_657[16]_i_3_n_3 ;
  wire \result_5_4_reg_657[16]_i_4_n_3 ;
  wire \result_5_4_reg_657[16]_i_5_n_3 ;
  wire \result_5_4_reg_657[16]_i_6_n_3 ;
  wire \result_5_4_reg_657[16]_i_7_n_3 ;
  wire \result_5_4_reg_657[16]_i_8_n_3 ;
  wire \result_5_4_reg_657[16]_i_9_n_3 ;
  wire \result_5_4_reg_657[20]_i_2_n_3 ;
  wire \result_5_4_reg_657[20]_i_3_n_3 ;
  wire \result_5_4_reg_657[20]_i_4_n_3 ;
  wire \result_5_4_reg_657[20]_i_7_n_3 ;
  wire \result_5_4_reg_657[20]_i_8_n_3 ;
  wire \result_5_4_reg_657[4]_i_2_n_3 ;
  wire \result_5_4_reg_657[4]_i_3_n_3 ;
  wire \result_5_4_reg_657[4]_i_4_n_3 ;
  wire \result_5_4_reg_657[4]_i_5_n_3 ;
  wire \result_5_4_reg_657[4]_i_6_n_3 ;
  wire \result_5_4_reg_657[4]_i_7_n_3 ;
  wire \result_5_4_reg_657[4]_i_8_n_3 ;
  wire \result_5_4_reg_657[4]_i_9_n_3 ;
  wire \result_5_4_reg_657[8]_i_2_n_3 ;
  wire \result_5_4_reg_657[8]_i_3_n_3 ;
  wire \result_5_4_reg_657[8]_i_4_n_3 ;
  wire \result_5_4_reg_657[8]_i_5_n_3 ;
  wire \result_5_4_reg_657[8]_i_6_n_3 ;
  wire \result_5_4_reg_657[8]_i_7_n_3 ;
  wire \result_5_4_reg_657[8]_i_8_n_3 ;
  wire \result_5_4_reg_657[8]_i_9_n_3 ;
  wire [21:0]result_5_4_reg_657_reg;
  wire \result_5_4_reg_657_reg[0]_i_10_n_3 ;
  wire \result_5_4_reg_657_reg[0]_i_10_n_4 ;
  wire \result_5_4_reg_657_reg[0]_i_10_n_5 ;
  wire \result_5_4_reg_657_reg[0]_i_10_n_6 ;
  wire \result_5_4_reg_657_reg[0]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[0]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[0]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[0]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[11] ;
  wire \result_5_4_reg_657_reg[12]_i_10_n_3 ;
  wire \result_5_4_reg_657_reg[12]_i_10_n_4 ;
  wire \result_5_4_reg_657_reg[12]_i_10_n_5 ;
  wire \result_5_4_reg_657_reg[12]_i_10_n_6 ;
  wire \result_5_4_reg_657_reg[12]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[12]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[12]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[12]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[15] ;
  wire \result_5_4_reg_657_reg[16]_i_10_n_3 ;
  wire \result_5_4_reg_657_reg[16]_i_10_n_4 ;
  wire \result_5_4_reg_657_reg[16]_i_10_n_5 ;
  wire \result_5_4_reg_657_reg[16]_i_10_n_6 ;
  wire \result_5_4_reg_657_reg[16]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[16]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[16]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[16]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[19] ;
  wire \result_5_4_reg_657_reg[20]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[20]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[20]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[20]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[23] ;
  wire \result_5_4_reg_657_reg[24]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[24]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[24]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[24]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[27] ;
  wire \result_5_4_reg_657_reg[28]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[28]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[28]_i_1_n_6 ;
  wire [0:0]\result_5_4_reg_657_reg[31] ;
  wire [3:0]\result_5_4_reg_657_reg[31]_0 ;
  wire \result_5_4_reg_657_reg[4]_i_10_n_3 ;
  wire \result_5_4_reg_657_reg[4]_i_10_n_4 ;
  wire \result_5_4_reg_657_reg[4]_i_10_n_5 ;
  wire \result_5_4_reg_657_reg[4]_i_10_n_6 ;
  wire \result_5_4_reg_657_reg[4]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[4]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[4]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[4]_i_1_n_6 ;
  wire [3:0]\result_5_4_reg_657_reg[7] ;
  wire \result_5_4_reg_657_reg[8]_i_10_n_3 ;
  wire \result_5_4_reg_657_reg[8]_i_10_n_4 ;
  wire \result_5_4_reg_657_reg[8]_i_10_n_5 ;
  wire \result_5_4_reg_657_reg[8]_i_10_n_6 ;
  wire \result_5_4_reg_657_reg[8]_i_1_n_3 ;
  wire \result_5_4_reg_657_reg[8]_i_1_n_4 ;
  wire \result_5_4_reg_657_reg[8]_i_1_n_5 ;
  wire \result_5_4_reg_657_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_20_reg_535_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_5_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__3_O_UNCONNECTED ;
  wire [3:0]\NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_5_4_reg_657_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_5_4_reg_657_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__3 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__4 
       (.CI(\a_assign_reg_127_reg[8]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__4_n_3 ,\a_assign_reg_127_reg[12]_i_2__4_n_4 ,\a_assign_reg_127_reg[12]_i_2__4_n_5 ,\a_assign_reg_127_reg[12]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__5_n_3 ,\a_assign_reg_127[12]_i_4__5_n_3 ,\a_assign_reg_127[12]_i_5__5_n_3 ,\a_assign_reg_127[12]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__4 
       (.CI(\a_assign_reg_127_reg[12]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__4_n_3 ,\a_assign_reg_127_reg[16]_i_2__4_n_4 ,\a_assign_reg_127_reg[16]_i_2__4_n_5 ,\a_assign_reg_127_reg[16]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__5_n_3 ,\a_assign_reg_127[16]_i_4__5_n_3 ,\a_assign_reg_127[16]_i_5__5_n_3 ,\a_assign_reg_127[16]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__4 
       (.CI(\a_assign_reg_127_reg[16]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__4_n_3 ,\a_assign_reg_127_reg[20]_i_2__4_n_4 ,\a_assign_reg_127_reg[20]_i_2__4_n_5 ,\a_assign_reg_127_reg[20]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__5_n_3 ,\a_assign_reg_127[20]_i_4__5_n_3 ,\a_assign_reg_127[20]_i_5__5_n_3 ,\a_assign_reg_127[20]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__4 
       (.CI(\a_assign_reg_127_reg[20]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__4_n_3 ,\a_assign_reg_127_reg[24]_i_2__4_n_4 ,\a_assign_reg_127_reg[24]_i_2__4_n_5 ,\a_assign_reg_127_reg[24]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__5_n_3 ,\a_assign_reg_127[24]_i_4__5_n_3 ,\a_assign_reg_127[24]_i_5__5_n_3 ,\a_assign_reg_127[24]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__4 
       (.CI(\a_assign_reg_127_reg[24]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__4_n_3 ,\a_assign_reg_127_reg[28]_i_2__4_n_4 ,\a_assign_reg_127_reg[28]_i_2__4_n_5 ,\a_assign_reg_127_reg[28]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__5_n_3 ,\a_assign_reg_127[28]_i_4__5_n_3 ,\a_assign_reg_127[28]_i_5__5_n_3 ,\a_assign_reg_127[28]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__3 
       (.CI(\a_assign_reg_127_reg[28]_i_2__4_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__3_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__3_n_5 ,\a_assign_reg_127_reg[31]_i_1__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__3_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__4_n_3 ,\a_assign_reg_127[31]_i_3__5_n_3 ,\a_assign_reg_127[31]_i_4__5_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__4_n_3 ,\a_assign_reg_127_reg[4]_i_2__4_n_4 ,\a_assign_reg_127_reg[4]_i_2__4_n_5 ,\a_assign_reg_127_reg[4]_i_2__4_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__5_n_3 ,\a_assign_reg_127[4]_i_4__5_n_3 ,\a_assign_reg_127[4]_i_5__5_n_3 ,\a_assign_reg_127[4]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__4 
       (.CI(\a_assign_reg_127_reg[4]_i_2__4_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__4_n_3 ,\a_assign_reg_127_reg[8]_i_2__4_n_4 ,\a_assign_reg_127_reg[8]_i_2__4_n_5 ,\a_assign_reg_127_reg[8]_i_2__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__5_n_3 ,\a_assign_reg_127[8]_i_4__5_n_3 ,\a_assign_reg_127[8]_i_5__5_n_3 ,\a_assign_reg_127[8]_i_6__5_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_781/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_781/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_5_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_5_4_reg_657[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[0]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_5_4_reg_657[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [3]),
        .O(\result_5_4_reg_657[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [2]),
        .O(\result_5_4_reg_657[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [1]),
        .O(\result_5_4_reg_657[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_5_4_reg_657[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_5_4_reg_657_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_20_reg_535_reg[21] [0]),
        .O(\result_5_4_reg_657[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[12]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[12]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[12]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[12]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [15]),
        .O(\result_5_4_reg_657[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [14]),
        .O(\result_5_4_reg_657[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [13]),
        .O(\result_5_4_reg_657[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [12]),
        .O(\result_5_4_reg_657[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[16]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[16]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[16]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[16]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [19]),
        .O(\result_5_4_reg_657[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [18]),
        .O(\result_5_4_reg_657[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [17]),
        .O(\result_5_4_reg_657[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [16]),
        .O(\result_5_4_reg_657[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_5_4_reg_657[20]_i_2 
       (.I0(\result_5_4_reg_657_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[20]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[20]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [21]),
        .O(\result_5_4_reg_657[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [20]),
        .O(\result_5_4_reg_657[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[4]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[4]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[4]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [7]),
        .O(\result_5_4_reg_657[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [6]),
        .O(\result_5_4_reg_657[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [5]),
        .O(\result_5_4_reg_657[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [4]),
        .O(\result_5_4_reg_657[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_5_4_reg_657[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[8]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[8]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[8]_i_4 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_5_4_reg_657[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_5_4_reg_657[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [11]),
        .O(\result_5_4_reg_657[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [10]),
        .O(\result_5_4_reg_657[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [9]),
        .O(\result_5_4_reg_657[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_5_4_reg_657[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_5_4_reg_657_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_20_reg_535_reg[21] [8]),
        .O(\result_5_4_reg_657[8]_i_9_n_3 ));
  CARRY4 \result_5_4_reg_657_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_5_4_reg_657_reg[0]_i_1_n_3 ,\result_5_4_reg_657_reg[0]_i_1_n_4 ,\result_5_4_reg_657_reg[0]_i_1_n_5 ,\result_5_4_reg_657_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[0]_i_2_n_3 ,\result_5_4_reg_657[0]_i_3_n_3 ,\result_5_4_reg_657[0]_i_4_n_3 ,\result_5_4_reg_657[0]_i_5_n_3 }),
        .O(O),
        .S({\result_5_4_reg_657[0]_i_6_n_3 ,\result_5_4_reg_657[0]_i_7_n_3 ,\result_5_4_reg_657[0]_i_8_n_3 ,\result_5_4_reg_657[0]_i_9_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_5_4_reg_657_reg[0]_i_10_n_3 ,\result_5_4_reg_657_reg[0]_i_10_n_4 ,\result_5_4_reg_657_reg[0]_i_10_n_5 ,\result_5_4_reg_657_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_5_4_reg_657_reg[12]_i_1 
       (.CI(\result_5_4_reg_657_reg[8]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[12]_i_1_n_3 ,\result_5_4_reg_657_reg[12]_i_1_n_4 ,\result_5_4_reg_657_reg[12]_i_1_n_5 ,\result_5_4_reg_657_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[12]_i_2_n_3 ,\result_5_4_reg_657[12]_i_3_n_3 ,\result_5_4_reg_657[12]_i_4_n_3 ,\result_5_4_reg_657[12]_i_5_n_3 }),
        .O(\result_5_4_reg_657_reg[15] ),
        .S({\result_5_4_reg_657[12]_i_6_n_3 ,\result_5_4_reg_657[12]_i_7_n_3 ,\result_5_4_reg_657[12]_i_8_n_3 ,\result_5_4_reg_657[12]_i_9_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[12]_i_10 
       (.CI(\result_5_4_reg_657_reg[8]_i_10_n_3 ),
        .CO({\result_5_4_reg_657_reg[12]_i_10_n_3 ,\result_5_4_reg_657_reg[12]_i_10_n_4 ,\result_5_4_reg_657_reg[12]_i_10_n_5 ,\result_5_4_reg_657_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_5_4_reg_657_reg[16]_i_1 
       (.CI(\result_5_4_reg_657_reg[12]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[16]_i_1_n_3 ,\result_5_4_reg_657_reg[16]_i_1_n_4 ,\result_5_4_reg_657_reg[16]_i_1_n_5 ,\result_5_4_reg_657_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[16]_i_2_n_3 ,\result_5_4_reg_657[16]_i_3_n_3 ,\result_5_4_reg_657[16]_i_4_n_3 ,\result_5_4_reg_657[16]_i_5_n_3 }),
        .O(\result_5_4_reg_657_reg[19] ),
        .S({\result_5_4_reg_657[16]_i_6_n_3 ,\result_5_4_reg_657[16]_i_7_n_3 ,\result_5_4_reg_657[16]_i_8_n_3 ,\result_5_4_reg_657[16]_i_9_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[16]_i_10 
       (.CI(\result_5_4_reg_657_reg[12]_i_10_n_3 ),
        .CO({\result_5_4_reg_657_reg[16]_i_10_n_3 ,\result_5_4_reg_657_reg[16]_i_10_n_4 ,\result_5_4_reg_657_reg[16]_i_10_n_5 ,\result_5_4_reg_657_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_5_4_reg_657_reg[20]_i_1 
       (.CI(\result_5_4_reg_657_reg[16]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[20]_i_1_n_3 ,\result_5_4_reg_657_reg[20]_i_1_n_4 ,\result_5_4_reg_657_reg[20]_i_1_n_5 ,\result_5_4_reg_657_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_3_n_3 ,\result_5_4_reg_657[20]_i_4_n_3 }),
        .O(\result_5_4_reg_657_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0 ,\result_5_4_reg_657[20]_i_7_n_3 ,\result_5_4_reg_657[20]_i_8_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[20]_i_9 
       (.CI(\result_5_4_reg_657_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_5_4_reg_657_reg[31] ,\NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_5_4_reg_657_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_5_4_reg_657_reg[24]_i_1 
       (.CI(\result_5_4_reg_657_reg[20]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[24]_i_1_n_3 ,\result_5_4_reg_657_reg[24]_i_1_n_4 ,\result_5_4_reg_657_reg[24]_i_1_n_5 ,\result_5_4_reg_657_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 }),
        .O(\result_5_4_reg_657_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1 ));
  CARRY4 \result_5_4_reg_657_reg[28]_i_1 
       (.CI(\result_5_4_reg_657_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_5_4_reg_657_reg[28]_i_1_CO_UNCONNECTED [3],\result_5_4_reg_657_reg[28]_i_1_n_4 ,\result_5_4_reg_657_reg[28]_i_1_n_5 ,\result_5_4_reg_657_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 ,\result_5_4_reg_657[20]_i_2_n_3 }),
        .O(\result_5_4_reg_657_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2 ));
  CARRY4 \result_5_4_reg_657_reg[4]_i_1 
       (.CI(\result_5_4_reg_657_reg[0]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[4]_i_1_n_3 ,\result_5_4_reg_657_reg[4]_i_1_n_4 ,\result_5_4_reg_657_reg[4]_i_1_n_5 ,\result_5_4_reg_657_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[4]_i_2_n_3 ,\result_5_4_reg_657[4]_i_3_n_3 ,\result_5_4_reg_657[4]_i_4_n_3 ,\result_5_4_reg_657[4]_i_5_n_3 }),
        .O(\result_5_4_reg_657_reg[7] ),
        .S({\result_5_4_reg_657[4]_i_6_n_3 ,\result_5_4_reg_657[4]_i_7_n_3 ,\result_5_4_reg_657[4]_i_8_n_3 ,\result_5_4_reg_657[4]_i_9_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[4]_i_10 
       (.CI(\result_5_4_reg_657_reg[0]_i_10_n_3 ),
        .CO({\result_5_4_reg_657_reg[4]_i_10_n_3 ,\result_5_4_reg_657_reg[4]_i_10_n_4 ,\result_5_4_reg_657_reg[4]_i_10_n_5 ,\result_5_4_reg_657_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_5_4_reg_657_reg[8]_i_1 
       (.CI(\result_5_4_reg_657_reg[4]_i_1_n_3 ),
        .CO({\result_5_4_reg_657_reg[8]_i_1_n_3 ,\result_5_4_reg_657_reg[8]_i_1_n_4 ,\result_5_4_reg_657_reg[8]_i_1_n_5 ,\result_5_4_reg_657_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_5_4_reg_657[8]_i_2_n_3 ,\result_5_4_reg_657[8]_i_3_n_3 ,\result_5_4_reg_657[8]_i_4_n_3 ,\result_5_4_reg_657[8]_i_5_n_3 }),
        .O(\result_5_4_reg_657_reg[11] ),
        .S({\result_5_4_reg_657[8]_i_6_n_3 ,\result_5_4_reg_657[8]_i_7_n_3 ,\result_5_4_reg_657[8]_i_8_n_3 ,\result_5_4_reg_657[8]_i_9_n_3 }));
  CARRY4 \result_5_4_reg_657_reg[8]_i_10 
       (.CI(\result_5_4_reg_657_reg[4]_i_10_n_3 ),
        .CO({\result_5_4_reg_657_reg[8]_i_10_n_3 ,\result_5_4_reg_657_reg[8]_i_10_n_4 ,\result_5_4_reg_657_reg[8]_i_10_n_5 ,\result_5_4_reg_657_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_6_4_reg_646_reg[31] ,
    O,
    \result_6_4_reg_646_reg[7] ,
    \result_6_4_reg_646_reg[11] ,
    \result_6_4_reg_646_reg[15] ,
    \result_6_4_reg_646_reg[19] ,
    \result_6_4_reg_646_reg[23] ,
    \result_6_4_reg_646_reg[27] ,
    \result_6_4_reg_646_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_6_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__0,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ,
    result_6_4_reg_646_reg,
    \result_9_9_reg_524_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_6_4_reg_646_reg[31] ;
  output [3:0]O;
  output [3:0]\result_6_4_reg_646_reg[7] ;
  output [3:0]\result_6_4_reg_646_reg[11] ;
  output [3:0]\result_6_4_reg_646_reg[15] ;
  output [3:0]\result_6_4_reg_646_reg[19] ;
  output [3:0]\result_6_4_reg_646_reg[23] ;
  output [3:0]\result_6_4_reg_646_reg[27] ;
  output [3:0]\result_6_4_reg_646_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_6_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__0;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  input [21:0]result_6_4_reg_646_reg;
  input [21:0]\result_9_9_reg_524_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__6_n_3 ;
  wire \a_assign_reg_127[12]_i_4__6_n_3 ;
  wire \a_assign_reg_127[12]_i_5__6_n_3 ;
  wire \a_assign_reg_127[12]_i_6__6_n_3 ;
  wire \a_assign_reg_127[16]_i_3__6_n_3 ;
  wire \a_assign_reg_127[16]_i_4__6_n_3 ;
  wire \a_assign_reg_127[16]_i_5__6_n_3 ;
  wire \a_assign_reg_127[16]_i_6__6_n_3 ;
  wire \a_assign_reg_127[20]_i_3__6_n_3 ;
  wire \a_assign_reg_127[20]_i_4__6_n_3 ;
  wire \a_assign_reg_127[20]_i_5__6_n_3 ;
  wire \a_assign_reg_127[20]_i_6__6_n_3 ;
  wire \a_assign_reg_127[24]_i_3__6_n_3 ;
  wire \a_assign_reg_127[24]_i_4__6_n_3 ;
  wire \a_assign_reg_127[24]_i_5__6_n_3 ;
  wire \a_assign_reg_127[24]_i_6__6_n_3 ;
  wire \a_assign_reg_127[28]_i_3__6_n_3 ;
  wire \a_assign_reg_127[28]_i_4__6_n_3 ;
  wire \a_assign_reg_127[28]_i_5__6_n_3 ;
  wire \a_assign_reg_127[28]_i_6__6_n_3 ;
  wire \a_assign_reg_127[31]_i_2__5_n_3 ;
  wire \a_assign_reg_127[31]_i_3__6_n_3 ;
  wire \a_assign_reg_127[31]_i_4__6_n_3 ;
  wire \a_assign_reg_127[4]_i_3__6_n_3 ;
  wire \a_assign_reg_127[4]_i_4__6_n_3 ;
  wire \a_assign_reg_127[4]_i_5__6_n_3 ;
  wire \a_assign_reg_127[4]_i_6__6_n_3 ;
  wire \a_assign_reg_127[8]_i_3__6_n_3 ;
  wire \a_assign_reg_127[8]_i_4__6_n_3 ;
  wire \a_assign_reg_127[8]_i_5__6_n_3 ;
  wire \a_assign_reg_127[8]_i_6__6_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__4_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__4_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_6_4_reg_646[0]_i_2_n_3 ;
  wire \result_6_4_reg_646[0]_i_3_n_3 ;
  wire \result_6_4_reg_646[0]_i_4_n_3 ;
  wire \result_6_4_reg_646[0]_i_5_n_3 ;
  wire \result_6_4_reg_646[0]_i_6_n_3 ;
  wire \result_6_4_reg_646[0]_i_7_n_3 ;
  wire \result_6_4_reg_646[0]_i_8_n_3 ;
  wire \result_6_4_reg_646[0]_i_9_n_3 ;
  wire \result_6_4_reg_646[12]_i_2_n_3 ;
  wire \result_6_4_reg_646[12]_i_3_n_3 ;
  wire \result_6_4_reg_646[12]_i_4_n_3 ;
  wire \result_6_4_reg_646[12]_i_5_n_3 ;
  wire \result_6_4_reg_646[12]_i_6_n_3 ;
  wire \result_6_4_reg_646[12]_i_7_n_3 ;
  wire \result_6_4_reg_646[12]_i_8_n_3 ;
  wire \result_6_4_reg_646[12]_i_9_n_3 ;
  wire \result_6_4_reg_646[16]_i_2_n_3 ;
  wire \result_6_4_reg_646[16]_i_3_n_3 ;
  wire \result_6_4_reg_646[16]_i_4_n_3 ;
  wire \result_6_4_reg_646[16]_i_5_n_3 ;
  wire \result_6_4_reg_646[16]_i_6_n_3 ;
  wire \result_6_4_reg_646[16]_i_7_n_3 ;
  wire \result_6_4_reg_646[16]_i_8_n_3 ;
  wire \result_6_4_reg_646[16]_i_9_n_3 ;
  wire \result_6_4_reg_646[20]_i_2_n_3 ;
  wire \result_6_4_reg_646[20]_i_3_n_3 ;
  wire \result_6_4_reg_646[20]_i_4_n_3 ;
  wire \result_6_4_reg_646[20]_i_7_n_3 ;
  wire \result_6_4_reg_646[20]_i_8_n_3 ;
  wire \result_6_4_reg_646[4]_i_2_n_3 ;
  wire \result_6_4_reg_646[4]_i_3_n_3 ;
  wire \result_6_4_reg_646[4]_i_4_n_3 ;
  wire \result_6_4_reg_646[4]_i_5_n_3 ;
  wire \result_6_4_reg_646[4]_i_6_n_3 ;
  wire \result_6_4_reg_646[4]_i_7_n_3 ;
  wire \result_6_4_reg_646[4]_i_8_n_3 ;
  wire \result_6_4_reg_646[4]_i_9_n_3 ;
  wire \result_6_4_reg_646[8]_i_2_n_3 ;
  wire \result_6_4_reg_646[8]_i_3_n_3 ;
  wire \result_6_4_reg_646[8]_i_4_n_3 ;
  wire \result_6_4_reg_646[8]_i_5_n_3 ;
  wire \result_6_4_reg_646[8]_i_6_n_3 ;
  wire \result_6_4_reg_646[8]_i_7_n_3 ;
  wire \result_6_4_reg_646[8]_i_8_n_3 ;
  wire \result_6_4_reg_646[8]_i_9_n_3 ;
  wire [21:0]result_6_4_reg_646_reg;
  wire \result_6_4_reg_646_reg[0]_i_10_n_3 ;
  wire \result_6_4_reg_646_reg[0]_i_10_n_4 ;
  wire \result_6_4_reg_646_reg[0]_i_10_n_5 ;
  wire \result_6_4_reg_646_reg[0]_i_10_n_6 ;
  wire \result_6_4_reg_646_reg[0]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[0]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[0]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[0]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[11] ;
  wire \result_6_4_reg_646_reg[12]_i_10_n_3 ;
  wire \result_6_4_reg_646_reg[12]_i_10_n_4 ;
  wire \result_6_4_reg_646_reg[12]_i_10_n_5 ;
  wire \result_6_4_reg_646_reg[12]_i_10_n_6 ;
  wire \result_6_4_reg_646_reg[12]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[12]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[12]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[12]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[15] ;
  wire \result_6_4_reg_646_reg[16]_i_10_n_3 ;
  wire \result_6_4_reg_646_reg[16]_i_10_n_4 ;
  wire \result_6_4_reg_646_reg[16]_i_10_n_5 ;
  wire \result_6_4_reg_646_reg[16]_i_10_n_6 ;
  wire \result_6_4_reg_646_reg[16]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[16]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[16]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[16]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[19] ;
  wire \result_6_4_reg_646_reg[20]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[20]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[20]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[20]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[23] ;
  wire \result_6_4_reg_646_reg[24]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[24]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[24]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[24]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[27] ;
  wire \result_6_4_reg_646_reg[28]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[28]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[28]_i_1_n_6 ;
  wire [0:0]\result_6_4_reg_646_reg[31] ;
  wire [3:0]\result_6_4_reg_646_reg[31]_0 ;
  wire \result_6_4_reg_646_reg[4]_i_10_n_3 ;
  wire \result_6_4_reg_646_reg[4]_i_10_n_4 ;
  wire \result_6_4_reg_646_reg[4]_i_10_n_5 ;
  wire \result_6_4_reg_646_reg[4]_i_10_n_6 ;
  wire \result_6_4_reg_646_reg[4]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[4]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[4]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[4]_i_1_n_6 ;
  wire [3:0]\result_6_4_reg_646_reg[7] ;
  wire \result_6_4_reg_646_reg[8]_i_10_n_3 ;
  wire \result_6_4_reg_646_reg[8]_i_10_n_4 ;
  wire \result_6_4_reg_646_reg[8]_i_10_n_5 ;
  wire \result_6_4_reg_646_reg[8]_i_10_n_6 ;
  wire \result_6_4_reg_646_reg[8]_i_1_n_3 ;
  wire \result_6_4_reg_646_reg[8]_i_1_n_4 ;
  wire \result_6_4_reg_646_reg[8]_i_1_n_5 ;
  wire \result_6_4_reg_646_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_9_reg_524_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_6_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__4_O_UNCONNECTED ;
  wire [3:0]\NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_6_4_reg_646_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_6_4_reg_646_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__0),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__2 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__5 
       (.CI(\a_assign_reg_127_reg[8]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__5_n_3 ,\a_assign_reg_127_reg[12]_i_2__5_n_4 ,\a_assign_reg_127_reg[12]_i_2__5_n_5 ,\a_assign_reg_127_reg[12]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__6_n_3 ,\a_assign_reg_127[12]_i_4__6_n_3 ,\a_assign_reg_127[12]_i_5__6_n_3 ,\a_assign_reg_127[12]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__5 
       (.CI(\a_assign_reg_127_reg[12]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__5_n_3 ,\a_assign_reg_127_reg[16]_i_2__5_n_4 ,\a_assign_reg_127_reg[16]_i_2__5_n_5 ,\a_assign_reg_127_reg[16]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__6_n_3 ,\a_assign_reg_127[16]_i_4__6_n_3 ,\a_assign_reg_127[16]_i_5__6_n_3 ,\a_assign_reg_127[16]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__5 
       (.CI(\a_assign_reg_127_reg[16]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__5_n_3 ,\a_assign_reg_127_reg[20]_i_2__5_n_4 ,\a_assign_reg_127_reg[20]_i_2__5_n_5 ,\a_assign_reg_127_reg[20]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__6_n_3 ,\a_assign_reg_127[20]_i_4__6_n_3 ,\a_assign_reg_127[20]_i_5__6_n_3 ,\a_assign_reg_127[20]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__5 
       (.CI(\a_assign_reg_127_reg[20]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__5_n_3 ,\a_assign_reg_127_reg[24]_i_2__5_n_4 ,\a_assign_reg_127_reg[24]_i_2__5_n_5 ,\a_assign_reg_127_reg[24]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__6_n_3 ,\a_assign_reg_127[24]_i_4__6_n_3 ,\a_assign_reg_127[24]_i_5__6_n_3 ,\a_assign_reg_127[24]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__5 
       (.CI(\a_assign_reg_127_reg[24]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__5_n_3 ,\a_assign_reg_127_reg[28]_i_2__5_n_4 ,\a_assign_reg_127_reg[28]_i_2__5_n_5 ,\a_assign_reg_127_reg[28]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__6_n_3 ,\a_assign_reg_127[28]_i_4__6_n_3 ,\a_assign_reg_127[28]_i_5__6_n_3 ,\a_assign_reg_127[28]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__4 
       (.CI(\a_assign_reg_127_reg[28]_i_2__5_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__4_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__4_n_5 ,\a_assign_reg_127_reg[31]_i_1__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__4_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__5_n_3 ,\a_assign_reg_127[31]_i_3__6_n_3 ,\a_assign_reg_127[31]_i_4__6_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__5_n_3 ,\a_assign_reg_127_reg[4]_i_2__5_n_4 ,\a_assign_reg_127_reg[4]_i_2__5_n_5 ,\a_assign_reg_127_reg[4]_i_2__5_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__6_n_3 ,\a_assign_reg_127[4]_i_4__6_n_3 ,\a_assign_reg_127[4]_i_5__6_n_3 ,\a_assign_reg_127[4]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__5 
       (.CI(\a_assign_reg_127_reg[4]_i_2__5_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__5_n_3 ,\a_assign_reg_127_reg[8]_i_2__5_n_4 ,\a_assign_reg_127_reg[8]_i_2__5_n_5 ,\a_assign_reg_127_reg[8]_i_2__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__6_n_3 ,\a_assign_reg_127[8]_i_4__6_n_3 ,\a_assign_reg_127[8]_i_5__6_n_3 ,\a_assign_reg_127[8]_i_6__6_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_788/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_788/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_6_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_6_4_reg_646[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[0]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_6_4_reg_646[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [3]),
        .O(\result_6_4_reg_646[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [2]),
        .O(\result_6_4_reg_646[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [1]),
        .O(\result_6_4_reg_646[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_6_4_reg_646[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_6_4_reg_646_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_9_reg_524_reg[21] [0]),
        .O(\result_6_4_reg_646[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[12]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[12]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[12]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[12]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [15]),
        .O(\result_6_4_reg_646[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [14]),
        .O(\result_6_4_reg_646[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [13]),
        .O(\result_6_4_reg_646[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [12]),
        .O(\result_6_4_reg_646[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[16]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[16]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[16]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[16]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [19]),
        .O(\result_6_4_reg_646[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [18]),
        .O(\result_6_4_reg_646[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [17]),
        .O(\result_6_4_reg_646[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [16]),
        .O(\result_6_4_reg_646[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_6_4_reg_646[20]_i_2 
       (.I0(\result_6_4_reg_646_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[20]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[20]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [21]),
        .O(\result_6_4_reg_646[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [20]),
        .O(\result_6_4_reg_646[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[4]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[4]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[4]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[4]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [7]),
        .O(\result_6_4_reg_646[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [6]),
        .O(\result_6_4_reg_646[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [5]),
        .O(\result_6_4_reg_646[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [4]),
        .O(\result_6_4_reg_646[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_6_4_reg_646[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[8]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[8]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[8]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_6_4_reg_646[8]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_6_4_reg_646[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [11]),
        .O(\result_6_4_reg_646[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [10]),
        .O(\result_6_4_reg_646[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [9]),
        .O(\result_6_4_reg_646[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_6_4_reg_646[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_6_4_reg_646_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_9_reg_524_reg[21] [8]),
        .O(\result_6_4_reg_646[8]_i_9_n_3 ));
  CARRY4 \result_6_4_reg_646_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_6_4_reg_646_reg[0]_i_1_n_3 ,\result_6_4_reg_646_reg[0]_i_1_n_4 ,\result_6_4_reg_646_reg[0]_i_1_n_5 ,\result_6_4_reg_646_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[0]_i_2_n_3 ,\result_6_4_reg_646[0]_i_3_n_3 ,\result_6_4_reg_646[0]_i_4_n_3 ,\result_6_4_reg_646[0]_i_5_n_3 }),
        .O(O),
        .S({\result_6_4_reg_646[0]_i_6_n_3 ,\result_6_4_reg_646[0]_i_7_n_3 ,\result_6_4_reg_646[0]_i_8_n_3 ,\result_6_4_reg_646[0]_i_9_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_6_4_reg_646_reg[0]_i_10_n_3 ,\result_6_4_reg_646_reg[0]_i_10_n_4 ,\result_6_4_reg_646_reg[0]_i_10_n_5 ,\result_6_4_reg_646_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_6_4_reg_646_reg[12]_i_1 
       (.CI(\result_6_4_reg_646_reg[8]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[12]_i_1_n_3 ,\result_6_4_reg_646_reg[12]_i_1_n_4 ,\result_6_4_reg_646_reg[12]_i_1_n_5 ,\result_6_4_reg_646_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[12]_i_2_n_3 ,\result_6_4_reg_646[12]_i_3_n_3 ,\result_6_4_reg_646[12]_i_4_n_3 ,\result_6_4_reg_646[12]_i_5_n_3 }),
        .O(\result_6_4_reg_646_reg[15] ),
        .S({\result_6_4_reg_646[12]_i_6_n_3 ,\result_6_4_reg_646[12]_i_7_n_3 ,\result_6_4_reg_646[12]_i_8_n_3 ,\result_6_4_reg_646[12]_i_9_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[12]_i_10 
       (.CI(\result_6_4_reg_646_reg[8]_i_10_n_3 ),
        .CO({\result_6_4_reg_646_reg[12]_i_10_n_3 ,\result_6_4_reg_646_reg[12]_i_10_n_4 ,\result_6_4_reg_646_reg[12]_i_10_n_5 ,\result_6_4_reg_646_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_6_4_reg_646_reg[16]_i_1 
       (.CI(\result_6_4_reg_646_reg[12]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[16]_i_1_n_3 ,\result_6_4_reg_646_reg[16]_i_1_n_4 ,\result_6_4_reg_646_reg[16]_i_1_n_5 ,\result_6_4_reg_646_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[16]_i_2_n_3 ,\result_6_4_reg_646[16]_i_3_n_3 ,\result_6_4_reg_646[16]_i_4_n_3 ,\result_6_4_reg_646[16]_i_5_n_3 }),
        .O(\result_6_4_reg_646_reg[19] ),
        .S({\result_6_4_reg_646[16]_i_6_n_3 ,\result_6_4_reg_646[16]_i_7_n_3 ,\result_6_4_reg_646[16]_i_8_n_3 ,\result_6_4_reg_646[16]_i_9_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[16]_i_10 
       (.CI(\result_6_4_reg_646_reg[12]_i_10_n_3 ),
        .CO({\result_6_4_reg_646_reg[16]_i_10_n_3 ,\result_6_4_reg_646_reg[16]_i_10_n_4 ,\result_6_4_reg_646_reg[16]_i_10_n_5 ,\result_6_4_reg_646_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_6_4_reg_646_reg[20]_i_1 
       (.CI(\result_6_4_reg_646_reg[16]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[20]_i_1_n_3 ,\result_6_4_reg_646_reg[20]_i_1_n_4 ,\result_6_4_reg_646_reg[20]_i_1_n_5 ,\result_6_4_reg_646_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_3_n_3 ,\result_6_4_reg_646[20]_i_4_n_3 }),
        .O(\result_6_4_reg_646_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,\result_6_4_reg_646[20]_i_7_n_3 ,\result_6_4_reg_646[20]_i_8_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[20]_i_9 
       (.CI(\result_6_4_reg_646_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_6_4_reg_646_reg[31] ,\NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_6_4_reg_646_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_6_4_reg_646_reg[24]_i_1 
       (.CI(\result_6_4_reg_646_reg[20]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[24]_i_1_n_3 ,\result_6_4_reg_646_reg[24]_i_1_n_4 ,\result_6_4_reg_646_reg[24]_i_1_n_5 ,\result_6_4_reg_646_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 }),
        .O(\result_6_4_reg_646_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ));
  CARRY4 \result_6_4_reg_646_reg[28]_i_1 
       (.CI(\result_6_4_reg_646_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_6_4_reg_646_reg[28]_i_1_CO_UNCONNECTED [3],\result_6_4_reg_646_reg[28]_i_1_n_4 ,\result_6_4_reg_646_reg[28]_i_1_n_5 ,\result_6_4_reg_646_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 ,\result_6_4_reg_646[20]_i_2_n_3 }),
        .O(\result_6_4_reg_646_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ));
  CARRY4 \result_6_4_reg_646_reg[4]_i_1 
       (.CI(\result_6_4_reg_646_reg[0]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[4]_i_1_n_3 ,\result_6_4_reg_646_reg[4]_i_1_n_4 ,\result_6_4_reg_646_reg[4]_i_1_n_5 ,\result_6_4_reg_646_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[4]_i_2_n_3 ,\result_6_4_reg_646[4]_i_3_n_3 ,\result_6_4_reg_646[4]_i_4_n_3 ,\result_6_4_reg_646[4]_i_5_n_3 }),
        .O(\result_6_4_reg_646_reg[7] ),
        .S({\result_6_4_reg_646[4]_i_6_n_3 ,\result_6_4_reg_646[4]_i_7_n_3 ,\result_6_4_reg_646[4]_i_8_n_3 ,\result_6_4_reg_646[4]_i_9_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[4]_i_10 
       (.CI(\result_6_4_reg_646_reg[0]_i_10_n_3 ),
        .CO({\result_6_4_reg_646_reg[4]_i_10_n_3 ,\result_6_4_reg_646_reg[4]_i_10_n_4 ,\result_6_4_reg_646_reg[4]_i_10_n_5 ,\result_6_4_reg_646_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_6_4_reg_646_reg[8]_i_1 
       (.CI(\result_6_4_reg_646_reg[4]_i_1_n_3 ),
        .CO({\result_6_4_reg_646_reg[8]_i_1_n_3 ,\result_6_4_reg_646_reg[8]_i_1_n_4 ,\result_6_4_reg_646_reg[8]_i_1_n_5 ,\result_6_4_reg_646_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_6_4_reg_646[8]_i_2_n_3 ,\result_6_4_reg_646[8]_i_3_n_3 ,\result_6_4_reg_646[8]_i_4_n_3 ,\result_6_4_reg_646[8]_i_5_n_3 }),
        .O(\result_6_4_reg_646_reg[11] ),
        .S({\result_6_4_reg_646[8]_i_6_n_3 ,\result_6_4_reg_646[8]_i_7_n_3 ,\result_6_4_reg_646[8]_i_8_n_3 ,\result_6_4_reg_646[8]_i_9_n_3 }));
  CARRY4 \result_6_4_reg_646_reg[8]_i_10 
       (.CI(\result_6_4_reg_646_reg[4]_i_10_n_3 ),
        .CO({\result_6_4_reg_646_reg[8]_i_10_n_3 ,\result_6_4_reg_646_reg[8]_i_10_n_4 ,\result_6_4_reg_646_reg[8]_i_10_n_5 ,\result_6_4_reg_646_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_7_4_reg_635_reg[31] ,
    O,
    \result_7_4_reg_635_reg[7] ,
    \result_7_4_reg_635_reg[11] ,
    \result_7_4_reg_635_reg[15] ,
    \result_7_4_reg_635_reg[19] ,
    \result_7_4_reg_635_reg[23] ,
    \result_7_4_reg_635_reg[27] ,
    \result_7_4_reg_635_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_7_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ,
    result_7_4_reg_635_reg,
    \result_9_7_reg_513_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_7_4_reg_635_reg[31] ;
  output [3:0]O;
  output [3:0]\result_7_4_reg_635_reg[7] ;
  output [3:0]\result_7_4_reg_635_reg[11] ;
  output [3:0]\result_7_4_reg_635_reg[15] ;
  output [3:0]\result_7_4_reg_635_reg[19] ;
  output [3:0]\result_7_4_reg_635_reg[23] ;
  output [3:0]\result_7_4_reg_635_reg[27] ;
  output [3:0]\result_7_4_reg_635_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_7_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  input [21:0]result_7_4_reg_635_reg;
  input [21:0]\result_9_7_reg_513_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__7_n_3 ;
  wire \a_assign_reg_127[12]_i_4__7_n_3 ;
  wire \a_assign_reg_127[12]_i_5__7_n_3 ;
  wire \a_assign_reg_127[12]_i_6__7_n_3 ;
  wire \a_assign_reg_127[16]_i_3__7_n_3 ;
  wire \a_assign_reg_127[16]_i_4__7_n_3 ;
  wire \a_assign_reg_127[16]_i_5__7_n_3 ;
  wire \a_assign_reg_127[16]_i_6__7_n_3 ;
  wire \a_assign_reg_127[20]_i_3__7_n_3 ;
  wire \a_assign_reg_127[20]_i_4__7_n_3 ;
  wire \a_assign_reg_127[20]_i_5__7_n_3 ;
  wire \a_assign_reg_127[20]_i_6__7_n_3 ;
  wire \a_assign_reg_127[24]_i_3__7_n_3 ;
  wire \a_assign_reg_127[24]_i_4__7_n_3 ;
  wire \a_assign_reg_127[24]_i_5__7_n_3 ;
  wire \a_assign_reg_127[24]_i_6__7_n_3 ;
  wire \a_assign_reg_127[28]_i_3__7_n_3 ;
  wire \a_assign_reg_127[28]_i_4__7_n_3 ;
  wire \a_assign_reg_127[28]_i_5__7_n_3 ;
  wire \a_assign_reg_127[28]_i_6__7_n_3 ;
  wire \a_assign_reg_127[31]_i_2__6_n_3 ;
  wire \a_assign_reg_127[31]_i_3__7_n_3 ;
  wire \a_assign_reg_127[31]_i_4__7_n_3 ;
  wire \a_assign_reg_127[4]_i_3__7_n_3 ;
  wire \a_assign_reg_127[4]_i_4__7_n_3 ;
  wire \a_assign_reg_127[4]_i_5__7_n_3 ;
  wire \a_assign_reg_127[4]_i_6__7_n_3 ;
  wire \a_assign_reg_127[8]_i_3__7_n_3 ;
  wire \a_assign_reg_127[8]_i_4__7_n_3 ;
  wire \a_assign_reg_127[8]_i_5__7_n_3 ;
  wire \a_assign_reg_127[8]_i_6__7_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__5_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__5_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire \result_7_4_reg_635[0]_i_2_n_3 ;
  wire \result_7_4_reg_635[0]_i_3_n_3 ;
  wire \result_7_4_reg_635[0]_i_4_n_3 ;
  wire \result_7_4_reg_635[0]_i_5_n_3 ;
  wire \result_7_4_reg_635[0]_i_6_n_3 ;
  wire \result_7_4_reg_635[0]_i_7_n_3 ;
  wire \result_7_4_reg_635[0]_i_8_n_3 ;
  wire \result_7_4_reg_635[0]_i_9_n_3 ;
  wire \result_7_4_reg_635[12]_i_2_n_3 ;
  wire \result_7_4_reg_635[12]_i_3_n_3 ;
  wire \result_7_4_reg_635[12]_i_4_n_3 ;
  wire \result_7_4_reg_635[12]_i_5_n_3 ;
  wire \result_7_4_reg_635[12]_i_6_n_3 ;
  wire \result_7_4_reg_635[12]_i_7_n_3 ;
  wire \result_7_4_reg_635[12]_i_8_n_3 ;
  wire \result_7_4_reg_635[12]_i_9_n_3 ;
  wire \result_7_4_reg_635[16]_i_2_n_3 ;
  wire \result_7_4_reg_635[16]_i_3_n_3 ;
  wire \result_7_4_reg_635[16]_i_4_n_3 ;
  wire \result_7_4_reg_635[16]_i_5_n_3 ;
  wire \result_7_4_reg_635[16]_i_6_n_3 ;
  wire \result_7_4_reg_635[16]_i_7_n_3 ;
  wire \result_7_4_reg_635[16]_i_8_n_3 ;
  wire \result_7_4_reg_635[16]_i_9_n_3 ;
  wire \result_7_4_reg_635[20]_i_2_n_3 ;
  wire \result_7_4_reg_635[20]_i_3_n_3 ;
  wire \result_7_4_reg_635[20]_i_4_n_3 ;
  wire \result_7_4_reg_635[20]_i_7_n_3 ;
  wire \result_7_4_reg_635[20]_i_8_n_3 ;
  wire \result_7_4_reg_635[4]_i_2_n_3 ;
  wire \result_7_4_reg_635[4]_i_3_n_3 ;
  wire \result_7_4_reg_635[4]_i_4_n_3 ;
  wire \result_7_4_reg_635[4]_i_5_n_3 ;
  wire \result_7_4_reg_635[4]_i_6_n_3 ;
  wire \result_7_4_reg_635[4]_i_7_n_3 ;
  wire \result_7_4_reg_635[4]_i_8_n_3 ;
  wire \result_7_4_reg_635[4]_i_9_n_3 ;
  wire \result_7_4_reg_635[8]_i_2_n_3 ;
  wire \result_7_4_reg_635[8]_i_3_n_3 ;
  wire \result_7_4_reg_635[8]_i_4_n_3 ;
  wire \result_7_4_reg_635[8]_i_5_n_3 ;
  wire \result_7_4_reg_635[8]_i_6_n_3 ;
  wire \result_7_4_reg_635[8]_i_7_n_3 ;
  wire \result_7_4_reg_635[8]_i_8_n_3 ;
  wire \result_7_4_reg_635[8]_i_9_n_3 ;
  wire [21:0]result_7_4_reg_635_reg;
  wire \result_7_4_reg_635_reg[0]_i_10_n_3 ;
  wire \result_7_4_reg_635_reg[0]_i_10_n_4 ;
  wire \result_7_4_reg_635_reg[0]_i_10_n_5 ;
  wire \result_7_4_reg_635_reg[0]_i_10_n_6 ;
  wire \result_7_4_reg_635_reg[0]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[0]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[0]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[0]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[11] ;
  wire \result_7_4_reg_635_reg[12]_i_10_n_3 ;
  wire \result_7_4_reg_635_reg[12]_i_10_n_4 ;
  wire \result_7_4_reg_635_reg[12]_i_10_n_5 ;
  wire \result_7_4_reg_635_reg[12]_i_10_n_6 ;
  wire \result_7_4_reg_635_reg[12]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[12]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[12]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[12]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[15] ;
  wire \result_7_4_reg_635_reg[16]_i_10_n_3 ;
  wire \result_7_4_reg_635_reg[16]_i_10_n_4 ;
  wire \result_7_4_reg_635_reg[16]_i_10_n_5 ;
  wire \result_7_4_reg_635_reg[16]_i_10_n_6 ;
  wire \result_7_4_reg_635_reg[16]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[16]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[16]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[16]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[19] ;
  wire \result_7_4_reg_635_reg[20]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[20]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[20]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[20]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[23] ;
  wire \result_7_4_reg_635_reg[24]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[24]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[24]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[24]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[27] ;
  wire \result_7_4_reg_635_reg[28]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[28]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[28]_i_1_n_6 ;
  wire [0:0]\result_7_4_reg_635_reg[31] ;
  wire [3:0]\result_7_4_reg_635_reg[31]_0 ;
  wire \result_7_4_reg_635_reg[4]_i_10_n_3 ;
  wire \result_7_4_reg_635_reg[4]_i_10_n_4 ;
  wire \result_7_4_reg_635_reg[4]_i_10_n_5 ;
  wire \result_7_4_reg_635_reg[4]_i_10_n_6 ;
  wire \result_7_4_reg_635_reg[4]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[4]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[4]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[4]_i_1_n_6 ;
  wire [3:0]\result_7_4_reg_635_reg[7] ;
  wire \result_7_4_reg_635_reg[8]_i_10_n_3 ;
  wire \result_7_4_reg_635_reg[8]_i_10_n_4 ;
  wire \result_7_4_reg_635_reg[8]_i_10_n_5 ;
  wire \result_7_4_reg_635_reg[8]_i_10_n_6 ;
  wire \result_7_4_reg_635_reg[8]_i_1_n_3 ;
  wire \result_7_4_reg_635_reg[8]_i_1_n_4 ;
  wire \result_7_4_reg_635_reg[8]_i_1_n_5 ;
  wire \result_7_4_reg_635_reg[8]_i_1_n_6 ;
  wire [21:0]\result_9_7_reg_513_reg[21] ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_7_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__5_O_UNCONNECTED ;
  wire [3:0]\NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_7_4_reg_635_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_7_4_reg_635_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__6_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__6 
       (.CI(\a_assign_reg_127_reg[8]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__6_n_3 ,\a_assign_reg_127_reg[12]_i_2__6_n_4 ,\a_assign_reg_127_reg[12]_i_2__6_n_5 ,\a_assign_reg_127_reg[12]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__7_n_3 ,\a_assign_reg_127[12]_i_4__7_n_3 ,\a_assign_reg_127[12]_i_5__7_n_3 ,\a_assign_reg_127[12]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__6 
       (.CI(\a_assign_reg_127_reg[12]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__6_n_3 ,\a_assign_reg_127_reg[16]_i_2__6_n_4 ,\a_assign_reg_127_reg[16]_i_2__6_n_5 ,\a_assign_reg_127_reg[16]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__7_n_3 ,\a_assign_reg_127[16]_i_4__7_n_3 ,\a_assign_reg_127[16]_i_5__7_n_3 ,\a_assign_reg_127[16]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__6 
       (.CI(\a_assign_reg_127_reg[16]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__6_n_3 ,\a_assign_reg_127_reg[20]_i_2__6_n_4 ,\a_assign_reg_127_reg[20]_i_2__6_n_5 ,\a_assign_reg_127_reg[20]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__7_n_3 ,\a_assign_reg_127[20]_i_4__7_n_3 ,\a_assign_reg_127[20]_i_5__7_n_3 ,\a_assign_reg_127[20]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__6 
       (.CI(\a_assign_reg_127_reg[20]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__6_n_3 ,\a_assign_reg_127_reg[24]_i_2__6_n_4 ,\a_assign_reg_127_reg[24]_i_2__6_n_5 ,\a_assign_reg_127_reg[24]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__7_n_3 ,\a_assign_reg_127[24]_i_4__7_n_3 ,\a_assign_reg_127[24]_i_5__7_n_3 ,\a_assign_reg_127[24]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__6 
       (.CI(\a_assign_reg_127_reg[24]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__6_n_3 ,\a_assign_reg_127_reg[28]_i_2__6_n_4 ,\a_assign_reg_127_reg[28]_i_2__6_n_5 ,\a_assign_reg_127_reg[28]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__7_n_3 ,\a_assign_reg_127[28]_i_4__7_n_3 ,\a_assign_reg_127[28]_i_5__7_n_3 ,\a_assign_reg_127[28]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__5 
       (.CI(\a_assign_reg_127_reg[28]_i_2__6_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__5_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__5_n_5 ,\a_assign_reg_127_reg[31]_i_1__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__5_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__6_n_3 ,\a_assign_reg_127[31]_i_3__7_n_3 ,\a_assign_reg_127[31]_i_4__7_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__6_n_3 ,\a_assign_reg_127_reg[4]_i_2__6_n_4 ,\a_assign_reg_127_reg[4]_i_2__6_n_5 ,\a_assign_reg_127_reg[4]_i_2__6_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__7_n_3 ,\a_assign_reg_127[4]_i_4__7_n_3 ,\a_assign_reg_127[4]_i_5__7_n_3 ,\a_assign_reg_127[4]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__6 
       (.CI(\a_assign_reg_127_reg[4]_i_2__6_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__6_n_3 ,\a_assign_reg_127_reg[8]_i_2__6_n_4 ,\a_assign_reg_127_reg[8]_i_2__6_n_5 ,\a_assign_reg_127_reg[8]_i_2__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__7_n_3 ,\a_assign_reg_127[8]_i_4__7_n_3 ,\a_assign_reg_127[8]_i_5__7_n_3 ,\a_assign_reg_127[8]_i_6__7_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_795/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_795/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_7_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_7_4_reg_635[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[0]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_7_4_reg_635[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [3]),
        .O(\result_7_4_reg_635[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [2]),
        .O(\result_7_4_reg_635[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [1]),
        .O(\result_7_4_reg_635[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_7_4_reg_635[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_7_4_reg_635_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_7_reg_513_reg[21] [0]),
        .O(\result_7_4_reg_635[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[12]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[12]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[12]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[12]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [15]),
        .O(\result_7_4_reg_635[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [14]),
        .O(\result_7_4_reg_635[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [13]),
        .O(\result_7_4_reg_635[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [12]),
        .O(\result_7_4_reg_635[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[16]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[16]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[16]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[16]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [19]),
        .O(\result_7_4_reg_635[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [18]),
        .O(\result_7_4_reg_635[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [17]),
        .O(\result_7_4_reg_635[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [16]),
        .O(\result_7_4_reg_635[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_7_4_reg_635[20]_i_2 
       (.I0(\result_7_4_reg_635_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[20]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[20]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [21]),
        .O(\result_7_4_reg_635[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [20]),
        .O(\result_7_4_reg_635[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[4]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[4]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[4]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[4]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [7]),
        .O(\result_7_4_reg_635[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [6]),
        .O(\result_7_4_reg_635[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [5]),
        .O(\result_7_4_reg_635[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [4]),
        .O(\result_7_4_reg_635[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_7_4_reg_635[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[8]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[8]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[8]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_7_4_reg_635[8]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_7_4_reg_635[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [11]),
        .O(\result_7_4_reg_635[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [10]),
        .O(\result_7_4_reg_635[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [9]),
        .O(\result_7_4_reg_635[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_7_4_reg_635[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_7_4_reg_635_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_7_reg_513_reg[21] [8]),
        .O(\result_7_4_reg_635[8]_i_9_n_3 ));
  CARRY4 \result_7_4_reg_635_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_7_4_reg_635_reg[0]_i_1_n_3 ,\result_7_4_reg_635_reg[0]_i_1_n_4 ,\result_7_4_reg_635_reg[0]_i_1_n_5 ,\result_7_4_reg_635_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[0]_i_2_n_3 ,\result_7_4_reg_635[0]_i_3_n_3 ,\result_7_4_reg_635[0]_i_4_n_3 ,\result_7_4_reg_635[0]_i_5_n_3 }),
        .O(O),
        .S({\result_7_4_reg_635[0]_i_6_n_3 ,\result_7_4_reg_635[0]_i_7_n_3 ,\result_7_4_reg_635[0]_i_8_n_3 ,\result_7_4_reg_635[0]_i_9_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_7_4_reg_635_reg[0]_i_10_n_3 ,\result_7_4_reg_635_reg[0]_i_10_n_4 ,\result_7_4_reg_635_reg[0]_i_10_n_5 ,\result_7_4_reg_635_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_7_4_reg_635_reg[12]_i_1 
       (.CI(\result_7_4_reg_635_reg[8]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[12]_i_1_n_3 ,\result_7_4_reg_635_reg[12]_i_1_n_4 ,\result_7_4_reg_635_reg[12]_i_1_n_5 ,\result_7_4_reg_635_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[12]_i_2_n_3 ,\result_7_4_reg_635[12]_i_3_n_3 ,\result_7_4_reg_635[12]_i_4_n_3 ,\result_7_4_reg_635[12]_i_5_n_3 }),
        .O(\result_7_4_reg_635_reg[15] ),
        .S({\result_7_4_reg_635[12]_i_6_n_3 ,\result_7_4_reg_635[12]_i_7_n_3 ,\result_7_4_reg_635[12]_i_8_n_3 ,\result_7_4_reg_635[12]_i_9_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[12]_i_10 
       (.CI(\result_7_4_reg_635_reg[8]_i_10_n_3 ),
        .CO({\result_7_4_reg_635_reg[12]_i_10_n_3 ,\result_7_4_reg_635_reg[12]_i_10_n_4 ,\result_7_4_reg_635_reg[12]_i_10_n_5 ,\result_7_4_reg_635_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_7_4_reg_635_reg[16]_i_1 
       (.CI(\result_7_4_reg_635_reg[12]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[16]_i_1_n_3 ,\result_7_4_reg_635_reg[16]_i_1_n_4 ,\result_7_4_reg_635_reg[16]_i_1_n_5 ,\result_7_4_reg_635_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[16]_i_2_n_3 ,\result_7_4_reg_635[16]_i_3_n_3 ,\result_7_4_reg_635[16]_i_4_n_3 ,\result_7_4_reg_635[16]_i_5_n_3 }),
        .O(\result_7_4_reg_635_reg[19] ),
        .S({\result_7_4_reg_635[16]_i_6_n_3 ,\result_7_4_reg_635[16]_i_7_n_3 ,\result_7_4_reg_635[16]_i_8_n_3 ,\result_7_4_reg_635[16]_i_9_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[16]_i_10 
       (.CI(\result_7_4_reg_635_reg[12]_i_10_n_3 ),
        .CO({\result_7_4_reg_635_reg[16]_i_10_n_3 ,\result_7_4_reg_635_reg[16]_i_10_n_4 ,\result_7_4_reg_635_reg[16]_i_10_n_5 ,\result_7_4_reg_635_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_7_4_reg_635_reg[20]_i_1 
       (.CI(\result_7_4_reg_635_reg[16]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[20]_i_1_n_3 ,\result_7_4_reg_635_reg[20]_i_1_n_4 ,\result_7_4_reg_635_reg[20]_i_1_n_5 ,\result_7_4_reg_635_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_3_n_3 ,\result_7_4_reg_635[20]_i_4_n_3 }),
        .O(\result_7_4_reg_635_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,\result_7_4_reg_635[20]_i_7_n_3 ,\result_7_4_reg_635[20]_i_8_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[20]_i_9 
       (.CI(\result_7_4_reg_635_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_7_4_reg_635_reg[31] ,\NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_7_4_reg_635_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_7_4_reg_635_reg[24]_i_1 
       (.CI(\result_7_4_reg_635_reg[20]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[24]_i_1_n_3 ,\result_7_4_reg_635_reg[24]_i_1_n_4 ,\result_7_4_reg_635_reg[24]_i_1_n_5 ,\result_7_4_reg_635_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 }),
        .O(\result_7_4_reg_635_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ));
  CARRY4 \result_7_4_reg_635_reg[28]_i_1 
       (.CI(\result_7_4_reg_635_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_7_4_reg_635_reg[28]_i_1_CO_UNCONNECTED [3],\result_7_4_reg_635_reg[28]_i_1_n_4 ,\result_7_4_reg_635_reg[28]_i_1_n_5 ,\result_7_4_reg_635_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 ,\result_7_4_reg_635[20]_i_2_n_3 }),
        .O(\result_7_4_reg_635_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ));
  CARRY4 \result_7_4_reg_635_reg[4]_i_1 
       (.CI(\result_7_4_reg_635_reg[0]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[4]_i_1_n_3 ,\result_7_4_reg_635_reg[4]_i_1_n_4 ,\result_7_4_reg_635_reg[4]_i_1_n_5 ,\result_7_4_reg_635_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[4]_i_2_n_3 ,\result_7_4_reg_635[4]_i_3_n_3 ,\result_7_4_reg_635[4]_i_4_n_3 ,\result_7_4_reg_635[4]_i_5_n_3 }),
        .O(\result_7_4_reg_635_reg[7] ),
        .S({\result_7_4_reg_635[4]_i_6_n_3 ,\result_7_4_reg_635[4]_i_7_n_3 ,\result_7_4_reg_635[4]_i_8_n_3 ,\result_7_4_reg_635[4]_i_9_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[4]_i_10 
       (.CI(\result_7_4_reg_635_reg[0]_i_10_n_3 ),
        .CO({\result_7_4_reg_635_reg[4]_i_10_n_3 ,\result_7_4_reg_635_reg[4]_i_10_n_4 ,\result_7_4_reg_635_reg[4]_i_10_n_5 ,\result_7_4_reg_635_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_7_4_reg_635_reg[8]_i_1 
       (.CI(\result_7_4_reg_635_reg[4]_i_1_n_3 ),
        .CO({\result_7_4_reg_635_reg[8]_i_1_n_3 ,\result_7_4_reg_635_reg[8]_i_1_n_4 ,\result_7_4_reg_635_reg[8]_i_1_n_5 ,\result_7_4_reg_635_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_7_4_reg_635[8]_i_2_n_3 ,\result_7_4_reg_635[8]_i_3_n_3 ,\result_7_4_reg_635[8]_i_4_n_3 ,\result_7_4_reg_635[8]_i_5_n_3 }),
        .O(\result_7_4_reg_635_reg[11] ),
        .S({\result_7_4_reg_635[8]_i_6_n_3 ,\result_7_4_reg_635[8]_i_7_n_3 ,\result_7_4_reg_635[8]_i_8_n_3 ,\result_7_4_reg_635[8]_i_9_n_3 }));
  CARRY4 \result_7_4_reg_635_reg[8]_i_10 
       (.CI(\result_7_4_reg_635_reg[4]_i_10_n_3 ),
        .CO({\result_7_4_reg_635_reg[8]_i_10_n_3 ,\result_7_4_reg_635_reg[8]_i_10_n_4 ,\result_7_4_reg_635_reg[8]_i_10_n_5 ,\result_7_4_reg_635_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_8_4_reg_624_reg[31] ,
    O,
    \result_8_4_reg_624_reg[7] ,
    \result_8_4_reg_624_reg[11] ,
    \result_8_4_reg_624_reg[15] ,
    \result_8_4_reg_624_reg[19] ,
    \result_8_4_reg_624_reg[23] ,
    \result_8_4_reg_624_reg[27] ,
    \result_8_4_reg_624_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_8_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel_rd_reg_rep__1,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ,
    result_8_4_reg_624_reg,
    \result_8_2_reg_502_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_8_4_reg_624_reg[31] ;
  output [3:0]O;
  output [3:0]\result_8_4_reg_624_reg[7] ;
  output [3:0]\result_8_4_reg_624_reg[11] ;
  output [3:0]\result_8_4_reg_624_reg[15] ;
  output [3:0]\result_8_4_reg_624_reg[19] ;
  output [3:0]\result_8_4_reg_624_reg[23] ;
  output [3:0]\result_8_4_reg_624_reg[27] ;
  output [3:0]\result_8_4_reg_624_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_8_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel_rd_reg_rep__1;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  input [21:0]result_8_4_reg_624_reg;
  input [21:0]\result_8_2_reg_502_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3__8_n_3 ;
  wire \a_assign_reg_127[12]_i_4__8_n_3 ;
  wire \a_assign_reg_127[12]_i_5__8_n_3 ;
  wire \a_assign_reg_127[12]_i_6__8_n_3 ;
  wire \a_assign_reg_127[16]_i_3__8_n_3 ;
  wire \a_assign_reg_127[16]_i_4__8_n_3 ;
  wire \a_assign_reg_127[16]_i_5__8_n_3 ;
  wire \a_assign_reg_127[16]_i_6__8_n_3 ;
  wire \a_assign_reg_127[20]_i_3__8_n_3 ;
  wire \a_assign_reg_127[20]_i_4__8_n_3 ;
  wire \a_assign_reg_127[20]_i_5__8_n_3 ;
  wire \a_assign_reg_127[20]_i_6__8_n_3 ;
  wire \a_assign_reg_127[24]_i_3__8_n_3 ;
  wire \a_assign_reg_127[24]_i_4__8_n_3 ;
  wire \a_assign_reg_127[24]_i_5__8_n_3 ;
  wire \a_assign_reg_127[24]_i_6__8_n_3 ;
  wire \a_assign_reg_127[28]_i_3__8_n_3 ;
  wire \a_assign_reg_127[28]_i_4__8_n_3 ;
  wire \a_assign_reg_127[28]_i_5__8_n_3 ;
  wire \a_assign_reg_127[28]_i_6__8_n_3 ;
  wire \a_assign_reg_127[31]_i_2__7_n_3 ;
  wire \a_assign_reg_127[31]_i_3__8_n_3 ;
  wire \a_assign_reg_127[31]_i_4__8_n_3 ;
  wire \a_assign_reg_127[4]_i_3__8_n_3 ;
  wire \a_assign_reg_127[4]_i_4__8_n_3 ;
  wire \a_assign_reg_127[4]_i_5__8_n_3 ;
  wire \a_assign_reg_127[4]_i_6__8_n_3 ;
  wire \a_assign_reg_127[8]_i_3__8_n_3 ;
  wire \a_assign_reg_127[8]_i_4__8_n_3 ;
  wire \a_assign_reg_127[8]_i_5__8_n_3 ;
  wire \a_assign_reg_127[8]_i_6__8_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__6_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__6_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__1;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire [21:0]\result_8_2_reg_502_reg[21] ;
  wire \result_8_4_reg_624[0]_i_2_n_3 ;
  wire \result_8_4_reg_624[0]_i_3_n_3 ;
  wire \result_8_4_reg_624[0]_i_4_n_3 ;
  wire \result_8_4_reg_624[0]_i_5_n_3 ;
  wire \result_8_4_reg_624[0]_i_6_n_3 ;
  wire \result_8_4_reg_624[0]_i_7_n_3 ;
  wire \result_8_4_reg_624[0]_i_8_n_3 ;
  wire \result_8_4_reg_624[0]_i_9_n_3 ;
  wire \result_8_4_reg_624[12]_i_2_n_3 ;
  wire \result_8_4_reg_624[12]_i_3_n_3 ;
  wire \result_8_4_reg_624[12]_i_4_n_3 ;
  wire \result_8_4_reg_624[12]_i_5_n_3 ;
  wire \result_8_4_reg_624[12]_i_6_n_3 ;
  wire \result_8_4_reg_624[12]_i_7_n_3 ;
  wire \result_8_4_reg_624[12]_i_8_n_3 ;
  wire \result_8_4_reg_624[12]_i_9_n_3 ;
  wire \result_8_4_reg_624[16]_i_2_n_3 ;
  wire \result_8_4_reg_624[16]_i_3_n_3 ;
  wire \result_8_4_reg_624[16]_i_4_n_3 ;
  wire \result_8_4_reg_624[16]_i_5_n_3 ;
  wire \result_8_4_reg_624[16]_i_6_n_3 ;
  wire \result_8_4_reg_624[16]_i_7_n_3 ;
  wire \result_8_4_reg_624[16]_i_8_n_3 ;
  wire \result_8_4_reg_624[16]_i_9_n_3 ;
  wire \result_8_4_reg_624[20]_i_2_n_3 ;
  wire \result_8_4_reg_624[20]_i_3_n_3 ;
  wire \result_8_4_reg_624[20]_i_4_n_3 ;
  wire \result_8_4_reg_624[20]_i_7_n_3 ;
  wire \result_8_4_reg_624[20]_i_8_n_3 ;
  wire \result_8_4_reg_624[4]_i_2_n_3 ;
  wire \result_8_4_reg_624[4]_i_3_n_3 ;
  wire \result_8_4_reg_624[4]_i_4_n_3 ;
  wire \result_8_4_reg_624[4]_i_5_n_3 ;
  wire \result_8_4_reg_624[4]_i_6_n_3 ;
  wire \result_8_4_reg_624[4]_i_7_n_3 ;
  wire \result_8_4_reg_624[4]_i_8_n_3 ;
  wire \result_8_4_reg_624[4]_i_9_n_3 ;
  wire \result_8_4_reg_624[8]_i_2_n_3 ;
  wire \result_8_4_reg_624[8]_i_3_n_3 ;
  wire \result_8_4_reg_624[8]_i_4_n_3 ;
  wire \result_8_4_reg_624[8]_i_5_n_3 ;
  wire \result_8_4_reg_624[8]_i_6_n_3 ;
  wire \result_8_4_reg_624[8]_i_7_n_3 ;
  wire \result_8_4_reg_624[8]_i_8_n_3 ;
  wire \result_8_4_reg_624[8]_i_9_n_3 ;
  wire [21:0]result_8_4_reg_624_reg;
  wire \result_8_4_reg_624_reg[0]_i_10_n_3 ;
  wire \result_8_4_reg_624_reg[0]_i_10_n_4 ;
  wire \result_8_4_reg_624_reg[0]_i_10_n_5 ;
  wire \result_8_4_reg_624_reg[0]_i_10_n_6 ;
  wire \result_8_4_reg_624_reg[0]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[0]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[0]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[0]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[11] ;
  wire \result_8_4_reg_624_reg[12]_i_10_n_3 ;
  wire \result_8_4_reg_624_reg[12]_i_10_n_4 ;
  wire \result_8_4_reg_624_reg[12]_i_10_n_5 ;
  wire \result_8_4_reg_624_reg[12]_i_10_n_6 ;
  wire \result_8_4_reg_624_reg[12]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[12]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[12]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[12]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[15] ;
  wire \result_8_4_reg_624_reg[16]_i_10_n_3 ;
  wire \result_8_4_reg_624_reg[16]_i_10_n_4 ;
  wire \result_8_4_reg_624_reg[16]_i_10_n_5 ;
  wire \result_8_4_reg_624_reg[16]_i_10_n_6 ;
  wire \result_8_4_reg_624_reg[16]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[16]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[16]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[16]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[19] ;
  wire \result_8_4_reg_624_reg[20]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[20]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[20]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[20]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[23] ;
  wire \result_8_4_reg_624_reg[24]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[24]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[24]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[24]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[27] ;
  wire \result_8_4_reg_624_reg[28]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[28]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[28]_i_1_n_6 ;
  wire [0:0]\result_8_4_reg_624_reg[31] ;
  wire [3:0]\result_8_4_reg_624_reg[31]_0 ;
  wire \result_8_4_reg_624_reg[4]_i_10_n_3 ;
  wire \result_8_4_reg_624_reg[4]_i_10_n_4 ;
  wire \result_8_4_reg_624_reg[4]_i_10_n_5 ;
  wire \result_8_4_reg_624_reg[4]_i_10_n_6 ;
  wire \result_8_4_reg_624_reg[4]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[4]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[4]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[4]_i_1_n_6 ;
  wire [3:0]\result_8_4_reg_624_reg[7] ;
  wire \result_8_4_reg_624_reg[8]_i_10_n_3 ;
  wire \result_8_4_reg_624_reg[8]_i_10_n_4 ;
  wire \result_8_4_reg_624_reg[8]_i_10_n_5 ;
  wire \result_8_4_reg_624_reg[8]_i_10_n_6 ;
  wire \result_8_4_reg_624_reg[8]_i_1_n_3 ;
  wire \result_8_4_reg_624_reg[8]_i_1_n_4 ;
  wire \result_8_4_reg_624_reg[8]_i_1_n_5 ;
  wire \result_8_4_reg_624_reg[8]_i_1_n_6 ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_8_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__6_O_UNCONNECTED ;
  wire [3:0]\NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_8_4_reg_624_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_8_4_reg_624_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2__7 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2__7_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5__8_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6__8 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep__1),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1__0 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__7 
       (.CI(\a_assign_reg_127_reg[8]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__7_n_3 ,\a_assign_reg_127_reg[12]_i_2__7_n_4 ,\a_assign_reg_127_reg[12]_i_2__7_n_5 ,\a_assign_reg_127_reg[12]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__8_n_3 ,\a_assign_reg_127[12]_i_4__8_n_3 ,\a_assign_reg_127[12]_i_5__8_n_3 ,\a_assign_reg_127[12]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__7 
       (.CI(\a_assign_reg_127_reg[12]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__7_n_3 ,\a_assign_reg_127_reg[16]_i_2__7_n_4 ,\a_assign_reg_127_reg[16]_i_2__7_n_5 ,\a_assign_reg_127_reg[16]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__8_n_3 ,\a_assign_reg_127[16]_i_4__8_n_3 ,\a_assign_reg_127[16]_i_5__8_n_3 ,\a_assign_reg_127[16]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__7 
       (.CI(\a_assign_reg_127_reg[16]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__7_n_3 ,\a_assign_reg_127_reg[20]_i_2__7_n_4 ,\a_assign_reg_127_reg[20]_i_2__7_n_5 ,\a_assign_reg_127_reg[20]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__8_n_3 ,\a_assign_reg_127[20]_i_4__8_n_3 ,\a_assign_reg_127[20]_i_5__8_n_3 ,\a_assign_reg_127[20]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__7 
       (.CI(\a_assign_reg_127_reg[20]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__7_n_3 ,\a_assign_reg_127_reg[24]_i_2__7_n_4 ,\a_assign_reg_127_reg[24]_i_2__7_n_5 ,\a_assign_reg_127_reg[24]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__8_n_3 ,\a_assign_reg_127[24]_i_4__8_n_3 ,\a_assign_reg_127[24]_i_5__8_n_3 ,\a_assign_reg_127[24]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__7 
       (.CI(\a_assign_reg_127_reg[24]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__7_n_3 ,\a_assign_reg_127_reg[28]_i_2__7_n_4 ,\a_assign_reg_127_reg[28]_i_2__7_n_5 ,\a_assign_reg_127_reg[28]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__8_n_3 ,\a_assign_reg_127[28]_i_4__8_n_3 ,\a_assign_reg_127[28]_i_5__8_n_3 ,\a_assign_reg_127[28]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__6 
       (.CI(\a_assign_reg_127_reg[28]_i_2__7_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__6_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__6_n_5 ,\a_assign_reg_127_reg[31]_i_1__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__6_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2__7_n_3 ,\a_assign_reg_127[31]_i_3__8_n_3 ,\a_assign_reg_127[31]_i_4__8_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__7_n_3 ,\a_assign_reg_127_reg[4]_i_2__7_n_4 ,\a_assign_reg_127_reg[4]_i_2__7_n_5 ,\a_assign_reg_127_reg[4]_i_2__7_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__8_n_3 ,\a_assign_reg_127[4]_i_4__8_n_3 ,\a_assign_reg_127[4]_i_5__8_n_3 ,\a_assign_reg_127[4]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__7 
       (.CI(\a_assign_reg_127_reg[4]_i_2__7_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__7_n_3 ,\a_assign_reg_127_reg[8]_i_2__7_n_4 ,\a_assign_reg_127_reg[8]_i_2__7_n_5 ,\a_assign_reg_127_reg[8]_i_2__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__8_n_3 ,\a_assign_reg_127[8]_i_4__8_n_3 ,\a_assign_reg_127[8]_i_5__8_n_3 ,\a_assign_reg_127[8]_i_6__8_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_802/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_802/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_8_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10 cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_8_4_reg_624[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[0]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_8_4_reg_624[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [3]),
        .O(\result_8_4_reg_624[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [2]),
        .O(\result_8_4_reg_624[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [1]),
        .O(\result_8_4_reg_624[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_8_4_reg_624[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_8_4_reg_624_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_8_2_reg_502_reg[21] [0]),
        .O(\result_8_4_reg_624[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[12]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[12]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[12]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[12]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [15]),
        .O(\result_8_4_reg_624[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [14]),
        .O(\result_8_4_reg_624[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [13]),
        .O(\result_8_4_reg_624[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [12]),
        .O(\result_8_4_reg_624[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[16]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[16]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[16]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[16]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [19]),
        .O(\result_8_4_reg_624[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [18]),
        .O(\result_8_4_reg_624[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [17]),
        .O(\result_8_4_reg_624[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [16]),
        .O(\result_8_4_reg_624[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_8_4_reg_624[20]_i_2 
       (.I0(\result_8_4_reg_624_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[20]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[20]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [21]),
        .O(\result_8_4_reg_624[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [20]),
        .O(\result_8_4_reg_624[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[4]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[4]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[4]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[4]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [7]),
        .O(\result_8_4_reg_624[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [6]),
        .O(\result_8_4_reg_624[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [5]),
        .O(\result_8_4_reg_624[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [4]),
        .O(\result_8_4_reg_624[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_8_4_reg_624[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[8]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[8]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[8]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_8_4_reg_624[8]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_8_4_reg_624[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [11]),
        .O(\result_8_4_reg_624[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [10]),
        .O(\result_8_4_reg_624[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [9]),
        .O(\result_8_4_reg_624[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_8_4_reg_624[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_8_4_reg_624_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_8_2_reg_502_reg[21] [8]),
        .O(\result_8_4_reg_624[8]_i_9_n_3 ));
  CARRY4 \result_8_4_reg_624_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_8_4_reg_624_reg[0]_i_1_n_3 ,\result_8_4_reg_624_reg[0]_i_1_n_4 ,\result_8_4_reg_624_reg[0]_i_1_n_5 ,\result_8_4_reg_624_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[0]_i_2_n_3 ,\result_8_4_reg_624[0]_i_3_n_3 ,\result_8_4_reg_624[0]_i_4_n_3 ,\result_8_4_reg_624[0]_i_5_n_3 }),
        .O(O),
        .S({\result_8_4_reg_624[0]_i_6_n_3 ,\result_8_4_reg_624[0]_i_7_n_3 ,\result_8_4_reg_624[0]_i_8_n_3 ,\result_8_4_reg_624[0]_i_9_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_8_4_reg_624_reg[0]_i_10_n_3 ,\result_8_4_reg_624_reg[0]_i_10_n_4 ,\result_8_4_reg_624_reg[0]_i_10_n_5 ,\result_8_4_reg_624_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_8_4_reg_624_reg[12]_i_1 
       (.CI(\result_8_4_reg_624_reg[8]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[12]_i_1_n_3 ,\result_8_4_reg_624_reg[12]_i_1_n_4 ,\result_8_4_reg_624_reg[12]_i_1_n_5 ,\result_8_4_reg_624_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[12]_i_2_n_3 ,\result_8_4_reg_624[12]_i_3_n_3 ,\result_8_4_reg_624[12]_i_4_n_3 ,\result_8_4_reg_624[12]_i_5_n_3 }),
        .O(\result_8_4_reg_624_reg[15] ),
        .S({\result_8_4_reg_624[12]_i_6_n_3 ,\result_8_4_reg_624[12]_i_7_n_3 ,\result_8_4_reg_624[12]_i_8_n_3 ,\result_8_4_reg_624[12]_i_9_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[12]_i_10 
       (.CI(\result_8_4_reg_624_reg[8]_i_10_n_3 ),
        .CO({\result_8_4_reg_624_reg[12]_i_10_n_3 ,\result_8_4_reg_624_reg[12]_i_10_n_4 ,\result_8_4_reg_624_reg[12]_i_10_n_5 ,\result_8_4_reg_624_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_8_4_reg_624_reg[16]_i_1 
       (.CI(\result_8_4_reg_624_reg[12]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[16]_i_1_n_3 ,\result_8_4_reg_624_reg[16]_i_1_n_4 ,\result_8_4_reg_624_reg[16]_i_1_n_5 ,\result_8_4_reg_624_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[16]_i_2_n_3 ,\result_8_4_reg_624[16]_i_3_n_3 ,\result_8_4_reg_624[16]_i_4_n_3 ,\result_8_4_reg_624[16]_i_5_n_3 }),
        .O(\result_8_4_reg_624_reg[19] ),
        .S({\result_8_4_reg_624[16]_i_6_n_3 ,\result_8_4_reg_624[16]_i_7_n_3 ,\result_8_4_reg_624[16]_i_8_n_3 ,\result_8_4_reg_624[16]_i_9_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[16]_i_10 
       (.CI(\result_8_4_reg_624_reg[12]_i_10_n_3 ),
        .CO({\result_8_4_reg_624_reg[16]_i_10_n_3 ,\result_8_4_reg_624_reg[16]_i_10_n_4 ,\result_8_4_reg_624_reg[16]_i_10_n_5 ,\result_8_4_reg_624_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_8_4_reg_624_reg[20]_i_1 
       (.CI(\result_8_4_reg_624_reg[16]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[20]_i_1_n_3 ,\result_8_4_reg_624_reg[20]_i_1_n_4 ,\result_8_4_reg_624_reg[20]_i_1_n_5 ,\result_8_4_reg_624_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_3_n_3 ,\result_8_4_reg_624[20]_i_4_n_3 }),
        .O(\result_8_4_reg_624_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,\result_8_4_reg_624[20]_i_7_n_3 ,\result_8_4_reg_624[20]_i_8_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[20]_i_9 
       (.CI(\result_8_4_reg_624_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_8_4_reg_624_reg[31] ,\NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_8_4_reg_624_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_8_4_reg_624_reg[24]_i_1 
       (.CI(\result_8_4_reg_624_reg[20]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[24]_i_1_n_3 ,\result_8_4_reg_624_reg[24]_i_1_n_4 ,\result_8_4_reg_624_reg[24]_i_1_n_5 ,\result_8_4_reg_624_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 }),
        .O(\result_8_4_reg_624_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ));
  CARRY4 \result_8_4_reg_624_reg[28]_i_1 
       (.CI(\result_8_4_reg_624_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_8_4_reg_624_reg[28]_i_1_CO_UNCONNECTED [3],\result_8_4_reg_624_reg[28]_i_1_n_4 ,\result_8_4_reg_624_reg[28]_i_1_n_5 ,\result_8_4_reg_624_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 ,\result_8_4_reg_624[20]_i_2_n_3 }),
        .O(\result_8_4_reg_624_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ));
  CARRY4 \result_8_4_reg_624_reg[4]_i_1 
       (.CI(\result_8_4_reg_624_reg[0]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[4]_i_1_n_3 ,\result_8_4_reg_624_reg[4]_i_1_n_4 ,\result_8_4_reg_624_reg[4]_i_1_n_5 ,\result_8_4_reg_624_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[4]_i_2_n_3 ,\result_8_4_reg_624[4]_i_3_n_3 ,\result_8_4_reg_624[4]_i_4_n_3 ,\result_8_4_reg_624[4]_i_5_n_3 }),
        .O(\result_8_4_reg_624_reg[7] ),
        .S({\result_8_4_reg_624[4]_i_6_n_3 ,\result_8_4_reg_624[4]_i_7_n_3 ,\result_8_4_reg_624[4]_i_8_n_3 ,\result_8_4_reg_624[4]_i_9_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[4]_i_10 
       (.CI(\result_8_4_reg_624_reg[0]_i_10_n_3 ),
        .CO({\result_8_4_reg_624_reg[4]_i_10_n_3 ,\result_8_4_reg_624_reg[4]_i_10_n_4 ,\result_8_4_reg_624_reg[4]_i_10_n_5 ,\result_8_4_reg_624_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_8_4_reg_624_reg[8]_i_1 
       (.CI(\result_8_4_reg_624_reg[4]_i_1_n_3 ),
        .CO({\result_8_4_reg_624_reg[8]_i_1_n_3 ,\result_8_4_reg_624_reg[8]_i_1_n_4 ,\result_8_4_reg_624_reg[8]_i_1_n_5 ,\result_8_4_reg_624_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_8_4_reg_624[8]_i_2_n_3 ,\result_8_4_reg_624[8]_i_3_n_3 ,\result_8_4_reg_624[8]_i_4_n_3 ,\result_8_4_reg_624[8]_i_5_n_3 }),
        .O(\result_8_4_reg_624_reg[11] ),
        .S({\result_8_4_reg_624[8]_i_6_n_3 ,\result_8_4_reg_624[8]_i_7_n_3 ,\result_8_4_reg_624[8]_i_8_n_3 ,\result_8_4_reg_624[8]_i_9_n_3 }));
  CARRY4 \result_8_4_reg_624_reg[8]_i_10 
       (.CI(\result_8_4_reg_624_reg[4]_i_10_n_3 ),
        .CO({\result_8_4_reg_624_reg[8]_i_10_n_3 ,\result_8_4_reg_624_reg[8]_i_10_n_4 ,\result_8_4_reg_624_reg[8]_i_10_n_5 ,\result_8_4_reg_624_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9
   (ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \result_9_4_reg_613_reg[31] ,
    O,
    \result_9_4_reg_613_reg[7] ,
    \result_9_4_reg_613_reg[11] ,
    \result_9_4_reg_613_reg[15] ,
    \result_9_4_reg_613_reg[19] ,
    \result_9_4_reg_613_reg[23] ,
    \result_9_4_reg_613_reg[27] ,
    \result_9_4_reg_613_reg[31]_0 ,
    in0,
    p_66_in,
    ap_clk,
    weight_9_q0,
    inStream_V_data_V_0_sel_rd_reg_rep,
    Q,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep ,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_CS_fsm_reg[4] ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ,
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ,
    result_9_4_reg_613_reg,
    \result_9_2_reg_491_reg[21] ,
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ,
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ,
    inStream_V_data_V_0_sel_rd_reg_rep__2,
    inStream_V_data_V_0_sel_rd_reg_rep__3,
    inStream_V_data_V_0_sel,
    D,
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ,
    inStream_V_data_V_0_sel_rd_reg_rep_0);
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\result_9_4_reg_613_reg[31] ;
  output [3:0]O;
  output [3:0]\result_9_4_reg_613_reg[7] ;
  output [3:0]\result_9_4_reg_613_reg[11] ;
  output [3:0]\result_9_4_reg_613_reg[15] ;
  output [3:0]\result_9_4_reg_613_reg[19] ;
  output [3:0]\result_9_4_reg_613_reg[23] ;
  output [3:0]\result_9_4_reg_613_reg[27] ;
  output [3:0]\result_9_4_reg_613_reg[31]_0 ;
  input [0:0]in0;
  input p_66_in;
  input ap_clk;
  input [0:0]weight_9_q0;
  input inStream_V_data_V_0_sel_rd_reg_rep;
  input [30:0]Q;
  input [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  input [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  input [21:0]result_9_4_reg_613_reg;
  input [21:0]\result_9_2_reg_491_reg[21] ;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  input \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep__2;
  input inStream_V_data_V_0_sel_rd_reg_rep__3;
  input inStream_V_data_V_0_sel;
  input [31:0]D;
  input \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  input inStream_V_data_V_0_sel_rd_reg_rep_0;

  wire [31:0]D;
  wire [3:0]O;
  wire [30:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:1]a_assign_reg_127;
  wire \a_assign_reg_127[12]_i_3_n_3 ;
  wire \a_assign_reg_127[12]_i_4_n_3 ;
  wire \a_assign_reg_127[12]_i_5_n_3 ;
  wire \a_assign_reg_127[12]_i_6_n_3 ;
  wire \a_assign_reg_127[16]_i_3_n_3 ;
  wire \a_assign_reg_127[16]_i_4_n_3 ;
  wire \a_assign_reg_127[16]_i_5_n_3 ;
  wire \a_assign_reg_127[16]_i_6_n_3 ;
  wire \a_assign_reg_127[20]_i_3_n_3 ;
  wire \a_assign_reg_127[20]_i_4_n_3 ;
  wire \a_assign_reg_127[20]_i_5_n_3 ;
  wire \a_assign_reg_127[20]_i_6_n_3 ;
  wire \a_assign_reg_127[24]_i_3_n_3 ;
  wire \a_assign_reg_127[24]_i_4_n_3 ;
  wire \a_assign_reg_127[24]_i_5_n_3 ;
  wire \a_assign_reg_127[24]_i_6_n_3 ;
  wire \a_assign_reg_127[28]_i_3_n_3 ;
  wire \a_assign_reg_127[28]_i_4_n_3 ;
  wire \a_assign_reg_127[28]_i_5_n_3 ;
  wire \a_assign_reg_127[28]_i_6_n_3 ;
  wire \a_assign_reg_127[31]_i_2_n_3 ;
  wire \a_assign_reg_127[31]_i_3_n_3 ;
  wire \a_assign_reg_127[31]_i_4_n_3 ;
  wire \a_assign_reg_127[4]_i_3__0_n_3 ;
  wire \a_assign_reg_127[4]_i_4_n_3 ;
  wire \a_assign_reg_127[4]_i_5_n_3 ;
  wire \a_assign_reg_127[4]_i_6_n_3 ;
  wire \a_assign_reg_127[8]_i_3_n_3 ;
  wire \a_assign_reg_127[8]_i_4_n_3 ;
  wire \a_assign_reg_127[8]_i_5_n_3 ;
  wire \a_assign_reg_127[8]_i_6_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[12]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[12]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[16]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[16]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[16]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[20]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[20]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[20]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[24]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[24]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[24]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[28]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[28]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[28]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[31]_i_1__7_n_5 ;
  wire \a_assign_reg_127_reg[31]_i_1__7_n_6 ;
  wire \a_assign_reg_127_reg[4]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[4]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[4]_i_2__8_n_6 ;
  wire \a_assign_reg_127_reg[8]_i_2__8_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__8_n_4 ;
  wire \a_assign_reg_127_reg[8]_i_2__8_n_5 ;
  wire \a_assign_reg_127_reg[8]_i_2__8_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [1:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ;
  wire [3:0]\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_fc_i50_o10_mubkb_U0_n_10;
  wire cnn_fc_i50_o10_mubkb_U0_n_11;
  wire cnn_fc_i50_o10_mubkb_U0_n_12;
  wire cnn_fc_i50_o10_mubkb_U0_n_13;
  wire cnn_fc_i50_o10_mubkb_U0_n_14;
  wire cnn_fc_i50_o10_mubkb_U0_n_15;
  wire cnn_fc_i50_o10_mubkb_U0_n_16;
  wire cnn_fc_i50_o10_mubkb_U0_n_17;
  wire cnn_fc_i50_o10_mubkb_U0_n_18;
  wire cnn_fc_i50_o10_mubkb_U0_n_19;
  wire cnn_fc_i50_o10_mubkb_U0_n_20;
  wire cnn_fc_i50_o10_mubkb_U0_n_21;
  wire cnn_fc_i50_o10_mubkb_U0_n_22;
  wire cnn_fc_i50_o10_mubkb_U0_n_23;
  wire cnn_fc_i50_o10_mubkb_U0_n_24;
  wire cnn_fc_i50_o10_mubkb_U0_n_3;
  wire cnn_fc_i50_o10_mubkb_U0_n_4;
  wire cnn_fc_i50_o10_mubkb_U0_n_5;
  wire cnn_fc_i50_o10_mubkb_U0_n_6;
  wire cnn_fc_i50_o10_mubkb_U0_n_7;
  wire cnn_fc_i50_o10_mubkb_U0_n_8;
  wire cnn_fc_i50_o10_mubkb_U0_n_9;
  wire [0:0]in0;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_A_reg[31]_rep__0 ;
  wire [30:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep_0 ;
  wire \inStream_V_data_V_0_payload_B_reg[31]_rep__0 ;
  wire inStream_V_data_V_0_sel;
  wire inStream_V_data_V_0_sel_rd_reg_rep;
  wire inStream_V_data_V_0_sel_rd_reg_rep_0;
  wire inStream_V_data_V_0_sel_rd_reg_rep__2;
  wire inStream_V_data_V_0_sel_rd_reg_rep__3;
  wire [21:0]p_0_in;
  wire p_66_in;
  wire [21:0]\result_9_2_reg_491_reg[21] ;
  wire \result_9_4_reg_613[0]_i_2_n_3 ;
  wire \result_9_4_reg_613[0]_i_3_n_3 ;
  wire \result_9_4_reg_613[0]_i_4_n_3 ;
  wire \result_9_4_reg_613[0]_i_5_n_3 ;
  wire \result_9_4_reg_613[0]_i_6_n_3 ;
  wire \result_9_4_reg_613[0]_i_7_n_3 ;
  wire \result_9_4_reg_613[0]_i_8_n_3 ;
  wire \result_9_4_reg_613[0]_i_9_n_3 ;
  wire \result_9_4_reg_613[12]_i_2_n_3 ;
  wire \result_9_4_reg_613[12]_i_3_n_3 ;
  wire \result_9_4_reg_613[12]_i_4_n_3 ;
  wire \result_9_4_reg_613[12]_i_5_n_3 ;
  wire \result_9_4_reg_613[12]_i_6_n_3 ;
  wire \result_9_4_reg_613[12]_i_7_n_3 ;
  wire \result_9_4_reg_613[12]_i_8_n_3 ;
  wire \result_9_4_reg_613[12]_i_9_n_3 ;
  wire \result_9_4_reg_613[16]_i_2_n_3 ;
  wire \result_9_4_reg_613[16]_i_3_n_3 ;
  wire \result_9_4_reg_613[16]_i_4_n_3 ;
  wire \result_9_4_reg_613[16]_i_5_n_3 ;
  wire \result_9_4_reg_613[16]_i_6_n_3 ;
  wire \result_9_4_reg_613[16]_i_7_n_3 ;
  wire \result_9_4_reg_613[16]_i_8_n_3 ;
  wire \result_9_4_reg_613[16]_i_9_n_3 ;
  wire \result_9_4_reg_613[20]_i_2_n_3 ;
  wire \result_9_4_reg_613[20]_i_3_n_3 ;
  wire \result_9_4_reg_613[20]_i_4_n_3 ;
  wire \result_9_4_reg_613[20]_i_7_n_3 ;
  wire \result_9_4_reg_613[20]_i_8_n_3 ;
  wire \result_9_4_reg_613[4]_i_2_n_3 ;
  wire \result_9_4_reg_613[4]_i_3_n_3 ;
  wire \result_9_4_reg_613[4]_i_4_n_3 ;
  wire \result_9_4_reg_613[4]_i_5_n_3 ;
  wire \result_9_4_reg_613[4]_i_6_n_3 ;
  wire \result_9_4_reg_613[4]_i_7_n_3 ;
  wire \result_9_4_reg_613[4]_i_8_n_3 ;
  wire \result_9_4_reg_613[4]_i_9_n_3 ;
  wire \result_9_4_reg_613[8]_i_2_n_3 ;
  wire \result_9_4_reg_613[8]_i_3_n_3 ;
  wire \result_9_4_reg_613[8]_i_4_n_3 ;
  wire \result_9_4_reg_613[8]_i_5_n_3 ;
  wire \result_9_4_reg_613[8]_i_6_n_3 ;
  wire \result_9_4_reg_613[8]_i_7_n_3 ;
  wire \result_9_4_reg_613[8]_i_8_n_3 ;
  wire \result_9_4_reg_613[8]_i_9_n_3 ;
  wire [21:0]result_9_4_reg_613_reg;
  wire \result_9_4_reg_613_reg[0]_i_10_n_3 ;
  wire \result_9_4_reg_613_reg[0]_i_10_n_4 ;
  wire \result_9_4_reg_613_reg[0]_i_10_n_5 ;
  wire \result_9_4_reg_613_reg[0]_i_10_n_6 ;
  wire \result_9_4_reg_613_reg[0]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[0]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[0]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[0]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[11] ;
  wire \result_9_4_reg_613_reg[12]_i_10_n_3 ;
  wire \result_9_4_reg_613_reg[12]_i_10_n_4 ;
  wire \result_9_4_reg_613_reg[12]_i_10_n_5 ;
  wire \result_9_4_reg_613_reg[12]_i_10_n_6 ;
  wire \result_9_4_reg_613_reg[12]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[12]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[12]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[12]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[15] ;
  wire \result_9_4_reg_613_reg[16]_i_10_n_3 ;
  wire \result_9_4_reg_613_reg[16]_i_10_n_4 ;
  wire \result_9_4_reg_613_reg[16]_i_10_n_5 ;
  wire \result_9_4_reg_613_reg[16]_i_10_n_6 ;
  wire \result_9_4_reg_613_reg[16]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[16]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[16]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[16]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[19] ;
  wire \result_9_4_reg_613_reg[20]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[20]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[20]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[20]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[23] ;
  wire \result_9_4_reg_613_reg[24]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[24]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[24]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[24]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[27] ;
  wire \result_9_4_reg_613_reg[28]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[28]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[28]_i_1_n_6 ;
  wire [0:0]\result_9_4_reg_613_reg[31] ;
  wire [3:0]\result_9_4_reg_613_reg[31]_0 ;
  wire \result_9_4_reg_613_reg[4]_i_10_n_3 ;
  wire \result_9_4_reg_613_reg[4]_i_10_n_4 ;
  wire \result_9_4_reg_613_reg[4]_i_10_n_5 ;
  wire \result_9_4_reg_613_reg[4]_i_10_n_6 ;
  wire \result_9_4_reg_613_reg[4]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[4]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[4]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[4]_i_1_n_6 ;
  wire [3:0]\result_9_4_reg_613_reg[7] ;
  wire \result_9_4_reg_613_reg[8]_i_10_n_3 ;
  wire \result_9_4_reg_613_reg[8]_i_10_n_4 ;
  wire \result_9_4_reg_613_reg[8]_i_10_n_5 ;
  wire \result_9_4_reg_613_reg[8]_i_10_n_6 ;
  wire \result_9_4_reg_613_reg[8]_i_1_n_3 ;
  wire \result_9_4_reg_613_reg[8]_i_1_n_4 ;
  wire \result_9_4_reg_613_reg[8]_i_1_n_5 ;
  wire \result_9_4_reg_613_reg[8]_i_1_n_6 ;
  wire [31:1]tmp_2_fu_38_p2;
  wire [21:0]tmp_3_reg_137;
  wire [31:31]tmp_fu_88_p2;
  wire [21:1]tmp_s_fu_103_p2;
  wire [0:0]weight_9_q0;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_1__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_1__7_O_UNCONNECTED ;
  wire [3:0]\NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_9_4_reg_613_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_result_9_4_reg_613_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[10]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[10]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I5(Q[9]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[11]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[11]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I5(Q[10]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[12]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[12]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I5(Q[11]),
        .O(a_assign_fu_44_p3[12]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[11]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .O(\a_assign_reg_127[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[10]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .O(\a_assign_reg_127[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[9]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .O(\a_assign_reg_127[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[12]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[8]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .O(\a_assign_reg_127[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[13]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[13]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I5(Q[12]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[14]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[14]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I5(Q[13]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[15]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[15]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I5(Q[14]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[16]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[16]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I5(Q[15]),
        .O(a_assign_fu_44_p3[16]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[15]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .O(\a_assign_reg_127[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[14]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .O(\a_assign_reg_127[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[13]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .O(\a_assign_reg_127[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[16]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[12]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .O(\a_assign_reg_127[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[17]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[17]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I5(Q[16]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[18]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[18]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I5(Q[17]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[19]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[19]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I5(Q[18]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[1]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel),
        .I3(tmp_2_fu_38_p2[1]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I5(Q[0]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[20]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[20]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I5(Q[19]),
        .O(a_assign_fu_44_p3[20]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[19]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .O(\a_assign_reg_127[20]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[18]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .O(\a_assign_reg_127[20]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[17]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .O(\a_assign_reg_127[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[20]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[16]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .O(\a_assign_reg_127[20]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[21]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[21]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I5(Q[20]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[22]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[22]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I5(Q[21]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[23]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[23]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I5(Q[22]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[24]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[24]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I5(Q[23]),
        .O(a_assign_fu_44_p3[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[23]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .O(\a_assign_reg_127[24]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[22]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .O(\a_assign_reg_127[24]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[21]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .O(\a_assign_reg_127[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[24]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[20]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .O(\a_assign_reg_127[24]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[25]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[25]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I5(Q[24]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[26]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[26]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I5(Q[25]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[27]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[27]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I5(Q[26]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[28]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[28]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I5(Q[27]),
        .O(a_assign_fu_44_p3[28]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[27]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .O(\a_assign_reg_127[28]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[26]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .O(\a_assign_reg_127[28]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[25]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .O(\a_assign_reg_127[28]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[28]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[24]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .O(\a_assign_reg_127[28]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[29]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[29]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I5(Q[28]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[2]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel),
        .I3(tmp_2_fu_38_p2[2]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I5(Q[1]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[30]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31]_rep__0 ),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep__0 ),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__2),
        .I3(tmp_2_fu_38_p2[30]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I5(Q[29]),
        .O(a_assign_fu_44_p3[30]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_2 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(\inStream_V_data_V_0_payload_A_reg[31]_rep ),
        .I2(\inStream_V_data_V_0_payload_B_reg[31]_rep ),
        .O(\a_assign_reg_127[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[29]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .O(\a_assign_reg_127[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[31]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[28]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .O(\a_assign_reg_127[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[3]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel),
        .I3(tmp_2_fu_38_p2[3]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I5(Q[2]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[4]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[4]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I5(Q[3]),
        .O(a_assign_fu_44_p3[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_3__0 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[3]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .O(\a_assign_reg_127[4]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[2]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .O(\a_assign_reg_127[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[1]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .O(\a_assign_reg_127[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[4]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[0]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .O(\a_assign_reg_127[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[5]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[5]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I5(Q[4]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[6]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[6]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I5(Q[5]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[7]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[7]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I5(Q[6]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[8]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[8]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I5(Q[7]),
        .O(a_assign_fu_44_p3[8]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_3 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[7]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .O(\a_assign_reg_127[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_4 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[6]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .O(\a_assign_reg_127[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_5 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[5]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .O(\a_assign_reg_127[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a_assign_reg_127[8]_i_6 
       (.I0(inStream_V_data_V_0_sel_rd_reg_rep),
        .I1(Q[4]),
        .I2(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .O(\a_assign_reg_127[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF53AF03FC50AC00)) 
    \a_assign_reg_127[9]_i_1 
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(Q[30]),
        .I2(inStream_V_data_V_0_sel_rd_reg_rep__3),
        .I3(tmp_2_fu_38_p2[9]),
        .I4(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I5(Q[8]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__8 
       (.CI(\a_assign_reg_127_reg[8]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__8_n_3 ,\a_assign_reg_127_reg[12]_i_2__8_n_4 ,\a_assign_reg_127_reg[12]_i_2__8_n_5 ,\a_assign_reg_127_reg[12]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3_n_3 ,\a_assign_reg_127[12]_i_4_n_3 ,\a_assign_reg_127[12]_i_5_n_3 ,\a_assign_reg_127[12]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__8 
       (.CI(\a_assign_reg_127_reg[12]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__8_n_3 ,\a_assign_reg_127_reg[16]_i_2__8_n_4 ,\a_assign_reg_127_reg[16]_i_2__8_n_5 ,\a_assign_reg_127_reg[16]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3_n_3 ,\a_assign_reg_127[16]_i_4_n_3 ,\a_assign_reg_127[16]_i_5_n_3 ,\a_assign_reg_127[16]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__8 
       (.CI(\a_assign_reg_127_reg[16]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__8_n_3 ,\a_assign_reg_127_reg[20]_i_2__8_n_4 ,\a_assign_reg_127_reg[20]_i_2__8_n_5 ,\a_assign_reg_127_reg[20]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3_n_3 ,\a_assign_reg_127[20]_i_4_n_3 ,\a_assign_reg_127[20]_i_5_n_3 ,\a_assign_reg_127[20]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__8 
       (.CI(\a_assign_reg_127_reg[20]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__8_n_3 ,\a_assign_reg_127_reg[24]_i_2__8_n_4 ,\a_assign_reg_127_reg[24]_i_2__8_n_5 ,\a_assign_reg_127_reg[24]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3_n_3 ,\a_assign_reg_127[24]_i_4_n_3 ,\a_assign_reg_127[24]_i_5_n_3 ,\a_assign_reg_127[24]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__8 
       (.CI(\a_assign_reg_127_reg[24]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__8_n_3 ,\a_assign_reg_127_reg[28]_i_2__8_n_4 ,\a_assign_reg_127_reg[28]_i_2__8_n_5 ,\a_assign_reg_127_reg[28]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3_n_3 ,\a_assign_reg_127[28]_i_4_n_3 ,\a_assign_reg_127[28]_i_5_n_3 ,\a_assign_reg_127[28]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(tmp_2_fu_38_p2[31]),
        .Q(a_assign_reg_127[31]),
        .R(\inStream_V_data_V_0_payload_B_reg[31]_rep_0 ));
  CARRY4 \a_assign_reg_127_reg[31]_i_1__7 
       (.CI(\a_assign_reg_127_reg[28]_i_2__8_n_3 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_1__7_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_1__7_n_5 ,\a_assign_reg_127_reg[31]_i_1__7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_1__7_O_UNCONNECTED [3],tmp_2_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_2_n_3 ,\a_assign_reg_127[31]_i_3_n_3 ,\a_assign_reg_127[31]_i_4_n_3 }));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__8 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__8_n_3 ,\a_assign_reg_127_reg[4]_i_2__8_n_4 ,\a_assign_reg_127_reg[4]_i_2__8_n_5 ,\a_assign_reg_127_reg[4]_i_2__8_n_6 }),
        .CYINIT(inStream_V_data_V_0_sel_rd_reg_rep_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_3__0_n_3 ,\a_assign_reg_127[4]_i_4_n_3 ,\a_assign_reg_127[4]_i_5_n_3 ,\a_assign_reg_127[4]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__8 
       (.CI(\a_assign_reg_127_reg[4]_i_2__8_n_3 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__8_n_3 ,\a_assign_reg_127_reg[8]_i_2__8_n_4 ,\a_assign_reg_127_reg[8]_i_2__8_n_5 ,\a_assign_reg_127_reg[8]_i_2__8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_2_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3_n_3 ,\a_assign_reg_127[8]_i_4_n_3 ,\a_assign_reg_127[8]_i_5_n_3 ,\a_assign_reg_127[8]_i_6_n_3 }));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_809/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_809/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_66_in),
        .CLK(ap_clk),
        .D(weight_9_q0),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[10]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[11]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[12]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[13]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[14]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[15]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[16]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[17]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[18]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[19]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[1]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[20]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[21]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[22]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[23]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[24]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[25]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[26]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[27]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[28]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[29]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[2]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[30]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[31]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[3]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[4]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[5]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[6]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[7]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[8]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(D[9]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb cnn_fc_i50_o10_mubkb_U0
       (.Q(b_assign_reg_132),
        .ap_clk(ap_clk),
        .in0({a_assign_reg_127,in0}),
        .p_66_in(p_66_in),
        .\tmp_3_reg_137_reg[0]__0 (cnn_fc_i50_o10_mubkb_U0_n_9),
        .\tmp_3_reg_137_reg[1]__0 (cnn_fc_i50_o10_mubkb_U0_n_8),
        .\tmp_3_reg_137_reg[21] ({cnn_fc_i50_o10_mubkb_U0_n_10,cnn_fc_i50_o10_mubkb_U0_n_11,cnn_fc_i50_o10_mubkb_U0_n_12,cnn_fc_i50_o10_mubkb_U0_n_13,cnn_fc_i50_o10_mubkb_U0_n_14,cnn_fc_i50_o10_mubkb_U0_n_15,cnn_fc_i50_o10_mubkb_U0_n_16,cnn_fc_i50_o10_mubkb_U0_n_17,cnn_fc_i50_o10_mubkb_U0_n_18,cnn_fc_i50_o10_mubkb_U0_n_19,cnn_fc_i50_o10_mubkb_U0_n_20,cnn_fc_i50_o10_mubkb_U0_n_21,cnn_fc_i50_o10_mubkb_U0_n_22,cnn_fc_i50_o10_mubkb_U0_n_23,cnn_fc_i50_o10_mubkb_U0_n_24}),
        .\tmp_3_reg_137_reg[2]__0 (cnn_fc_i50_o10_mubkb_U0_n_7),
        .\tmp_3_reg_137_reg[3]__0 (cnn_fc_i50_o10_mubkb_U0_n_6),
        .\tmp_3_reg_137_reg[4]__0 (cnn_fc_i50_o10_mubkb_U0_n_5),
        .\tmp_3_reg_137_reg[5]__0 (cnn_fc_i50_o10_mubkb_U0_n_4),
        .\tmp_3_reg_137_reg[6]__0 (cnn_fc_i50_o10_mubkb_U0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \result_9_4_reg_613[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[0]_i_12 
       (.I0(tmp_3_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[0]_i_13 
       (.I0(tmp_3_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[0]_i_14 
       (.I0(tmp_3_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[0]_i_15 
       (.I0(tmp_3_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[0]_i_16 
       (.I0(tmp_3_reg_137[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[0]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[3]),
        .I3(tmp_s_fu_103_p2[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[0]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[2]),
        .I3(tmp_s_fu_103_p2[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[1]),
        .I3(tmp_s_fu_103_p2[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result_9_4_reg_613[0]_i_5 
       (.I0(tmp_3_reg_137[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[0]_i_6 
       (.I0(tmp_s_fu_103_p2[3]),
        .I1(tmp_3_reg_137[3]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[3]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [3]),
        .O(\result_9_4_reg_613[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[0]_i_7 
       (.I0(tmp_s_fu_103_p2[2]),
        .I1(tmp_3_reg_137[2]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [2]),
        .O(\result_9_4_reg_613[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[0]_i_8 
       (.I0(tmp_s_fu_103_p2[1]),
        .I1(tmp_3_reg_137[1]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[1]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [1]),
        .O(\result_9_4_reg_613[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \result_9_4_reg_613[0]_i_9 
       (.I0(tmp_3_reg_137[0]),
        .I1(result_9_4_reg_613_reg[0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\result_9_2_reg_491_reg[21] [0]),
        .O(\result_9_4_reg_613[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[12]_i_11 
       (.I0(tmp_3_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[12]_i_12 
       (.I0(tmp_3_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[12]_i_13 
       (.I0(tmp_3_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[12]_i_14 
       (.I0(tmp_3_reg_137[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[12]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[15]),
        .I3(tmp_s_fu_103_p2[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[12]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[14]),
        .I3(tmp_s_fu_103_p2[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[12]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[13]),
        .I3(tmp_s_fu_103_p2[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[12]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[12]),
        .I3(tmp_s_fu_103_p2[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[12]_i_6 
       (.I0(tmp_s_fu_103_p2[15]),
        .I1(tmp_3_reg_137[15]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[15]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [15]),
        .O(\result_9_4_reg_613[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[12]_i_7 
       (.I0(tmp_s_fu_103_p2[14]),
        .I1(tmp_3_reg_137[14]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[14]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [14]),
        .O(\result_9_4_reg_613[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[12]_i_8 
       (.I0(tmp_s_fu_103_p2[13]),
        .I1(tmp_3_reg_137[13]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[13]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [13]),
        .O(\result_9_4_reg_613[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[12]_i_9 
       (.I0(tmp_s_fu_103_p2[12]),
        .I1(tmp_3_reg_137[12]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[12]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [12]),
        .O(\result_9_4_reg_613[12]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[16]_i_11 
       (.I0(tmp_3_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[16]_i_12 
       (.I0(tmp_3_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[16]_i_13 
       (.I0(tmp_3_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[16]_i_14 
       (.I0(tmp_3_reg_137[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[16]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[19]),
        .I3(tmp_s_fu_103_p2[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[16]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[18]),
        .I3(tmp_s_fu_103_p2[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[16]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[16]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[17]),
        .I3(tmp_s_fu_103_p2[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[16]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[16]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[16]),
        .I3(tmp_s_fu_103_p2[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[16]_i_6 
       (.I0(tmp_s_fu_103_p2[19]),
        .I1(tmp_3_reg_137[19]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[19]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [19]),
        .O(\result_9_4_reg_613[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[16]_i_7 
       (.I0(tmp_s_fu_103_p2[18]),
        .I1(tmp_3_reg_137[18]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[18]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [18]),
        .O(\result_9_4_reg_613[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[16]_i_8 
       (.I0(tmp_s_fu_103_p2[17]),
        .I1(tmp_3_reg_137[17]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[17]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [17]),
        .O(\result_9_4_reg_613[16]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[16]_i_9 
       (.I0(tmp_s_fu_103_p2[16]),
        .I1(tmp_3_reg_137[16]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[16]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [16]),
        .O(\result_9_4_reg_613[16]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[20]_i_10 
       (.I0(tmp_3_reg_137[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h0014)) 
    \result_9_4_reg_613[20]_i_2 
       (.I0(\result_9_4_reg_613_reg[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[20]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[21]),
        .I3(tmp_s_fu_103_p2[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[20]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[20]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[20]),
        .I3(tmp_s_fu_103_p2[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[20]_i_7 
       (.I0(tmp_s_fu_103_p2[21]),
        .I1(tmp_3_reg_137[21]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[21]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [21]),
        .O(\result_9_4_reg_613[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[20]_i_8 
       (.I0(tmp_s_fu_103_p2[20]),
        .I1(tmp_3_reg_137[20]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[20]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [20]),
        .O(\result_9_4_reg_613[20]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[4]_i_11 
       (.I0(tmp_3_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[4]_i_12 
       (.I0(tmp_3_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[4]_i_13 
       (.I0(tmp_3_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[4]_i_14 
       (.I0(tmp_3_reg_137[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[4]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[7]),
        .I3(tmp_s_fu_103_p2[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[4]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[6]),
        .I3(tmp_s_fu_103_p2[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[4]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[5]),
        .I3(tmp_s_fu_103_p2[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[4]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[4]),
        .I3(tmp_s_fu_103_p2[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[4]_i_6 
       (.I0(tmp_s_fu_103_p2[7]),
        .I1(tmp_3_reg_137[7]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[7]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [7]),
        .O(\result_9_4_reg_613[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[4]_i_7 
       (.I0(tmp_s_fu_103_p2[6]),
        .I1(tmp_3_reg_137[6]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[6]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [6]),
        .O(\result_9_4_reg_613[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[4]_i_8 
       (.I0(tmp_s_fu_103_p2[5]),
        .I1(tmp_3_reg_137[5]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[5]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [5]),
        .O(\result_9_4_reg_613[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[4]_i_9 
       (.I0(tmp_s_fu_103_p2[4]),
        .I1(tmp_3_reg_137[4]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[4]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [4]),
        .O(\result_9_4_reg_613[4]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[8]_i_11 
       (.I0(tmp_3_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[8]_i_12 
       (.I0(tmp_3_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[8]_i_13 
       (.I0(tmp_3_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_9_4_reg_613[8]_i_14 
       (.I0(tmp_3_reg_137[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[8]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[11]),
        .I3(tmp_s_fu_103_p2[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[8]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[10]),
        .I3(tmp_s_fu_103_p2[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[8]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[9]),
        .I3(tmp_s_fu_103_p2[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \result_9_4_reg_613[8]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_3_reg_137[8]),
        .I3(tmp_s_fu_103_p2[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\result_9_4_reg_613[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[8]_i_6 
       (.I0(tmp_s_fu_103_p2[11]),
        .I1(tmp_3_reg_137[11]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[11]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [11]),
        .O(\result_9_4_reg_613[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[8]_i_7 
       (.I0(tmp_s_fu_103_p2[10]),
        .I1(tmp_3_reg_137[10]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[10]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [10]),
        .O(\result_9_4_reg_613[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[8]_i_8 
       (.I0(tmp_s_fu_103_p2[9]),
        .I1(tmp_3_reg_137[9]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[9]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [9]),
        .O(\result_9_4_reg_613[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF53AC000053AC)) 
    \result_9_4_reg_613[8]_i_9 
       (.I0(tmp_s_fu_103_p2[8]),
        .I1(tmp_3_reg_137[8]),
        .I2(tmp_fu_88_p2),
        .I3(result_9_4_reg_613_reg[8]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\result_9_2_reg_491_reg[21] [8]),
        .O(\result_9_4_reg_613[8]_i_9_n_3 ));
  CARRY4 \result_9_4_reg_613_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\result_9_4_reg_613_reg[0]_i_1_n_3 ,\result_9_4_reg_613_reg[0]_i_1_n_4 ,\result_9_4_reg_613_reg[0]_i_1_n_5 ,\result_9_4_reg_613_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[0]_i_2_n_3 ,\result_9_4_reg_613[0]_i_3_n_3 ,\result_9_4_reg_613[0]_i_4_n_3 ,\result_9_4_reg_613[0]_i_5_n_3 }),
        .O(O),
        .S({\result_9_4_reg_613[0]_i_6_n_3 ,\result_9_4_reg_613[0]_i_7_n_3 ,\result_9_4_reg_613[0]_i_8_n_3 ,\result_9_4_reg_613[0]_i_9_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\result_9_4_reg_613_reg[0]_i_10_n_3 ,\result_9_4_reg_613_reg[0]_i_10_n_4 ,\result_9_4_reg_613_reg[0]_i_10_n_5 ,\result_9_4_reg_613_reg[0]_i_10_n_6 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \result_9_4_reg_613_reg[12]_i_1 
       (.CI(\result_9_4_reg_613_reg[8]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[12]_i_1_n_3 ,\result_9_4_reg_613_reg[12]_i_1_n_4 ,\result_9_4_reg_613_reg[12]_i_1_n_5 ,\result_9_4_reg_613_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[12]_i_2_n_3 ,\result_9_4_reg_613[12]_i_3_n_3 ,\result_9_4_reg_613[12]_i_4_n_3 ,\result_9_4_reg_613[12]_i_5_n_3 }),
        .O(\result_9_4_reg_613_reg[15] ),
        .S({\result_9_4_reg_613[12]_i_6_n_3 ,\result_9_4_reg_613[12]_i_7_n_3 ,\result_9_4_reg_613[12]_i_8_n_3 ,\result_9_4_reg_613[12]_i_9_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[12]_i_10 
       (.CI(\result_9_4_reg_613_reg[8]_i_10_n_3 ),
        .CO({\result_9_4_reg_613_reg[12]_i_10_n_3 ,\result_9_4_reg_613_reg[12]_i_10_n_4 ,\result_9_4_reg_613_reg[12]_i_10_n_5 ,\result_9_4_reg_613_reg[12]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \result_9_4_reg_613_reg[16]_i_1 
       (.CI(\result_9_4_reg_613_reg[12]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[16]_i_1_n_3 ,\result_9_4_reg_613_reg[16]_i_1_n_4 ,\result_9_4_reg_613_reg[16]_i_1_n_5 ,\result_9_4_reg_613_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[16]_i_2_n_3 ,\result_9_4_reg_613[16]_i_3_n_3 ,\result_9_4_reg_613[16]_i_4_n_3 ,\result_9_4_reg_613[16]_i_5_n_3 }),
        .O(\result_9_4_reg_613_reg[19] ),
        .S({\result_9_4_reg_613[16]_i_6_n_3 ,\result_9_4_reg_613[16]_i_7_n_3 ,\result_9_4_reg_613[16]_i_8_n_3 ,\result_9_4_reg_613[16]_i_9_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[16]_i_10 
       (.CI(\result_9_4_reg_613_reg[12]_i_10_n_3 ),
        .CO({\result_9_4_reg_613_reg[16]_i_10_n_3 ,\result_9_4_reg_613_reg[16]_i_10_n_4 ,\result_9_4_reg_613_reg[16]_i_10_n_5 ,\result_9_4_reg_613_reg[16]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \result_9_4_reg_613_reg[20]_i_1 
       (.CI(\result_9_4_reg_613_reg[16]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[20]_i_1_n_3 ,\result_9_4_reg_613_reg[20]_i_1_n_4 ,\result_9_4_reg_613_reg[20]_i_1_n_5 ,\result_9_4_reg_613_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_3_n_3 ,\result_9_4_reg_613[20]_i_4_n_3 }),
        .O(\result_9_4_reg_613_reg[23] ),
        .S({\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 ,\result_9_4_reg_613[20]_i_7_n_3 ,\result_9_4_reg_613[20]_i_8_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[20]_i_9 
       (.CI(\result_9_4_reg_613_reg[16]_i_10_n_3 ),
        .CO({\NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED [3:2],\result_9_4_reg_613_reg[31] ,\NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_9_4_reg_613_reg[20]_i_9_O_UNCONNECTED [3:1],tmp_s_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \result_9_4_reg_613_reg[24]_i_1 
       (.CI(\result_9_4_reg_613_reg[20]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[24]_i_1_n_3 ,\result_9_4_reg_613_reg[24]_i_1_n_4 ,\result_9_4_reg_613_reg[24]_i_1_n_5 ,\result_9_4_reg_613_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 }),
        .O(\result_9_4_reg_613_reg[27] ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0 ));
  CARRY4 \result_9_4_reg_613_reg[28]_i_1 
       (.CI(\result_9_4_reg_613_reg[24]_i_1_n_3 ),
        .CO({\NLW_result_9_4_reg_613_reg[28]_i_1_CO_UNCONNECTED [3],\result_9_4_reg_613_reg[28]_i_1_n_4 ,\result_9_4_reg_613_reg[28]_i_1_n_5 ,\result_9_4_reg_613_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 ,\result_9_4_reg_613[20]_i_2_n_3 }),
        .O(\result_9_4_reg_613_reg[31]_0 ),
        .S(\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1 ));
  CARRY4 \result_9_4_reg_613_reg[4]_i_1 
       (.CI(\result_9_4_reg_613_reg[0]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[4]_i_1_n_3 ,\result_9_4_reg_613_reg[4]_i_1_n_4 ,\result_9_4_reg_613_reg[4]_i_1_n_5 ,\result_9_4_reg_613_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[4]_i_2_n_3 ,\result_9_4_reg_613[4]_i_3_n_3 ,\result_9_4_reg_613[4]_i_4_n_3 ,\result_9_4_reg_613[4]_i_5_n_3 }),
        .O(\result_9_4_reg_613_reg[7] ),
        .S({\result_9_4_reg_613[4]_i_6_n_3 ,\result_9_4_reg_613[4]_i_7_n_3 ,\result_9_4_reg_613[4]_i_8_n_3 ,\result_9_4_reg_613[4]_i_9_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[4]_i_10 
       (.CI(\result_9_4_reg_613_reg[0]_i_10_n_3 ),
        .CO({\result_9_4_reg_613_reg[4]_i_10_n_3 ,\result_9_4_reg_613_reg[4]_i_10_n_4 ,\result_9_4_reg_613_reg[4]_i_10_n_5 ,\result_9_4_reg_613_reg[4]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \result_9_4_reg_613_reg[8]_i_1 
       (.CI(\result_9_4_reg_613_reg[4]_i_1_n_3 ),
        .CO({\result_9_4_reg_613_reg[8]_i_1_n_3 ,\result_9_4_reg_613_reg[8]_i_1_n_4 ,\result_9_4_reg_613_reg[8]_i_1_n_5 ,\result_9_4_reg_613_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\result_9_4_reg_613[8]_i_2_n_3 ,\result_9_4_reg_613[8]_i_3_n_3 ,\result_9_4_reg_613[8]_i_4_n_3 ,\result_9_4_reg_613[8]_i_5_n_3 }),
        .O(\result_9_4_reg_613_reg[11] ),
        .S({\result_9_4_reg_613[8]_i_6_n_3 ,\result_9_4_reg_613[8]_i_7_n_3 ,\result_9_4_reg_613[8]_i_8_n_3 ,\result_9_4_reg_613[8]_i_9_n_3 }));
  CARRY4 \result_9_4_reg_613_reg[8]_i_10 
       (.CI(\result_9_4_reg_613_reg[4]_i_10_n_3 ),
        .CO({\result_9_4_reg_613_reg[8]_i_10_n_3 ,\result_9_4_reg_613_reg[8]_i_10_n_4 ,\result_9_4_reg_613_reg[8]_i_10_n_5 ,\result_9_4_reg_613_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE \tmp_3_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_9),
        .Q(tmp_3_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_21),
        .Q(tmp_3_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_20),
        .Q(tmp_3_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_19),
        .Q(tmp_3_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_18),
        .Q(tmp_3_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_17),
        .Q(tmp_3_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_16),
        .Q(tmp_3_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_15),
        .Q(tmp_3_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_14),
        .Q(tmp_3_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_13),
        .Q(tmp_3_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_12),
        .Q(tmp_3_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_8),
        .Q(tmp_3_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_11),
        .Q(tmp_3_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_10),
        .Q(tmp_3_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_7),
        .Q(tmp_3_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_6),
        .Q(tmp_3_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_5),
        .Q(tmp_3_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_4),
        .Q(tmp_3_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_3),
        .Q(tmp_3_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_24),
        .Q(tmp_3_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_23),
        .Q(tmp_3_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(cnn_fc_i50_o10_mubkb_U0_n_22),
        .Q(tmp_3_reg_137[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
