

================================================================
== Vivado HLS Report for 'pixel_unpack'
================================================================
* Date:           Mon Mar  1 13:01:21 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pixel_unpack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 2.302 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         7|          4|          4|     ?|    yes   |
        |- Loop 2  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |        ?|        ?|         5|          4|          4|     ?|    yes   |
        |- Loop 4  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     48|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      68|    104|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    282|    -|
|Register         |        -|      -|     182|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     250|    434|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+----+-----+-----+
    |pixel_unpack_AXILiteS_s_axi_U  |pixel_unpack_AXILiteS_s_axi  |        0|      0|  68|  104|    0|
    +-------------------------------+-----------------------------+---------+-------+----+-----+-----+
    |Total                          |                             |        0|      0|  68|  104|    0|
    +-------------------------------+-----------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_11001  |    or    |      0|  0|   2|           1|           1|
    |or_ln46_1_fu_313_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln46_fu_307_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln718_1_fu_300_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln718_fu_294_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  48|          24|          29|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1    |    9|          2|    1|          2|
    |stream_in_32_TDATA_blk_n   |    9|          2|    1|          2|
    |stream_out_24_TDATA_blk_n  |    9|          2|    1|          2|
    |stream_out_24_TDATA_int    |   59|         14|   24|        336|
    |stream_out_24_TLAST_int    |   38|          7|    1|          7|
    |stream_out_24_TUSER_int    |   21|          4|    1|          4|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  282|         60|   34|        382|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1  |   1|   0|    1|          0|
    |empty_4_reg_449_1        |   1|   0|    1|          0|
    |empty_4_reg_449_2        |   1|   0|    1|          0|
    |empty_reg_438_1          |   1|   0|    1|          0|
    |empty_reg_438_2          |   1|   0|    1|          0|
    |last_1_reg_378           |   1|   0|    1|          0|
    |last_2_reg_358           |   1|   0|    1|          0|
    |last_reg_398             |   1|   0|    1|          0|
    |mode_0_data_reg          |  32|   0|   32|          0|
    |mode_0_vld_reg           |   0|   0|    1|          1|
    |or_ln46_1_reg_465        |   1|   0|    1|          0|
    |p_Result_3_3_reg_475     |  24|   0|   24|          0|
    |reg_183                  |   8|   0|    8|          0|
    |reg_187                  |   8|   0|    8|          0|
    |reg_191                  |   8|   0|    8|          0|
    |reg_195                  |  16|   0|   16|          0|
    |trunc_ln647_1_reg_455    |  16|   0|   16|          0|
    |trunc_ln647_2_reg_470    |   8|   0|    8|          0|
    |trunc_ln647_reg_444      |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 182|   0|  183|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     pixel_unpack     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     pixel_unpack     | return value |
|control                 |  in |    1| ap_ctrl_none |     pixel_unpack     | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     pixel_unpack     | return value |
|stream_in_32_TDATA      |  in |   32|     axis     |  stream_in_32_data_V |    pointer   |
|stream_in_32_TVALID     |  in |    1|     axis     |  stream_in_32_last_V |    pointer   |
|stream_in_32_TREADY     | out |    1|     axis     |  stream_in_32_last_V |    pointer   |
|stream_in_32_TLAST      |  in |    1|     axis     |  stream_in_32_last_V |    pointer   |
|stream_in_32_TUSER      |  in |    1|     axis     |  stream_in_32_user_V |    pointer   |
|stream_out_24_TDATA     | out |   24|     axis     | stream_out_24_data_V |    pointer   |
|stream_out_24_TVALID    | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TREADY    |  in |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TLAST     | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TUSER     | out |    1|     axis     | stream_out_24_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 4, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 5
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 4, D = 5, States = { 11 12 13 14 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
  Pipeline-4 : II = 4, D = 7, States = { 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 27 3 7 11 17 20 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 27 
7 --> 8 
8 --> 9 
9 --> 10 7 
10 --> 27 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 11 
16 --> 27 
17 --> 18 
18 --> 19 17 
19 --> 27 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 20 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 28 [2/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 28 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 29 [1/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 29 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_32_data_V), !map !46"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_32_user_V), !map !52"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_32_last_V), !map !56"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_out_24_data_V), !map !60"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_user_V), !map !66"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_last_V), !map !70"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !74"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pixel_unpack_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:27]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:30]   --->   Operation 39 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:31]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:32]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 96, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:33]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "switch i32 %mode_read, label %.loopexit [
    i32 0, label %hls_label_0.preheader
    i32 1, label %hls_label_1.preheader
    i32 2, label %hls_label_2.preheader
    i32 3, label %hls_label_3.preheader
    i32 4, label %hls_label_4.preheader
  ]" [pixel_unpack/pixel_unpack.cpp:36]   --->   Operation 43 'switch' <Predicate = true> <Delay = 1.30>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_4" [pixel_unpack/pixel_unpack.cpp:105]   --->   Operation 44 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_3" [pixel_unpack/pixel_unpack.cpp:88]   --->   Operation 45 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_2" [pixel_unpack/pixel_unpack.cpp:71]   --->   Operation 46 'br' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_1" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 47 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_0" [pixel_unpack/pixel_unpack.cpp:38]   --->   Operation 48 'br' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_13 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 49 'read' 'empty_13' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_2 = extractvalue { i32, i1, i1 } %empty_13, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 50 'extractvalue' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%user_V_2 = extractvalue { i32, i1, i1 } %empty_13, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 51 'extractvalue' 'user_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%last_2 = extractvalue { i32, i1, i1 } %empty_13, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 52 'extractvalue' 'last_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 8, i32 15)" [pixel_unpack/pixel_unpack.cpp:114]   --->   Operation 53 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 24, i32 31)" [pixel_unpack/pixel_unpack.cpp:115]   --->   Operation 54 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %data_V_2 to i16" [pixel_unpack/pixel_unpack.cpp:115]   --->   Operation 55 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_1, i16 %trunc_ln414)" [pixel_unpack/pixel_unpack.cpp:115]   --->   Operation 56 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_2, i1 %user_V_2, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 16, i32 23)" [pixel_unpack/pixel_unpack.cpp:113]   --->   Operation 58 'partselect' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_2, i1 %user_V_2, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_14_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %p_Result_1, i8 %p_Result_s, i8 %p_Result_9_1)" [pixel_unpack/pixel_unpack.cpp:115]   --->   Operation 60 'bitconcatenate' 'p_Result_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_14_1, i1 false, i1 %last_2)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %last_2, label %.loopexit.loopexit, label %hls_label_4" [pixel_unpack/pixel_unpack.cpp:105]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [pixel_unpack/pixel_unpack.cpp:105]   --->   Operation 63 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:106]   --->   Operation 64 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_14_1, i1 false, i1 %last_2)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_8)" [pixel_unpack/pixel_unpack.cpp:121]   --->   Operation 66 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_11 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 68 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%data_V_1 = extractvalue { i32, i1, i1 } %empty_11, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 69 'extractvalue' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%user_V_1 = extractvalue { i32, i1, i1 } %empty_11, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 70 'extractvalue' 'user_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%last_1 = extractvalue { i32, i1, i1 } %empty_11, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 71 'extractvalue' 'last_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln647_5 = trunc i32 %data_V_1 to i16" [pixel_unpack/pixel_unpack.cpp:96]   --->   Operation 72 'trunc' 'trunc_ln647_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln414_4 = zext i16 %trunc_ln647_5 to i24" [pixel_unpack/pixel_unpack.cpp:96]   --->   Operation 73 'zext' 'zext_ln414_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_4, i1 %user_V_1, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_7_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_1, i32 16, i32 31)" [pixel_unpack/pixel_unpack.cpp:96]   --->   Operation 75 'partselect' 'p_Result_7_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_4, i1 %user_V_1, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln414_5 = zext i16 %p_Result_7_1 to i24" [pixel_unpack/pixel_unpack.cpp:96]   --->   Operation 77 'zext' 'zext_ln414_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_5, i1 false, i1 %last_1)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %last_1, label %.loopexit.loopexit68, label %hls_label_3" [pixel_unpack/pixel_unpack.cpp:88]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [pixel_unpack/pixel_unpack.cpp:88]   --->   Operation 80 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:89]   --->   Operation 81 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_5, i1 false, i1 %last_1)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)" [pixel_unpack/pixel_unpack.cpp:102]   --->   Operation 83 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 85 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%data_V = extractvalue { i32, i1, i1 } %empty_9, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 86 'extractvalue' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%user_V = extractvalue { i32, i1, i1 } %empty_9, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 87 'extractvalue' 'user_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%last = extractvalue { i32, i1, i1 } %empty_9, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 88 'extractvalue' 'last' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln647_4 = trunc i32 %data_V to i8" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 89 'trunc' 'trunc_ln647_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i8 %trunc_ln647_4 to i24" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 90 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414, i1 %user_V, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_5_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 8, i32 15)" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 92 'partselect' 'p_Result_5_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_5_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 16, i32 23)" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 93 'partselect' 'p_Result_5_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_5_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 24, i32 31)" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 94 'partselect' 'p_Result_5_3' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414, i1 %user_V, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 95 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i8 %p_Result_5_1 to i24" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 96 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_1, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 98 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_1, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 98 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i8 %p_Result_5_2 to i24" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 99 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_2, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 100 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_2, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 101 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i8 %p_Result_5_3 to i24" [pixel_unpack/pixel_unpack.cpp:79]   --->   Operation 102 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_3, i1 false, i1 %last)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %last, label %.loopexit.loopexit69, label %hls_label_2" [pixel_unpack/pixel_unpack.cpp:71]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [pixel_unpack/pixel_unpack.cpp:71]   --->   Operation 105 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:72]   --->   Operation 106 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_3, i1 false, i1 %last)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 107 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)" [pixel_unpack/pixel_unpack.cpp:85]   --->   Operation 108 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%empty_7 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 110 'read' 'empty_7' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1, i1 } %empty_7, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 111 'extractvalue' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%stream_in_32_user_V_3 = extractvalue { i32, i1, i1 } %empty_7, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 112 'extractvalue' 'stream_in_32_user_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%stream_in_32_last_V_3 = extractvalue { i32, i1, i1 } %empty_7, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 113 'extractvalue' 'stream_in_32_last_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i32 %p_Val2_s to i24" [pixel_unpack/pixel_unpack.cpp:62]   --->   Operation 114 'trunc' 'trunc_ln647_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647_3, i1 %stream_in_32_user_V_3, i1 %stream_in_32_last_V_3)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %stream_in_32_last_V_3, label %.loopexit.loopexit70, label %hls_label_1" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_unpack/pixel_unpack.cpp:59]   --->   Operation 117 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:60]   --->   Operation 118 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647_3, i1 %stream_in_32_user_V_3, i1 %stream_in_32_last_V_3)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 119 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)" [pixel_unpack/pixel_unpack.cpp:68]   --->   Operation 120 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 122 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%stream_in_32_data_V_s = extractvalue { i32, i1, i1 } %empty, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 123 'extractvalue' 'stream_in_32_data_V_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %stream_in_32_data_V_s to i24" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 124 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stream_in_32_data_V_s, i32 24, i32 31)" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 126 'read' 'empty_4' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%stream_in_32_data_V_1 = extractvalue { i32, i1, i1 } %empty_4, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 127 'extractvalue' 'stream_in_32_data_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i32 %stream_in_32_data_V_1 to i16" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 128 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %stream_in_32_data_V_1, i32 16, i32 31)" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 129 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.97>
ST_22 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln718_1)   --->   "%stream_in_32_user_V_s = extractvalue { i32, i1, i1 } %empty, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 130 'extractvalue' 'stream_in_32_user_V_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%stream_in_32_last_V_s = extractvalue { i32, i1, i1 } %empty, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 131 'extractvalue' 'stream_in_32_last_V_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln718_1)   --->   "%stream_in_32_user_V_1 = extractvalue { i32, i1, i1 } %empty_4, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 132 'extractvalue' 'stream_in_32_user_V_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%stream_in_32_last_V_1 = extractvalue { i32, i1, i1 } %empty_4, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 133 'extractvalue' 'stream_in_32_last_V_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%empty_5 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 134 'read' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%stream_in_32_data_V_2 = extractvalue { i32, i1, i1 } %empty_5, 0" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 135 'extractvalue' 'stream_in_32_data_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln718_1)   --->   "%stream_in_32_user_V_2 = extractvalue { i32, i1, i1 } %empty_5, 1" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 136 'extractvalue' 'stream_in_32_user_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%stream_in_32_last_V_2 = extractvalue { i32, i1, i1 } %empty_5, 2" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 137 'extractvalue' 'stream_in_32_last_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln718_1)   --->   "%or_ln718 = or i1 %stream_in_32_user_V_1, %stream_in_32_user_V_2" [pixel_unpack/pixel_unpack.cpp:45]   --->   Operation 138 'or' 'or_ln718' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln718_1 = or i1 %or_ln718, %stream_in_32_user_V_s" [pixel_unpack/pixel_unpack.cpp:45]   --->   Operation 139 'or' 'or_ln718_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%or_ln46 = or i1 %stream_in_32_last_V_1, %stream_in_32_last_V_2" [pixel_unpack/pixel_unpack.cpp:46]   --->   Operation 140 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln46_1 = or i1 %or_ln46, %stream_in_32_last_V_s" [pixel_unpack/pixel_unpack.cpp:46]   --->   Operation 141 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647, i1 %or_ln718_1, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 142 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i32 %stream_in_32_data_V_2 to i8" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 143 'trunc' 'trunc_ln647_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %stream_in_32_data_V_2, i32 8, i32 31)" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 144 'partselect' 'p_Result_3_3' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 145 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647, i1 %or_ln718_1, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 145 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_3_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %trunc_ln647_1, i8 %tmp_1)" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 146 'bitconcatenate' 'p_Result_3_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_1, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 147 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 6> <Delay = 0.00>
ST_24 : Operation 148 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_1, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_3_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_2, i16 %tmp_3)" [pixel_unpack/pixel_unpack.cpp:50]   --->   Operation 149 'bitconcatenate' 'p_Result_3_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_2, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 150 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 151 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_2, i1 false, i1 false)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 151 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 152 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_3, i1 false, i1 %or_ln46_1)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 152 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %or_ln46_1, label %.loopexit.loopexit71, label %hls_label_0" [pixel_unpack/pixel_unpack.cpp:38]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [pixel_unpack/pixel_unpack.cpp:38]   --->   Operation 154 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_unpack/pixel_unpack.cpp:39]   --->   Operation 155 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_3, i1 false, i1 %or_ln46_1)" [pixel_unpack/pixel_unpack.cpp:25]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [pixel_unpack/pixel_unpack.cpp:56]   --->   Operation 157 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 158 'br' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [pixel_unpack/pixel_unpack.cpp:124]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_32_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mode_read             (read           ) [ 0011111111111111111111111111]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
spectopmodule_ln0     (spectopmodule  ) [ 0000000000000000000000000000]
specinterface_ln27    (specinterface  ) [ 0000000000000000000000000000]
specclockdomain_ln30  (specclockdomain) [ 0000000000000000000000000000]
specinterface_ln31    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln32    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln33    (specinterface  ) [ 0000000000000000000000000000]
switch_ln36           (switch         ) [ 0000000000000000000000000000]
br_ln105              (br             ) [ 0000000000000000000000000000]
br_ln88               (br             ) [ 0000000000000000000000000000]
br_ln71               (br             ) [ 0000000000000000000000000000]
br_ln59               (br             ) [ 0000000000000000000000000000]
br_ln38               (br             ) [ 0000000000000000000000000000]
empty_13              (read           ) [ 0000000000000000000000000000]
data_V_2              (extractvalue   ) [ 0000000000000000000000000000]
user_V_2              (extractvalue   ) [ 0000100000000000000000000000]
last_2                (extractvalue   ) [ 0001110000000000000000000000]
p_Result_s            (partselect     ) [ 0000100000000000000000000000]
p_Result_1            (partselect     ) [ 0000100000000000000000000000]
trunc_ln414           (trunc          ) [ 0000000000000000000000000000]
p_Result_2            (bitconcatenate ) [ 0000100000000000000000000000]
p_Result_9_1          (partselect     ) [ 0000100000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
p_Result_14_1         (bitconcatenate ) [ 0001010000000000000000000000]
br_ln105              (br             ) [ 0000000000000000000000000000]
tmp_8                 (specregionbegin) [ 0000000000000000000000000000]
specpipeline_ln106    (specpipeline   ) [ 0000000000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
empty_14              (specregionend  ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
empty_11              (read           ) [ 0000000000000000000000000000]
data_V_1              (extractvalue   ) [ 0000000000000000000000000000]
user_V_1              (extractvalue   ) [ 0000000010000000000000000000]
last_1                (extractvalue   ) [ 0000000111000000000000000000]
trunc_ln647_5         (trunc          ) [ 0000000000000000000000000000]
zext_ln414_4          (zext           ) [ 0000000010000000000000000000]
p_Result_7_1          (partselect     ) [ 0000000010000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
zext_ln414_5          (zext           ) [ 0000000101000000000000000000]
br_ln88               (br             ) [ 0000000000000000000000000000]
tmp_7                 (specregionbegin) [ 0000000000000000000000000000]
specpipeline_ln89     (specpipeline   ) [ 0000000000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
empty_12              (specregionend  ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
empty_9               (read           ) [ 0000000000000000000000000000]
data_V                (extractvalue   ) [ 0000000000000000000000000000]
user_V                (extractvalue   ) [ 0000000000001000000000000000]
last                  (extractvalue   ) [ 0000000000011111000000000000]
trunc_ln647_4         (trunc          ) [ 0000000000000000000000000000]
zext_ln414            (zext           ) [ 0000000000001000000000000000]
p_Result_5_1          (partselect     ) [ 0000000000001000000000000000]
p_Result_5_2          (partselect     ) [ 0000000000001100000000000000]
p_Result_5_3          (partselect     ) [ 0000000000001110000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
zext_ln414_1          (zext           ) [ 0000000000000100000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
zext_ln414_2          (zext           ) [ 0000000000000010000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
zext_ln414_3          (zext           ) [ 0000000000010001000000000000]
br_ln71               (br             ) [ 0000000000000000000000000000]
tmp_6                 (specregionbegin) [ 0000000000000000000000000000]
specpipeline_ln72     (specpipeline   ) [ 0000000000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
empty_10              (specregionend  ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
empty_7               (read           ) [ 0000000000000000000000000000]
p_Val2_s              (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_user_V_3 (extractvalue   ) [ 0000000000000000011000000000]
stream_in_32_last_V_3 (extractvalue   ) [ 0000000000000000011000000000]
trunc_ln647_3         (trunc          ) [ 0000000000000000011000000000]
br_ln59               (br             ) [ 0000000000000000000000000000]
tmp_5                 (specregionbegin) [ 0000000000000000000000000000]
specpipeline_ln60     (specpipeline   ) [ 0000000000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
empty_8               (specregionend  ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
empty                 (read           ) [ 0000000000000000000001100000]
stream_in_32_data_V_s (extractvalue   ) [ 0000000000000000000000000000]
trunc_ln647           (trunc          ) [ 0000000000000000000001110000]
tmp_1                 (partselect     ) [ 0000000000000000000001110000]
empty_4               (read           ) [ 0000000000000000000000100000]
stream_in_32_data_V_1 (extractvalue   ) [ 0000000000000000000000000000]
trunc_ln647_1         (trunc          ) [ 0000000000000000000000110000]
tmp_3                 (partselect     ) [ 0000000000000000000010111000]
stream_in_32_user_V_s (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_last_V_s (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_user_V_1 (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_last_V_1 (extractvalue   ) [ 0000000000000000000000000000]
empty_5               (read           ) [ 0000000000000000000000000000]
stream_in_32_data_V_2 (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_user_V_2 (extractvalue   ) [ 0000000000000000000000000000]
stream_in_32_last_V_2 (extractvalue   ) [ 0000000000000000000000000000]
or_ln718              (or             ) [ 0000000000000000000000000000]
or_ln718_1            (or             ) [ 0000000000000000000000010000]
or_ln46               (or             ) [ 0000000000000000000000000000]
or_ln46_1             (or             ) [ 0000000000000000000011111110]
trunc_ln647_2         (trunc          ) [ 0000000000000000000010011000]
p_Result_3_3          (partselect     ) [ 0000000000000000000011111110]
write_ln25            (write          ) [ 0000000000000000000000000000]
p_Result_3_1          (bitconcatenate ) [ 0000000000000000000010001000]
write_ln25            (write          ) [ 0000000000000000000000000000]
p_Result_3_2          (bitconcatenate ) [ 0000000000000000000001000100]
write_ln25            (write          ) [ 0000000000000000000000000000]
br_ln38               (br             ) [ 0000000000000000000000000000]
tmp                   (specregionbegin) [ 0000000000000000000000000000]
specpipeline_ln39     (specpipeline   ) [ 0000000000000000000000000000]
write_ln25            (write          ) [ 0000000000000000000000000000]
empty_6               (specregionend  ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
ret_ln124             (ret            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_32_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_32_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_32_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_24_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_24_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="34" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="1" slack="0"/>
<pin id="109" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/3 empty_11/7 empty_9/11 empty_7/17 empty/20 empty_4/21 empty_5/22 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="0" index="4" bw="24" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/3 write_ln25/4 write_ln25/7 write_ln25/8 write_ln25/11 write_ln25/12 write_ln25/13 write_ln25/14 write_ln25/17 write_ln25/22 write_ln25/23 write_ln25/24 write_ln25/25 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="34" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_V_2/3 data_V_1/7 data_V/11 p_Val2_s/17 stream_in_32_data_V_s/20 stream_in_32_data_V_1/21 stream_in_32_data_V_2/22 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="34" slack="0"/>
<pin id="135" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="user_V_2/3 user_V_1/7 user_V/11 stream_in_32_user_V_3/17 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="last_2/3 last_1/7 last/11 stream_in_32_last_V_3/17 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 p_Result_5_1/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="0" index="3" bw="6" slack="0"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 p_Result_5_3/11 tmp_1/20 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="0" index="3" bw="6" slack="0"/>
<pin id="168" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_1/3 p_Result_5_2/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_1/7 tmp_3/21 "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s p_Result_5_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 p_Result_5_3 tmp_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9_1 p_Result_5_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7_1 tmp_3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln414_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_14_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="1"/>
<pin id="215" dir="0" index="2" bw="8" slack="1"/>
<pin id="216" dir="0" index="3" bw="8" slack="1"/>
<pin id="217" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln647_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_5/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln414_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln414_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_5/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln647_4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_4/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln414_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln414_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln414_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2"/>
<pin id="253" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln414_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln647_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_3/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln647_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/20 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln647_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/21 "/>
</bind>
</comp>

<comp id="274" class="1004" name="stream_in_32_user_V_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="34" slack="2"/>
<pin id="276" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_user_V_s/22 "/>
</bind>
</comp>

<comp id="277" class="1004" name="stream_in_32_last_V_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="34" slack="2"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_last_V_s/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="stream_in_32_user_V_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="34" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_user_V_1/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="stream_in_32_last_V_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="34" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_last_V_1/22 "/>
</bind>
</comp>

<comp id="286" class="1004" name="stream_in_32_user_V_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="34" slack="0"/>
<pin id="288" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_user_V_2/22 "/>
</bind>
</comp>

<comp id="290" class="1004" name="stream_in_32_last_V_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="34" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_32_last_V_2/22 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln718_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln718/22 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln718_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln718_1/22 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln46_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/22 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln46_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/22 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln647_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_2/22 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_3_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_3/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Result_3_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="2"/>
<pin id="336" dir="0" index="2" bw="8" slack="3"/>
<pin id="337" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_1/23 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_3_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2"/>
<pin id="344" dir="0" index="2" bw="16" slack="3"/>
<pin id="345" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_2/24 "/>
</bind>
</comp>

<comp id="349" class="1005" name="mode_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="8"/>
<pin id="351" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="user_V_2_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_V_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="last_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_Result_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="1"/>
<pin id="365" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_Result_14_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="1"/>
<pin id="370" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="user_V_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_V_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="last_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="zext_ln414_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="zext_ln414_5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="1"/>
<pin id="390" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="user_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_V "/>
</bind>
</comp>

<comp id="398" class="1005" name="last_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="3"/>
<pin id="400" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="403" class="1005" name="zext_ln414_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="1"/>
<pin id="405" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln414_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="1"/>
<pin id="410" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="zext_ln414_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="1"/>
<pin id="415" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="zext_ln414_3_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="1"/>
<pin id="420" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="stream_in_32_user_V_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_32_user_V_3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="stream_in_32_last_V_3_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_32_last_V_3 "/>
</bind>
</comp>

<comp id="433" class="1005" name="trunc_ln647_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="1"/>
<pin id="435" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="empty_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="34" slack="2"/>
<pin id="440" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln647_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="2"/>
<pin id="446" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="449" class="1005" name="empty_4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="1"/>
<pin id="451" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty_4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln647_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="2"/>
<pin id="457" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln647_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="or_ln718_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln718_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="or_ln46_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="3"/>
<pin id="467" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln46_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln647_2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln647_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Result_3_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="3"/>
<pin id="477" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_3_3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_Result_3_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="1"/>
<pin id="482" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_Result_3_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="1"/>
<pin id="487" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="132"><net_src comp="104" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="104" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="141"><net_src comp="104" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="129" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="129" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="129" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="179"><net_src comp="84" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="129" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="143" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="153" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="163" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="173" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="129" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="153" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="114" pin=4"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="187" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="183" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="191" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="222"><net_src comp="212" pin="4"/><net_sink comp="114" pin=4"/></net>

<net id="226"><net_src comp="129" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="235"><net_src comp="195" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="240"><net_src comp="129" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="249"><net_src comp="183" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="254"><net_src comp="191" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="259"><net_src comp="187" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="264"><net_src comp="129" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="269"><net_src comp="129" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="129" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="289"><net_src comp="104" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="104" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="280" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="274" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="114" pin=5"/></net>

<net id="311"><net_src comp="283" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="277" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="129" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="92" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="129" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="338"><net_src comp="94" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="187" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="114" pin=4"/></net>

<net id="346"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="195" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="114" pin=4"/></net>

<net id="352"><net_src comp="98" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="133" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="361"><net_src comp="138" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="366"><net_src comp="203" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="371"><net_src comp="212" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="376"><net_src comp="133" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="381"><net_src comp="138" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="386"><net_src comp="227" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="391"><net_src comp="232" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="396"><net_src comp="133" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="401"><net_src comp="138" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="406"><net_src comp="241" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="411"><net_src comp="246" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="416"><net_src comp="251" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="421"><net_src comp="256" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="426"><net_src comp="133" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="431"><net_src comp="138" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="436"><net_src comp="261" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="441"><net_src comp="104" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="447"><net_src comp="266" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="452"><net_src comp="104" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="458"><net_src comp="270" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="463"><net_src comp="300" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="468"><net_src comp="313" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="473"><net_src comp="319" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="478"><net_src comp="323" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="483"><net_src comp="333" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="488"><net_src comp="341" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="114" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_data_V | {4 5 8 9 12 13 14 15 18 23 24 25 26 }
	Port: stream_out_24_user_V | {4 5 8 9 12 13 14 15 18 23 24 25 26 }
	Port: stream_out_24_last_V | {4 5 8 9 12 13 14 15 18 23 24 25 26 }
 - Input state : 
	Port: pixel_unpack : stream_in_32_data_V | {3 7 11 17 20 21 22 }
	Port: pixel_unpack : stream_in_32_user_V | {3 7 11 17 20 21 22 }
	Port: pixel_unpack : stream_in_32_last_V | {3 7 11 17 20 21 22 }
	Port: pixel_unpack : mode | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		p_Result_s : 1
		p_Result_1 : 1
		trunc_ln414 : 1
		p_Result_2 : 2
		write_ln25 : 3
		p_Result_9_1 : 1
	State 4
		write_ln25 : 1
	State 5
		empty_14 : 1
	State 6
	State 7
		trunc_ln647_5 : 1
		zext_ln414_4 : 2
		write_ln25 : 3
		p_Result_7_1 : 1
	State 8
		write_ln25 : 1
	State 9
		empty_12 : 1
	State 10
	State 11
		trunc_ln647_4 : 1
		zext_ln414 : 2
		write_ln25 : 3
		p_Result_5_1 : 1
		p_Result_5_2 : 1
		p_Result_5_3 : 1
	State 12
		write_ln25 : 1
	State 13
		write_ln25 : 1
	State 14
		write_ln25 : 1
	State 15
		empty_10 : 1
	State 16
	State 17
		trunc_ln647_3 : 1
		write_ln25 : 2
		br_ln59 : 1
	State 18
		empty_8 : 1
	State 19
	State 20
		trunc_ln647 : 1
		tmp_1 : 1
	State 21
		trunc_ln647_1 : 1
		tmp_3 : 1
	State 22
		or_ln718 : 1
		or_ln718_1 : 1
		or_ln46 : 1
		or_ln46_1 : 1
		write_ln25 : 1
		trunc_ln647_2 : 1
		p_Result_3_3 : 1
	State 23
		write_ln25 : 1
	State 24
		write_ln25 : 1
	State 25
	State 26
		empty_6 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        or_ln718_fu_294       |    0    |    2    |
|    or    |       or_ln718_1_fu_300      |    0    |    2    |
|          |        or_ln46_fu_307        |    0    |    2    |
|          |       or_ln46_1_fu_313       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_98        |    0    |    0    |
|          |        grp_read_fu_104       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_114       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_129          |    0    |    0    |
|          |          grp_fu_133          |    0    |    0    |
|          |          grp_fu_138          |    0    |    0    |
|          | stream_in_32_user_V_s_fu_274 |    0    |    0    |
|extractvalue| stream_in_32_last_V_s_fu_277 |    0    |    0    |
|          | stream_in_32_user_V_1_fu_280 |    0    |    0    |
|          | stream_in_32_last_V_1_fu_283 |    0    |    0    |
|          | stream_in_32_user_V_2_fu_286 |    0    |    0    |
|          | stream_in_32_last_V_2_fu_290 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_143          |    0    |    0    |
|          |          grp_fu_153          |    0    |    0    |
|partselect|          grp_fu_163          |    0    |    0    |
|          |          grp_fu_173          |    0    |    0    |
|          |      p_Result_3_3_fu_323     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln414_fu_199      |    0    |    0    |
|          |     trunc_ln647_5_fu_223     |    0    |    0    |
|          |     trunc_ln647_4_fu_237     |    0    |    0    |
|   trunc  |     trunc_ln647_3_fu_261     |    0    |    0    |
|          |      trunc_ln647_fu_266      |    0    |    0    |
|          |     trunc_ln647_1_fu_270     |    0    |    0    |
|          |     trunc_ln647_2_fu_319     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_2_fu_203      |    0    |    0    |
|bitconcatenate|     p_Result_14_1_fu_212     |    0    |    0    |
|          |      p_Result_3_1_fu_333     |    0    |    0    |
|          |      p_Result_3_2_fu_341     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      zext_ln414_4_fu_227     |    0    |    0    |
|          |      zext_ln414_5_fu_232     |    0    |    0    |
|   zext   |       zext_ln414_fu_241      |    0    |    0    |
|          |      zext_ln414_1_fu_246     |    0    |    0    |
|          |      zext_ln414_2_fu_251     |    0    |    0    |
|          |      zext_ln414_3_fu_256     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    8    |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       empty_4_reg_449       |   34   |
|        empty_reg_438        |   34   |
|        last_1_reg_378       |    1   |
|        last_2_reg_358       |    1   |
|         last_reg_398        |    1   |
|      mode_read_reg_349      |   32   |
|      or_ln46_1_reg_465      |    1   |
|      or_ln718_1_reg_460     |    1   |
|    p_Result_14_1_reg_368    |   24   |
|      p_Result_2_reg_363     |   24   |
|     p_Result_3_1_reg_480    |   24   |
|     p_Result_3_2_reg_485    |   24   |
|     p_Result_3_3_reg_475    |   24   |
|           reg_183           |    8   |
|           reg_187           |    8   |
|           reg_191           |    8   |
|           reg_195           |   16   |
|stream_in_32_last_V_3_reg_428|    1   |
|stream_in_32_user_V_3_reg_423|    1   |
|    trunc_ln647_1_reg_455    |   16   |
|    trunc_ln647_2_reg_470    |    8   |
|    trunc_ln647_3_reg_433    |   24   |
|     trunc_ln647_reg_444     |   24   |
|       user_V_1_reg_373      |    1   |
|       user_V_2_reg_353      |    1   |
|        user_V_reg_393       |    1   |
|     zext_ln414_1_reg_408    |   24   |
|     zext_ln414_2_reg_413    |   24   |
|     zext_ln414_3_reg_418    |   24   |
|     zext_ln414_4_reg_383    |   24   |
|     zext_ln414_5_reg_388    |   24   |
|      zext_ln414_reg_403     |   24   |
+-----------------------------+--------+
|            Total            |   486  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_114 |  p4  |  24  |  24  |   576  ||   113   |
| grp_write_fu_114 |  p5  |   8  |   1  |    8   ||    41   |
| grp_write_fu_114 |  p6  |   7  |   1  |    7   ||    38   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   591  ||  6.4451 ||   192   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   192  |
|  Register |    -   |   486  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   486  |   200  |
+-----------+--------+--------+--------+
