{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710224268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710224268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:30:24 2012 " "Processing started: Mon Oct 08 17:30:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710224268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710224268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710224268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349710224549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen-struct " "Found design unit 1: pwm_gen-struct" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_gen_rtl " "Found design unit 2: pwm_gen_rtl" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225161 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349710225161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349710225161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-bhv " "Found design unit 1: interface-bhv" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interface-rtl " "Found design unit 2: interface-rtl" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225163 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349710225163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349710225163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-bhv " "Found design unit 1: demux-bhv" {  } { { "demux.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225165 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349710225165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349710225165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "counter.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225167 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349710225167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349710225167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_block.vhd 3 1 " "Found 3 design units, including 1 entities, in source file compare_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_block-bhv " "Found design unit 1: compare_block-bhv" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compare_block-rtl " "Found design unit 2: compare_block-rtl" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349710225169 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_block " "Found entity 1: compare_block" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349710225169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349710225169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_gen " "Elaborating entity \"pwm_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1349710225203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:pwm_counter A:bhv " "Elaborating entity \"counter\" using architecture \"A:bhv\" for hierarchy \"counter:pwm_counter\"" {  } { { "pwm_gen.vhd" "pwm_counter" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349710225205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interface interface:data_interface A:rtl " "Elaborating entity \"interface\" using architecture \"A:rtl\" for hierarchy \"interface:data_interface\"" {  } { { "pwm_gen.vhd" "data_interface" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349710225206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compare_block compare_block:\\pwm_compare_blocks:0:pwm_x A:rtl " "Elaborating entity \"compare_block\" using architecture \"A:rtl\" for hierarchy \"compare_block:\\pwm_compare_blocks:0:pwm_x\"" {  } { { "pwm_gen.vhd" "\\pwm_compare_blocks:0:pwm_x" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349710225207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "demux demux:value_demux A:bhv " "Elaborating entity \"demux\" using architecture \"A:bhv\" for hierarchy \"demux:value_demux\"" {  } { { "pwm_gen.vhd" "value_demux" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349710225210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "demux demux:signal_demux A:bhv " "Elaborating entity \"demux\" using architecture \"A:bhv\" for hierarchy \"demux:signal_demux\"" {  } { { "pwm_gen.vhd" "signal_demux" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349710225211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1349710225645 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1349710225645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1349710225645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1349710225645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710225708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:30:25 2012 " "Processing ended: Mon Oct 08 17:30:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710225708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710225708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710225708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710225708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710226637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710226637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:30:26 2012 " "Processing started: Mon Oct 08 17:30:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710226637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710226637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710226637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349710226741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_gen EPM2210F324C3 " "Selected device EPM2210F324C3 for design \"pwm_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1349710226744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710226797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710226797 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1349710226864 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1349710226874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1349710227014 ""}
{ "Info" "ISTA_SDC_FOUND" "pwm_gen.sdc " "Reading SDC File: 'pwm_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1349710227109 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "" 0 -1 1349710227112 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1349710227115 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710227115 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710227115 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000          clk " " 125.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710227115 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000     data_clk " "1000.000     data_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710227115 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710227115 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1349710227118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1349710227118 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349710227135 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K13 " "Automatically promoted signal \"clk\" to use Global clock in PIN K13" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710227140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "data_clk Global clock in PIN J13 " "Automatically promoted some destinations of signal \"data_clk\" to use Global clock in PIN J13" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|reset_int " "Destination \"interface:data_interface\|reset_int\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[0\] " "Destination \"interface:data_interface\|data_rdy_buff\[0\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[1\] " "Destination \"interface:data_interface\|data_rdy_buff\[1\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""}  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710227140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "compare_block:\\pwm_compare_blocks:3:pwm_x\|reset_internal Global clock " "Automatically promoted some destinations of signal \"compare_block:\\pwm_compare_blocks:3:pwm_x\|reset_internal\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710227140 ""}  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 101 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710227140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "interface:data_interface\|reset_int Global clock " "Automatically promoted signal \"interface:data_interface\|reset_int\" to use Global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710227141 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349710227141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1349710227142 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1349710227155 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1349710227155 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1349710227178 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1349710227178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1349710227178 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1349710227178 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710227194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1349710227340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710227438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1349710227441 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1349710227630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710227630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1349710227652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1349710227897 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1349710227897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710227967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1349710227969 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1349710227969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1349710227969 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1349710227995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710228073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:30:28 2012 " "Processing ended: Mon Oct 08 17:30:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710228073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710228073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710228073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710228073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710229158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710229159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:30:28 2012 " "Processing started: Mon Oct 08 17:30:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710229159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710229159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710229159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710229214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710229214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:30:28 2012 " "Processing started: Mon Oct 08 17:30:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710229214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710229214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_gen -c pwm_gen " "Command: quartus_sta pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710229215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1349710229297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349710229474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1349710229524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710229529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710229529 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1349710229533 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1349710229583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710229675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:30:29 2012 " "Processing ended: Mon Oct 08 17:30:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710229675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710229675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710229675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710229675 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1349710229887 ""}
{ "Info" "ISTA_SDC_FOUND" "pwm_gen.sdc " "Reading SDC File: 'pwm_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1349710229930 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "" 0 -1 1349710229933 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1349710229938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 60.090 " "Worst-case setup slack is 60.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.090         0.000 clk  " "   60.090         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  994.465         0.000 data_clk  " "  994.465         0.000 data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349710229950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 clk  " "    0.524         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 data_clk  " "    0.883         0.000 data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349710229952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 56.784 " "Worst-case recovery slack is 56.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.784         0.000 data_clk  " "   56.784         0.000 data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.794         0.000 clk  " "   56.794         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349710229954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 67.337 " "Worst-case removal slack is 67.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.337         0.000 data_clk  " "   67.337         0.000 data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.476         0.000 clk  " "   67.476         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349710229956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 62.334 " "Worst-case minimum pulse width slack is 62.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.334         0.000 clk  " "   62.334         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.834         0.000 data_clk  " "  499.834         0.000 data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349710229958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349710229958 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1349710230025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1349710230098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1349710230098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710230159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:30:30 2012 " "Processing ended: Mon Oct 08 17:30:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710230159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710230159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710230159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710230159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710231152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710231152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:30:31 2012 " "Processing started: Mon Oct 08 17:30:31 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710231152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710231152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710231153 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "pwm_gen.vho pwm_gen_vhd.sdo D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/simulation/modelsim/ simulation " "Generated files \"pwm_gen.vho\" and \"pwm_gen_vhd.sdo\" in directory \"D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1 1349710231538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710231564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:30:31 2012 " "Processing ended: Mon Oct 08 17:30:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710231564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710231564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710231564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710231564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1349710232163 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710232163 ""}
