<stg><name>conv_last</name>


<trans_list>

<trans id="389" from="1" to="2">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="2" to="13">
<condition id="348">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="2" to="3">
<condition id="359">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="3" to="4">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="4" to="5">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="5" to="6">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="6" to="7">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="7" to="8">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="8" to="9">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="9" to="10">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="10" to="11">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="11" to="12">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="2">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="13" to="14">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="14" to="17">
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="14" to="15">
<condition id="363">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="15" to="16">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="16" to="14">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="17" to="18">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="18" to="19">
<condition id="321">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="18" to="24">
<condition id="338">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="19" to="20">
<condition id="323">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="19" to="18">
<condition id="336">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="20" to="21">
<condition id="325">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="20" to="19">
<condition id="334">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="21" to="22">
<condition id="326">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="20">
<condition id="332">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="22" to="23">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="23" to="21">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="24" to="28">
<condition id="364">
<or_exp><and_exp><literal name="exitcond_flatten16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="24" to="25">
<condition id="368">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="25" to="26">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="26" to="27">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="27" to="24">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader78.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 98304, [19 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader78.preheader:1  %conv_last_weight_V9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_V9)

]]></Node>
<StgValue><ssdm name="conv_last_weight_V9_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:2  %weight_temp_0_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78.preheader:3  %weight_temp_0_0_0_1 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:4  %weight_temp_1_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:5  %weight_temp_2_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:6  %weight_temp_3_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:7  %weight_temp_4_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:8  %weight_temp_5_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:9  %weight_temp_6_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
.preheader78.preheader:10  %weight_temp_7_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.preheader78.preheader:11  store i8 0, i8* %weight_temp_0_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:12  br label %.preheader77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader77:0  %indvar_flatten = phi i17 [ 0, %.preheader78.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader77:1  %i = phi i10 [ 0, %.preheader78.preheader ], [ %i_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader77:2  %j = phi i8 [ 0, %.preheader78.preheader ], [ %j_3, %0 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader77:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -32768

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader77:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader77:5  br i1 %exitcond_flatten, label %.preheader74.preheader, label %.preheader77.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader77.preheader:0  %i_3 = add i10 1, %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:2  %exitcond = icmp eq i8 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader77.preheader:3  %j_mid2 = select i1 %exitcond, i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader77.preheader:4  %i_cast_mid2_v = select i1 %exitcond, i10 %i_3, i10 %i

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="10">
<![CDATA[
.preheader77.preheader:11  %tmp = trunc i10 %i_cast_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader77.preheader:12  %newIndex_cast_mid2_v = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_cast_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex_cast_mid2_v"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader77.preheader:33  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str305)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader77.preheader:37  switch i3 %tmp, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str305, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %j_3 = add i8 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader77.preheader:5  %tmp_559 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i_cast_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="18">
<![CDATA[
.preheader77.preheader:6  %p_shl2_cast = zext i18 %tmp_559 to i19

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader77.preheader:7  %tmp_560 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %i_cast_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="16">
<![CDATA[
.preheader77.preheader:8  %p_shl3_cast = zext i16 %tmp_560 to i19

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader77.preheader:9  %tmp_561 = sub i19 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="19">
<![CDATA[
.preheader77.preheader:10  %tmp_701_cast = sext i19 %tmp_561 to i20

]]></Node>
<StgValue><ssdm name="tmp_701_cast"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="8">
<![CDATA[
.preheader77.preheader:18  %j_cast_cast = zext i8 %j_mid2 to i20

]]></Node>
<StgValue><ssdm name="j_cast_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader77.preheader:19  %tmp_565 = add i20 %j_cast_cast, %tmp_701_cast

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="20">
<![CDATA[
.preheader77.preheader:20  %tmp_705_cast = sext i20 %tmp_565 to i32

]]></Node>
<StgValue><ssdm name="tmp_705_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader77.preheader:21  %sum = add i32 %tmp_705_cast, %conv_last_weight_V9_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader77.preheader:22  %weight_V_addr = getelementptr i8* %weight_V, i32 %sum

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader77.preheader:35  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:36  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader77.preheader:1  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98304, i64 98304, i64 98304)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader77.preheader:13  %tmp_562 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex_cast_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader77.preheader:14  %tmp_563 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex_cast_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="13">
<![CDATA[
.preheader77.preheader:15  %p_shl1_cast = zext i13 %tmp_563 to i15

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader77.preheader:16  %tmp_564 = sub i15 %tmp_562, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="8">
<![CDATA[
.preheader77.preheader:17  %j_cast_cast1 = zext i8 %j_mid2 to i15

]]></Node>
<StgValue><ssdm name="j_cast_cast1"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader77.preheader:23  %tmp_566 = add i15 %j_cast_cast1, %tmp_564

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="15">
<![CDATA[
.preheader77.preheader:24  %tmp_706_cast = sext i15 %tmp_566 to i32

]]></Node>
<StgValue><ssdm name="tmp_706_cast"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:25  %weight_temp_5_0_0_1 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:26  %weight_temp_2_0_0_1 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_1"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:27  %weight_temp_4_0_0_1 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_1"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:28  %weight_temp_1_0_0_1 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_1"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:29  %weight_temp_0_0_0_2 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_2"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:30  %weight_temp_3_0_0_1 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:31  %weight_temp_6_0_0_1 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77.preheader:32  %weight_temp_7_0_0_1 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i32 0, i32 %tmp_706_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_1"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader77.preheader:34  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch6:0  store i8 %weight_V_addr_read, i8* %weight_temp_6_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch5:0  store i8 %weight_V_addr_read, i8* %weight_temp_5_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch4:0  store i8 %weight_V_addr_read, i8* %weight_temp_4_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch3:0  store i8 %weight_V_addr_read, i8* %weight_temp_3_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch2:0  store i8 %weight_V_addr_read, i8* %weight_temp_2_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch1:0  store i8 %weight_V_addr_read, i8* %weight_temp_1_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch0:0  store i8 %weight_V_addr_read, i8* %weight_temp_0_0_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch7:0  store i8 %weight_V_addr_read, i8* %weight_temp_7_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader74:0  %indvar_flatten10 = phi i14 [ %indvar_flatten_next1, %1 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader74:1  %i_1 = phi i10 [ %i_1_cast9_mid2_v, %1 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader74:2  %indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %1 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader74:3  %j_1 = phi i3 [ %j_1_cast8_mid2, %1 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader74:4  %k = phi i3 [ %k_2, %1 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74:5  %exitcond_flatten14 = icmp eq i14 %indvar_flatten10, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74:6  %indvar_flatten_next1 = add i14 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:7  br i1 %exitcond_flatten14, label %.preheader73.preheader, label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader76:2  %exitcond_flatten15 = icmp eq i6 %indvar_flatten6, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten6_op = add i6 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6_op"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next7 = select i1 %exitcond_flatten15, i6 1, i6 %indvar_flatten6_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="123" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
<literal name="exitcond_flatten15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader76:0  %i_4 = add i10 1, %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader76:3  %j_1_mid = select i1 %exitcond_flatten15, i3 0, i3 %j_1

]]></Node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader76:4  %i_1_cast9_mid2_v = select i1 %exitcond_flatten15, i10 %i_4, i10 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast9_mid2_v"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
.preheader76:5  %i_1_cast9_mid2 = zext i10 %i_1_cast9_mid2_v to i32

]]></Node>
<StgValue><ssdm name="i_1_cast9_mid2"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="10">
<![CDATA[
.preheader76:6  %tmp_678 = trunc i10 %i_1_cast9_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader76:7  %newIndex2_cast_mid2_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_1_cast9_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex2_cast_mid2_s"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader76:10  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten15, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader76:11  %exitcond43 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond43"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader76:12  %exitcond60_mid = and i1 %exitcond43, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond60_mid"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader76:13  %j_4 = add i3 1, %j_1_mid

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader76:14  %tmp_568 = or i1 %exitcond60_mid, %exitcond_flatten15

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader76:15  %k_mid2 = select i1 %tmp_568, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader76:16  %j_1_cast8_mid2 = select i1 %exitcond60_mid, i3 %j_4, i3 %j_1_mid

]]></Node>
<StgValue><ssdm name="j_1_cast8_mid2"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader76:31  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str316)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:33  %bias_V_addr = getelementptr [512 x i8]* %bias_V, i32 0, i32 %i_1_cast9_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
.preheader76:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader76:35  switch i3 %tmp_678, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str316, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %k_2 = add i3 %k_mid2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:1  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader76:8  %tmp_567 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex2_cast_mid2_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="9">
<![CDATA[
.preheader76:9  %tmp_708_cast = zext i9 %tmp_567 to i10

]]></Node>
<StgValue><ssdm name="tmp_708_cast"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="3">
<![CDATA[
.preheader76:17  %j_1_cast8_mid2_cast = zext i3 %j_1_cast8_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_1_cast8_mid2_cast"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader76:18  %tmp_569 = add i10 %tmp_708_cast, %j_1_cast8_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader76:19  %tmp_712_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_569, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_712_cast"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="3">
<![CDATA[
.preheader76:20  %k_cast7_cast = zext i3 %k_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_cast7_cast"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader76:21  %tmp_570 = add i12 %tmp_712_cast, %k_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
.preheader76:22  %tmp_713_cast = zext i12 %tmp_570 to i32

]]></Node>
<StgValue><ssdm name="tmp_713_cast"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:23  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:24  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:25  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:26  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:27  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:28  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:29  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader76:30  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_713_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader76:32  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="9">
<![CDATA[
.preheader76:34  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_678" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %bias_V_load, i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_678" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_678" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %bias_V_load, i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_678" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_678" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %bias_V_load, i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_678" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_678" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %bias_V_load, i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_678" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_678" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %bias_V_load, i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_678" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %bias_V_load, i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_678" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %bias_V_load, i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_678" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_678" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %bias_V_load, i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_678" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:0  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader73:0  %h = phi i3 [ %h_33, %.preheader73.loopexit ], [ 0, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="3">
<![CDATA[
.preheader73:1  %h_cast6_cast1 = zext i3 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast6_cast1"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="3">
<![CDATA[
.preheader73:2  %h_cast6_cast = zext i3 %h to i11

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader73:3  %exitcond44 = icmp eq i3 %h, -4

]]></Node>
<StgValue><ssdm name="exitcond44"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader73:4  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader73:5  %h_33 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_33"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader73:6  br i1 %exitcond44, label %.preheader.preheader, label %.preheader72.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader72:0  %w = phi i3 [ %w_43, %.preheader72.loopexit ], [ 0, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="3">
<![CDATA[
.preheader72:1  %w_cast5_cast1 = zext i3 %w to i12

]]></Node>
<StgValue><ssdm name="w_cast5_cast1"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="3">
<![CDATA[
.preheader72:2  %w_cast5_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader72:3  %exitcond45 = icmp eq i3 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond45"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader72:4  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader72:5  %w_43 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:6  br i1 %exitcond45, label %.preheader73.loopexit, label %.preheader71.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.loopexit:0  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader71:0  %ci = phi i8 [ %ci_16, %.preheader71.loopexit ], [ 0, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="8">
<![CDATA[
.preheader71:1  %ci_cast4_cast = zext i8 %ci to i15

]]></Node>
<StgValue><ssdm name="ci_cast4_cast"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader71:2  %tmp_575 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="10">
<![CDATA[
.preheader71:3  %tmp_722_cast = zext i10 %tmp_575 to i11

]]></Node>
<StgValue><ssdm name="tmp_722_cast"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader71:4  %tmp_576 = add i11 %h_cast6_cast, %tmp_722_cast

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader71:5  %tmp_725_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_576, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_725_cast"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader71:6  %tmp_577 = add i13 %w_cast5_cast, %tmp_725_cast

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
.preheader71:7  %tmp_726_cast = zext i13 %tmp_577 to i32

]]></Node>
<StgValue><ssdm name="tmp_726_cast"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:8  %input_V_addr = getelementptr [3072 x i8]* %input_V, i32 0, i32 %tmp_726_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader71:9  %exitcond47 = icmp eq i8 %ci, -64

]]></Node>
<StgValue><ssdm name="exitcond47"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:10  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader71:11  %ci_16 = add i8 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_16"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:12  br i1 %exitcond47, label %.preheader72.loopexit, label %.preheader70.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.0.preheader:0  br label %.preheader70.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.loopexit:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader70.0:0  %co = phi i10 [ %co_48_7, %.preheader70.1 ], [ 0, %.preheader70.0.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70.0:1  %empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70.0:2  %exitcond48 = icmp eq i10 %co, -512

]]></Node>
<StgValue><ssdm name="exitcond48"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70.0:3  br i1 %exitcond48, label %.preheader71.loopexit, label %.preheader70.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader70.1:0  %newIndex3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %co, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader70.1:1  %tmp_578 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="9">
<![CDATA[
.preheader70.1:2  %tmp_728_cast = zext i9 %tmp_578 to i10

]]></Node>
<StgValue><ssdm name="tmp_728_cast"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70.1:3  %tmp_579 = add i10 %tmp_728_cast, %h_cast6_cast1

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader70.1:4  %tmp_731_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_579, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_731_cast"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader70.1:5  %tmp_580 = add i12 %tmp_731_cast, %w_cast5_cast1

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="12">
<![CDATA[
.preheader70.1:6  %tmp_732_cast = zext i12 %tmp_580 to i32

]]></Node>
<StgValue><ssdm name="tmp_732_cast"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:7  %conv_last_output_V_5_1 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_1"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:8  %conv_last_output_V_0_1 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_1"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:9  %conv_last_output_V_6_1 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_1"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:10  %conv_last_output_V_2_1 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_1"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:11  %conv_last_output_V_3_1 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_1"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader70.1:12  %tmp_581 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex3, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader70.1:13  %tmp_582 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex3, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="13">
<![CDATA[
.preheader70.1:14  %p_shl5_cast = zext i13 %tmp_582 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70.1:15  %tmp_583 = sub i15 %tmp_581, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70.1:16  %tmp_584 = add i15 %tmp_583, %ci_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="15">
<![CDATA[
.preheader70.1:17  %tmp_736_cast = sext i15 %tmp_584 to i32

]]></Node>
<StgValue><ssdm name="tmp_736_cast"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:18  %weight_temp_5_0_0_2 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_2"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:19  %weight_temp_2_0_0_2 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_2"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:20  %conv_last_output_V_4_1 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_1"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:21  %conv_last_output_V_1_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_1"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:22  %weight_temp_4_0_0_2 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_2"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:23  %weight_temp_1_0_0_2 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_2"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:24  %weight_temp_0_0_0_3 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_3"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:25  %weight_temp_3_0_0_2 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_2"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:26  %conv_last_output_V_7_1 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_732_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_1"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:27  %weight_temp_6_0_0_2 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_2"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.1:28  %weight_temp_7_0_0_2 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i32 0, i32 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_2"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="12">
<![CDATA[
.preheader70.1:30  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:32  %conv_last_output_V_0_2 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:35  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:37  %conv_last_output_V_1_2 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:40  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:42  %conv_last_output_V_2_2 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:45  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:47  %conv_last_output_V_3_2 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:50  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:52  %conv_last_output_V_4_2 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:55  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:57  %conv_last_output_V_5_2 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:60  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:62  %conv_last_output_V_6_2 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:65  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:67  %conv_last_output_V_7_2 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70.1:70  %co_48_7 = add i10 %co, 8

]]></Node>
<StgValue><ssdm name="co_48_7"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.loopexit:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="264" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="12">
<![CDATA[
.preheader70.1:30  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:32  %conv_last_output_V_0_2 = load i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:35  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:37  %conv_last_output_V_1_2 = load i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:40  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:42  %conv_last_output_V_2_2 = load i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:45  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:47  %conv_last_output_V_3_2 = load i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:50  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:52  %conv_last_output_V_4_2 = load i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:55  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:57  %conv_last_output_V_5_2 = load i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:60  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:62  %conv_last_output_V_6_2 = load i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="14">
<![CDATA[
.preheader70.1:65  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="10">
<![CDATA[
.preheader70.1:67  %conv_last_output_V_7_2 = load i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="281" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:31  %tmp_s = mul i8 %weight_temp_0_0_0_4, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:33  %tmp_53 = add i8 %tmp_s, %conv_last_output_V_0_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:34  store i8 %tmp_53, i8* %conv_last_output_V_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:36  %tmp_1 = mul i8 %weight_temp_1_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:38  %tmp_88_1 = add i8 %tmp_1, %conv_last_output_V_1_2

]]></Node>
<StgValue><ssdm name="tmp_88_1"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:39  store i8 %tmp_88_1, i8* %conv_last_output_V_1_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:41  %tmp_2 = mul i8 %weight_temp_2_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:43  %tmp_88_2 = add i8 %tmp_2, %conv_last_output_V_2_2

]]></Node>
<StgValue><ssdm name="tmp_88_2"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:44  store i8 %tmp_88_2, i8* %conv_last_output_V_2_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:46  %tmp_3 = mul i8 %weight_temp_3_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:48  %tmp_88_3 = add i8 %tmp_3, %conv_last_output_V_3_2

]]></Node>
<StgValue><ssdm name="tmp_88_3"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:49  store i8 %tmp_88_3, i8* %conv_last_output_V_3_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:51  %tmp_4 = mul i8 %weight_temp_4_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:53  %tmp_88_4 = add i8 %tmp_4, %conv_last_output_V_4_2

]]></Node>
<StgValue><ssdm name="tmp_88_4"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:54  store i8 %tmp_88_4, i8* %conv_last_output_V_4_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:56  %tmp_5 = mul i8 %weight_temp_5_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:58  %tmp_88_5 = add i8 %tmp_5, %conv_last_output_V_5_2

]]></Node>
<StgValue><ssdm name="tmp_88_5"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:59  store i8 %tmp_88_5, i8* %conv_last_output_V_5_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:61  %tmp_6 = mul i8 %weight_temp_6_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:63  %tmp_88_6 = add i8 %tmp_6, %conv_last_output_V_6_2

]]></Node>
<StgValue><ssdm name="tmp_88_6"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:64  store i8 %tmp_88_6, i8* %conv_last_output_V_6_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:66  %tmp_7 = mul i8 %weight_temp_7_0_0_3, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.1:68  %tmp_88_7 = add i8 %tmp_7, %conv_last_output_V_7_2

]]></Node>
<StgValue><ssdm name="tmp_88_7"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader70.1:69  store i8 %tmp_88_7, i8* %conv_last_output_V_7_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.1:71  br label %.preheader70.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten11 = phi i14 [ %indvar_flatten_next2, %._crit_edge79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i10 [ %arrayNo8_mid2_v, %._crit_edge79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten12 = phi i6 [ %indvar_flatten_next1_7, %._crit_edge79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %j_2 = phi i3 [ %j_2_cast2_mid2, %._crit_edge79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %k_1 = phi i3 [ %k_3, %._crit_edge79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten16 = icmp eq i14 %indvar_flatten11, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next2 = add i14 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten16, label %4, label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader69:0  %i_5 = add i10 1, %i_2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader69:2  %exitcond_flatten17 = icmp eq i6 %indvar_flatten12, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten17"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader69:3  %j_2_mid = select i1 %exitcond_flatten17, i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="j_2_mid"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader69:4  %arrayNo8_mid2_v = select i1 %exitcond_flatten17, i10 %i_5, i10 %i_2

]]></Node>
<StgValue><ssdm name="arrayNo8_mid2_v"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="10">
<![CDATA[
.preheader69:5  %tmp_679 = trunc i10 %arrayNo8_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader69:6  %newIndex9_cast_mid2_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %arrayNo8_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex9_cast_mid2_s"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:9  %not_exitcond_flatten = xor i1 %exitcond_flatten17, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader69:10  %exitcond46 = icmp eq i3 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond46"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:11  %exitcond_mid = and i1 %exitcond46, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:13  %tmp_572 = or i1 %exitcond_mid, %exitcond_flatten17

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader69:14  %k_1_mid2 = select i1 %tmp_572, i3 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge79:2  %indvar_flatten28_op = add i6 %indvar_flatten12, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten28_op"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge79:3  %indvar_flatten_next1_7 = select i1 %exitcond_flatten17, i6 1, i6 %indvar_flatten28_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="327" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader69:12  %j_5 = add i3 1, %j_2_mid

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader69:15  %j_2_cast2_mid2 = select i1 %exitcond_mid, i3 %j_5, i3 %j_2_mid

]]></Node>
<StgValue><ssdm name="j_2_cast2_mid2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader69:30  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str338)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge79:0  %empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str338, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge79:1  %k_3 = add i3 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge79:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader69:7  %tmp_571 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex9_cast_mid2_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="9">
<![CDATA[
.preheader69:8  %tmp_715_cast = zext i9 %tmp_571 to i10

]]></Node>
<StgValue><ssdm name="tmp_715_cast"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="3">
<![CDATA[
.preheader69:16  %j_2_cast2_mid2_cast = zext i3 %j_2_cast2_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_2_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader69:17  %tmp_573 = add i10 %tmp_715_cast, %j_2_cast2_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader69:18  %tmp_719_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_573, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_719_cast"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="3">
<![CDATA[
.preheader69:19  %k_1_cast1_cast = zext i3 %k_1_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_1_cast1_cast"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader69:20  %tmp_574 = add i12 %tmp_719_cast, %k_1_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="12">
<![CDATA[
.preheader69:21  %tmp_720_cast = zext i12 %tmp_574 to i32

]]></Node>
<StgValue><ssdm name="tmp_720_cast"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:22  %conv_last_output_V_5_3 = getelementptr [1024 x i8]* @conv_last_output_V_5, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:23  %conv_last_output_V_0_3 = getelementptr [1024 x i8]* @conv_last_output_V_0, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:24  %conv_last_output_V_6_3 = getelementptr [1024 x i8]* @conv_last_output_V_6, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:25  %conv_last_output_V_2_3 = getelementptr [1024 x i8]* @conv_last_output_V_2, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:26  %conv_last_output_V_3_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:27  %conv_last_output_V_4_3 = getelementptr [1024 x i8]* @conv_last_output_V_4, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:28  %conv_last_output_V_1_3 = getelementptr [1024 x i8]* @conv_last_output_V_1, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:29  %conv_last_output_V_7_3 = getelementptr [1024 x i8]* @conv_last_output_V_7, i32 0, i32 %tmp_720_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:32  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:33  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:34  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:35  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:36  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:37  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:38  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:39  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:1  %empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader69:31  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:32  %conv_last_output_V_0_4 = load i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:33  %conv_last_output_V_1_4 = load i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:34  %conv_last_output_V_2_4 = load i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:35  %conv_last_output_V_3_4 = load i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:36  %conv_last_output_V_4_4 = load i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:37  %conv_last_output_V_5_4 = load i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:38  %conv_last_output_V_6_4 = load i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="10">
<![CDATA[
.preheader69:39  %conv_last_output_V_7_4 = load i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
.preheader69:40  %tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_4, i8 %conv_last_output_V_1_4, i8 %conv_last_output_V_2_4, i8 %conv_last_output_V_3_4, i8 %conv_last_output_V_4_4, i8 %conv_last_output_V_5_4, i8 %conv_last_output_V_6_4, i8 %conv_last_output_V_7_4, i3 %tmp_679)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader69:41  %tmp_680 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_54, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:42  br i1 %tmp_680, label %2, label %._crit_edge79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:0  switch i3 %tmp_679, label %branch725 [
    i3 0, label %branch018
    i3 1, label %branch119
    i3 2, label %branch220
    i3 3, label %branch321
    i3 -4, label %branch422
    i3 -3, label %branch523
    i3 -2, label %branch624
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch624:0  store i8 0, i8* %conv_last_output_V_6_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch624:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch523:0  store i8 0, i8* %conv_last_output_V_5_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch523:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch422:0  store i8 0, i8* %conv_last_output_V_4_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch321:0  store i8 0, i8* %conv_last_output_V_3_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch220:0  store i8 0, i8* %conv_last_output_V_2_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch119:0  store i8 0, i8* %conv_last_output_V_1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch018:0  store i8 0, i8* %conv_last_output_V_0_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch018:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch725:0  store i8 0, i8* %conv_last_output_V_7_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
<literal name="tmp_679" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch725:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
