{"metadata":{"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"modules":[{"name":"VHDLMachines"}],"roleHeading":"Structure","externalID":"s:12VHDLMachines21MachineRepresentationV","symbolKind":"struct","title":"MachineRepresentation","navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}]},"abstract":[{"text":"A struct defining the simplest type of ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" representation.","type":"text"}],"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","relationshipsSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","doc:\/\/VHDLMachines\/Se","doc:\/\/VHDLMachines\/SE","doc:\/\/VHDLMachines\/SQ","doc:\/\/VHDLMachines\/SH","doc:\/\/VHDLMachines\/s8SendableP"],"type":"conformsTo","kind":"relationships","title":"Conforms To"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machinerepresentation"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"},{"content":[{"type":"heading","level":2,"anchor":"overview","text":"Overview"},{"type":"paragraph","inlineContent":[{"type":"text","text":"This structure is similar to the "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" "},{"type":"text","text":"representation from my honours paper "},{"type":"emphasis","inlineContent":[{"text":"High-level Executable Models of Reactive Real-Time Systems with","type":"text"},{"text":" ","type":"text"},{"text":"Logic-Labelled Finite-State Machines and FPGAs","type":"text"}]},{"type":"text","text":" published at ReConfig2018. This format does not contain"},{"type":"text","text":" "},{"type":"text","text":"any inherent fault tolerance, but does provide mechanisms for after statements, suspension and"},{"type":"text","text":" "},{"type":"text","text":"parameterisation. Snapshot semantics are present for both external variables and parameters."}]}],"kind":"content"}],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(from:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(machine:name:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureBody","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureHead","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureName","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/entity","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/includes","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/machine"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/Equatable-Implementations"],"generated":true,"title":"Default Implementations"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/architectureHead":{"title":"architectureHead","url":"\/documentation\/vhdlmachines\/machinerepresentation\/architecturehead","abstract":[{"type":"text","text":"The head of the architecture."}],"role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"kind":"identifier","text":"architectureHead"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier","text":"ArchitectureHead"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureHead","kind":"symbol"},"doc://VHDLMachines/s8SendableP":{"title":"Swift.Sendable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/s8SendableP"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/entity":{"role":"symbol","abstract":[{"type":"text","text":"The entity of the architecture."}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/entity","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"entity"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"}],"type":"topic","url":"\/documentation\/vhdlmachines\/machinerepresentation\/entity","kind":"symbol","title":"entity"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/init(from:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(from:)","url":"\/documentation\/vhdlmachines\/machinerepresentation\/init(from:)","kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"from"},{"kind":"text","text":": any "},{"kind":"typeIdentifier","text":"Decoder","preciseIdentifier":"s:s7DecoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"abstract":[],"type":"topic","title":"init(from:)","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/machine":{"url":"\/documentation\/vhdlmachines\/machinerepresentation\/machine","type":"topic","title":"machine","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"machine"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"}],"kind":"symbol","abstract":[{"type":"text","text":"The machine this representation is for."}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/machine","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/architectureName":{"fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureName"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"architectureName","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureName","url":"\/documentation\/vhdlmachines\/machinerepresentation\/architecturename","kind":"symbol","abstract":[{"type":"text","text":"The name of the architecture."}]},"doc://VHDLMachines/Se":{"title":"Swift.Decodable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/Se"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/architectureBody":{"url":"\/documentation\/vhdlmachines\/machinerepresentation\/architecturebody","role":"symbol","abstract":[{"text":"The body of the architecture.","type":"text"}],"title":"architectureBody","type":"topic","kind":"symbol","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureBody","kind":"identifier"},{"text":": ","kind":"text"},{"text":"AsynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureBody"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/init(machine:name:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"machine","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(machine:name:)","type":"topic","url":"\/documentation\/vhdlmachines\/machinerepresentation\/init(machine:name:)","abstract":[{"text":"Create the machine representation for the given machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(machine:name:)","kind":"symbol"},"doc://VHDLMachines/SH":{"title":"Swift.Hashable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/SH"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/Equatable-Implementations":{"abstract":[],"type":"topic","role":"collectionGroup","url":"\/documentation\/vhdlmachines\/machinerepresentation\/equatable-implementations","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/Equatable-Implementations","title":"Equatable Implementations","kind":"article"},"doc://VHDLMachines/SQ":{"title":"Swift.Equatable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/SQ"},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/SE":{"title":"Swift.Encodable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/SE"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/includes":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"text":"Include","preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"title":"includes","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/includes","url":"\/documentation\/vhdlmachines\/machinerepresentation\/includes","kind":"symbol","abstract":[{"text":"The includes for this representation.","type":"text"}]}}}