

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 22:29:58 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 4.628 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.280 us | 0.280 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       19|       19|         4|          2|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      0|        0|      176|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      120|    -|
|Register             |        -|      -|       68|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       68|      296|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U2  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_337_p2            |     *    |      0|  0|  40|           8|           8|
    |add_ln54_fu_178_p2       |     +    |      0|  0|  12|           4|           1|
    |add_ln57_fu_300_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln60_2_fu_273_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln60_3_fu_244_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln60_4_fu_289_p2     |     +    |      0|  0|  11|           3|           2|
    |add_ln60_5_fu_257_p2     |     +    |      0|  0|  12|           4|           3|
    |i_fu_184_p2              |     +    |      0|  0|   9|           2|           1|
    |j_fu_268_p2              |     +    |      0|  0|   9|           2|           1|
    |sub_ln60_fu_228_p2       |     -    |      0|  0|  15|           5|           5|
    |icmp_ln54_fu_172_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln56_fu_190_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln57_1_fu_204_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln57_fu_196_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 176|          52|          40|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_address0                               |  15|          3|    4|         12|
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_154_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_143_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_165_p4             |   9|          2|    2|          4|
    |b_address0                               |  15|          3|    4|         12|
    |i_0_reg_150                              |   9|          2|    2|          4|
    |indvar_flatten_reg_139                   |   9|          2|    4|          8|
    |j_0_reg_161                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 120|         25|   26|         63|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_load_reg_402                   |   8|   0|    8|          0|
    |add_ln54_reg_357                 |   4|   0|    4|          0|
    |add_ln57_reg_427                 |   5|   0|    5|          0|
    |add_ln60_reg_432                 |  16|   0|   16|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |b_load_reg_407                   |   8|   0|    8|          0|
    |i_0_reg_150                      |   2|   0|    2|          0|
    |icmp_ln54_reg_353                |   1|   0|    1|          0|
    |icmp_ln54_reg_353_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_139           |   4|   0|    4|          0|
    |j_0_reg_161                      |   2|   0|    2|          0|
    |j_reg_412                        |   2|   0|    2|          0|
    |select_ln57_1_reg_370            |   2|   0|    2|          0|
    |select_ln57_reg_362              |   2|   0|    2|          0|
    |sub_ln60_reg_375                 |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  68|   0|   68|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|a_address1    | out |    4|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|b_address1    | out |    4|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

