

================================================================
== Vivado HLS Report for 'ShiftRows'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.850 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       43| 0.190 us | 0.430 us |   19|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       18|       42|  6 ~ 14  |          -|          -|      3|    no    |
        | + Loop 1.1  |        4|       12|         4|          -|          -| 1 ~ 3 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      55|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      86|    -|
|Register         |        -|      -|      29|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      29|     141|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |r_fu_176_p2           |     +    |      0|  0|  12|           3|           1|
    |shift_fu_170_p2       |     +    |      0|  0|  10|           2|           1|
    |icmp_ln85_fu_96_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln86_fu_164_p2   |   icmp   |      0|  0|   9|           3|           3|
    |or_ln321_1_fu_130_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln321_2_fu_145_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln321_fu_115_p2    |    or    |      0|  0|   5|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  55|          26|          14|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |indvars_iv_reg_68  |   9|          2|    3|          6|
    |shift_0_reg_80     |   9|          2|    2|          4|
    |state_V_address0   |  15|          3|    4|         12|
    |state_V_address1   |  15|          3|    4|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  86|         17|   14|         41|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  6|   0|    6|          0|
    |indvars_iv_reg_68       |  3|   0|    3|          0|
    |reg_91                  |  8|   0|    8|          0|
    |shift_0_reg_80          |  2|   0|    2|          0|
    |shift_reg_208           |  2|   0|    2|          0|
    |state_V_addr_1_reg_190  |  2|   0|    4|          2|
    |state_V_addr_2_reg_195  |  2|   0|    4|          2|
    |state_V_addr_3_reg_200  |  2|   0|    4|          2|
    |state_V_addr_reg_185    |  2|   0|    4|          2|
    +------------------------+---+----+-----+-----------+
    |Total                   | 29|   0|   37|          8|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|state_V_address0  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d0        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q0        |  in |    8|  ap_memory |    state_V   |     array    |
|state_V_address1  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce1       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we1       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d1        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q1        |  in |    8|  ap_memory |    state_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

