// Seed: 2097476879
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    output tri0 id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    input tri0 id_13,
    output tri0 id_14
    , id_18,
    input tri0 id_15,
    output wand id_16
);
  assign id_14 = 1'b0;
  assign id_3  = (id_1);
  wor id_19 = 1;
  assign id_18 = 1;
  wire id_20;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  id_3(
      .id_0(), .id_1(id_0), .id_2(1), .id_3(id_0), .id_4(1), .id_5(1), .id_6(1'b0), .id_7(id_0 - 1)
  );
  assign id_0 = 1;
  id_4(
      .id_0(1), .id_1(1)
  ); module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign id_3 = id_3;
endmodule
