

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-6b244a5d3be7811f16c312905c1c7fee137ac7a4_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column dela4273b0b56c8c3fcfd271b1aab25c80d9  /benchmarks/graph_benchmarks_original/pannotia/bc/bc
Extracting PTX file and ptxas options    1: bc.1.sm_75.ptx -arch=sm_75
y
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/bc/bc
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/bc/bc
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/bc/bc
Running md5sum using "md5sum /benchmarks/graph_benchmarks_original/pannotia/bc/bc "
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/bc/bc
Extracting specific PTX file named bc.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8clean_bcPfi : hostFun 0x0x55c57d402360, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z10bfs_kernelPiS_S_PfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16backtrack_kernelPiS_S_PfS0_iiiiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15back_sum_kerneliiPiPfS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14clean_1d_arrayiPiPfS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14clean_2d_arrayPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8clean_bcPfi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8clean_bcPfi' : regs=6, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14clean_2d_arrayPii' : regs=6, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14clean_1d_arrayiPiPfS0_i' : regs=14, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z15back_sum_kerneliiPiPfS0_i' : regs=10, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z16backtrack_kernelPiS_S_PfS0_iiiiS0_' : regs=27, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Kernel '_Z10bfs_kernelPiS_S_PfS_iii' : regs=20, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z14clean_2d_arrayPii : hostFun 0x0x55c57d401f80, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14clean_1d_arrayiPiPfS0_i : hostFun 0x0x55c57d402220, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15back_sum_kerneliiPiPfS0_i : hostFun 0x0x55c57d401e20, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16backtrack_kernelPiS_S_PfS0_iiiiS0_ : hostFun 0x0x55c57d401c40, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bfs_kernelPiS_S_PfS_iii : hostFun 0x0x55c57d402070, fat_cubin_handle = 1
Opening file: ../datasets/coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de228..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de224..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8clean_bcPfi'...
GPGPU-Sim PTX: reconvergence points for _Z8clean_bcPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdd8 (bc.1.sm_75.ptx:677) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (bc.1.sm_75.ptx:686) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8clean_bcPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8clean_bcPfi'.
GPGPU-Sim PTX: pushing kernel '_Z8clean_bcPfi' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8clean_bcPfi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8clean_bcPfi'
Destroy streams for kernel 1: size 0
kernel_name = _Z8clean_bcPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 8783
gpu_sim_insn = 3888492
gpu_ipc =     442.7294
gpu_tot_sim_cycle = 8783
gpu_tot_sim_insn = 3888492
gpu_tot_ipc =     442.7294
gpu_tot_issued_cta = 2337
gpu_occupancy = 92.5437% 
gpu_tot_occupancy = 92.5437% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2564
partiton_level_parallism_total  =       4.2564
partiton_level_parallism_util =      12.8159
partiton_level_parallism_util_total  =      12.8159
L2_BW  =     185.9197 GB/Sec
L2_BW_total  =     185.9197 GB/Sec
gpu_total_sim_rate=277749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[1]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[2]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[3]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[4]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[5]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[6]: Access = 1264, Miss = 1264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[7]: Access = 1264, Miss = 1264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[8]: Access = 1256, Miss = 1256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[9]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[10]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[11]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[12]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[13]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[14]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[15]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[16]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[17]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[18]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[19]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[20]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[21]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[22]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[23]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[24]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[27]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[28]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[29]: Access = 1248, Miss = 1248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_total_cache_accesses = 37384
	L1D_total_cache_misses = 37384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9810
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9810
ctas_completed 2337, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 126, 126, 126, 126, 140, 140, 140, 140, 126, 126, 126, 126, 140, 140, 140, 140, 
gpgpu_n_tot_thrd_icount = 4187584
gpgpu_n_tot_w_icount = 130862
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 37384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 299067
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 598272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17472	W0_Idle:159128	W0_Scoreboard:143094	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:5	W28:0	W29:0	W30:0	W31:0	W32:130857
single_issue_nums: WS0:32718	WS1:32718	WS2:32713	WS3:32713	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1495360 {40:37384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 299072 {8:37384,}
maxmflatency = 518 
max_icnt2mem_latency = 319 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 273 
avg_icnt2mem_latency = 79 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22866 	14416 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25390 	7698 	3108 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33350 	3980 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[1]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
dram[2]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[3]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
dram[4]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[5]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
dram[6]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[7]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
dram[8]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[9]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
dram[10]:        508       500       512       510       518       515       379       378       387       387       301       309       325       326       333       333
dram[11]:        506       329       513       510       516       509       380       378       388       386       309       309       324       325       333       333
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22522 n_nop=22522 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 22522i bk1: 0a 22522i bk2: 0a 22522i bk3: 0a 22522i bk4: 0a 22522i bk5: 0a 22522i bk6: 0a 22522i bk7: 0a 22522i bk8: 0a 22522i bk9: 0a 22522i bk10: 0a 22522i bk11: 0a 22522i bk12: 0a 22522i bk13: 0a 22522i bk14: 0a 22522i bk15: 0a 22522i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 22522 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 22522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22522 
n_nop = 22522 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1556, Miss = 1556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 37384
L2_total_cache_misses = 37384
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37384
icnt_total_pkts_simt_to_mem=37384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 37384
Req_Network_cycles = 8783
Req_Network_injected_packets_per_cycle =       4.2564 
Req_Network_conflicts_per_cycle =       3.0796
Req_Network_conflicts_per_cycle_util =       9.2725
Req_Bank_Level_Parallism =      12.8159
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6708
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1774

Reply_Network_injected_packets_num = 37384
Reply_Network_cycles = 8783
Reply_Network_injected_packets_per_cycle =        4.2564
Reply_Network_conflicts_per_cycle =        0.7636
Reply_Network_conflicts_per_cycle_util =       2.2828
Reply_Bank_Level_Parallism =      12.7243
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0880
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1419
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 277749 (inst/sec)
gpgpu_simulation_rate = 627 (cycle/sec)
gpgpu_silicon_slowdown = 2177033x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de21c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de210..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de208..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de200..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de218..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14clean_1d_arrayiPiPfS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z14clean_1d_arrayiPiPfS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc78 (bc.1.sm_75.ptx:597) @%p1 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (bc.1.sm_75.ptx:625) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcc0 (bc.1.sm_75.ptx:607) @%p2 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (bc.1.sm_75.ptx:625) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xcc8 (bc.1.sm_75.ptx:608) bra.uni BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd00 (bc.1.sm_75.ptx:619) st.global.u32 [%rd2], %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (bc.1.sm_75.ptx:616) bra.uni BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (bc.1.sm_75.ptx:625) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14clean_1d_arrayiPiPfS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14clean_1d_arrayiPiPfS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z14clean_1d_arrayiPiPfS0_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14clean_1d_arrayiPiPfS0_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z14clean_1d_arrayiPiPfS0_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 15099
gpu_sim_insn = 7477574
gpu_ipc =     495.2364
gpu_tot_sim_cycle = 23882
gpu_tot_sim_insn = 11366066
gpu_tot_ipc =     475.9261
gpu_tot_issued_cta = 4674
gpu_occupancy = 90.6959% 
gpu_tot_occupancy = 91.2038% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.4279
partiton_level_parallism_total  =       6.2615
partiton_level_parallism_util =      12.0700
partiton_level_parallism_util_total  =      12.2482
L2_BW  =     324.4511 GB/Sec
L2_BW_total  =     273.5039 GB/Sec
gpu_total_sim_rate=277221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4848, Miss = 4848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3580
	L1D_cache_core[1]: Access = 4704, Miss = 4704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3873
	L1D_cache_core[2]: Access = 4896, Miss = 4896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4393
	L1D_cache_core[3]: Access = 5136, Miss = 5136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4217
	L1D_cache_core[4]: Access = 5184, Miss = 5184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4084
	L1D_cache_core[5]: Access = 5280, Miss = 5280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4381
	L1D_cache_core[6]: Access = 5344, Miss = 5344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5114
	L1D_cache_core[7]: Access = 5440, Miss = 5440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4645
	L1D_cache_core[8]: Access = 5192, Miss = 5192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4350
	L1D_cache_core[9]: Access = 5090, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4116
	L1D_cache_core[10]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4501
	L1D_cache_core[11]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4589
	L1D_cache_core[12]: Access = 4688, Miss = 4688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4417
	L1D_cache_core[13]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4135
	L1D_cache_core[14]: Access = 5168, Miss = 5168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4326
	L1D_cache_core[15]: Access = 4784, Miss = 4784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3714
	L1D_cache_core[16]: Access = 4832, Miss = 4832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4072
	L1D_cache_core[17]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4435
	L1D_cache_core[18]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4652
	L1D_cache_core[19]: Access = 4776, Miss = 4776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4442
	L1D_cache_core[20]: Access = 4944, Miss = 4944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4012
	L1D_cache_core[21]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4437
	L1D_cache_core[22]: Access = 5136, Miss = 5136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4141
	L1D_cache_core[23]: Access = 4656, Miss = 4656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3789
	L1D_cache_core[24]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4008
	L1D_cache_core[25]: Access = 4656, Miss = 4656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3838
	L1D_cache_core[26]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3843
	L1D_cache_core[27]: Access = 4848, Miss = 4848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3785
	L1D_cache_core[28]: Access = 4656, Miss = 4656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4341
	L1D_cache_core[29]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4279
	L1D_total_cache_accesses = 149538
	L1D_total_cache_misses = 149536
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 126509
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149538

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 4674, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
410, 410, 410, 410, 383, 383, 383, 383, 410, 410, 410, 410, 383, 383, 383, 383, 396, 396, 396, 396, 383, 383, 383, 383, 369, 369, 369, 369, 383, 383, 383, 383, 
gpgpu_n_tot_thrd_icount = 12263552
gpgpu_n_tot_w_icount = 383236
gpgpu_n_stall_shd_mem = 25145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 149538
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2093952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25145
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233159	W0_Idle:750715	W0_Scoreboard:271862	W1:6	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:19	W28:0	W29:0	W30:0	W31:5	W32:383206
single_issue_nums: WS0:95823	WS1:95817	WS2:95798	WS3:95798	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981520 {40:149538,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196304 {8:149538,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 501 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 328 
avg_icnt2sh_latency = 34 
mrq_lat_table:1562 	45 	89 	219 	317 	688 	1094 	1480 	2063 	2281 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25595 	78515 	28103 	17325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36827 	32854 	41631 	22371 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58825 	18108 	12622 	14093 	16537 	17352 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	17 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        15        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        13        16        16        16        16        16 
maximum service time to same row:
dram[0]:     11254     11222     10777     10777     10902     10896     10788     10915     12042     12042     11850     11854     11751     11649     11905     11930 
dram[1]:     11228     11194     10896     10907     10838     10896     10765     10789     12074     12120     11811     11948     11828     11856     12146     12175 
dram[2]:     11169     11192     10890     10890     10877     10878     10783     10864     12102     12102     11675     11573     11830     11852     12075     12151 
dram[3]:     11441     11463     10952     10952     10951     10914     10853     10984     12146     12149     11731     11729     11430     11544     12166     12322 
dram[4]:     11407     11440     10950     10975     10905     10905     10786     10875     12148     12148     11773     11858     11798     11984     12194     12205 
dram[5]:     11160     11197     10731     10682     10929     10929     10766     10882     12142     12143     11558     11574     11608     11850     12399     12404 
dram[6]:     11266     11285     10706     10706     10912     10912     10805     10886     12144     12156     11828     11966     11864     11889     12003     12005 
dram[7]:     11480     11480     10789     10789     10993     10924     10899     10936     12146     12166     11662     11663     11479     11676     12133     12066 
dram[8]:     11462     11475     10799     10800     10977     10996     10835     10966     12155     12155     11732     11749     11671     11752     12033     12033 
dram[9]:     11196     11197     10918     10970     10829     10807     10752     10818     12182     12208     11660     11662     11699     11922     12105     12019 
dram[10]:     11226     11226     10798     10761     10869     10869     10817     10879     12204     12216     11711     11721     11735     11746     12061     12060 
dram[11]:     11264     11253     10903     10880     10905     10833     10705     10855     12063     12062     11464     11466     11694     11695     12123     11994 
average row accesses per activate:
dram[0]: 15.750000 15.000000 13.800000 13.000000 20.333334 15.250000 17.000000 13.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[1]: 15.250000 15.250000 16.250000 13.000000 10.166667 15.000000 16.666666 17.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[2]: 15.000000 14.750000 17.000000 17.000000 19.666666 14.500000 16.333334 13.000000 24.000000 24.000000 16.000000 16.000000 24.000000 24.000000 24.000000 24.000000 
dram[3]: 15.500000 15.500000 13.200000 15.500000 19.000000 19.000000 12.750000 12.750000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[4]: 15.500000 15.000000 12.600000 15.000000 19.666666 15.250000 13.250000 13.250000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[5]: 15.250000 15.000000  9.285714 10.333333 20.666666 14.750000 13.250000 13.750000 24.000000 24.000000 12.000000 16.000000 24.000000 24.000000 24.000000 24.000000 
dram[6]: 15.000000 14.750000 13.000000 13.000000 14.500000 14.750000 13.500000 13.750000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[7]: 15.250000 15.250000 12.800000 20.333334 20.333334 15.000000 13.250000 13.250000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[8]: 15.250000 15.000000 13.000000 15.250000 15.250000 14.750000 13.000000 13.250000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[9]: 15.250000 15.000000 16.250000 15.500000 19.666666 20.000000 13.250000 13.250000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[10]: 15.000000 14.750000 13.600000 16.000000 20.000000 14.250000 13.000000 13.500000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 24.000000 
dram[11]: 16.000000 16.000000 17.000000 16.000000 20.333334 20.000000 12.500000 12.750000 24.000000 24.000000 12.000000 16.000000 24.000000 24.000000 24.000000 24.000000 
average row locality = 10303/584 = 17.642124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       252       240       308       300       324       332       204       224       192       192       192       192       192       192       192       192 
dram[1]:       244       244       300       300       332       328       200       204       192       192       192       192       192       192       192       192 
dram[2]:       240       236       292       292       332       332       208       216       192       192       192       192       192       192       192       192 
dram[3]:       248       248       288       296       324       316       204       204       192       192       192       192       192       192       192       192 
dram[4]:       248       240       292       288       320       324       212       216       192       192       192       192       192       192       192       192 
dram[5]:       244       240       296       300       324       320       216       224       192       192       192       192       192       192       192       192 
dram[6]:       240       236       308       304       312       320       216       220       192       192       192       192       192       192       192       192 
dram[7]:       244       244       304       312       320       304       212       212       192       192       192       192       192       192       192       192 
dram[8]:       244       240       308       304       312       316       208       212       192       192       192       192       192       192       192       192 
dram[9]:       244       240       292       292       328       328       212       212       192       192       192       192       192       192       192       192 
dram[10]:       240       236       300       292       324       328       212       220       192       192       192       192       192       192       192       192 
dram[11]:       256       256       304       304       332       324       204       204       192       192       192       192       192       192       192       192 
total dram writes = 44284
bank skew: 332/192 = 1.73
chip skew: 3720/3664 = 1.02
average mf latency per bank:
dram[0]:       1868      1901      1107      1102      1003       934      1597      1396      1881      1872      2071      2119      2157      2211      2277      2276
dram[1]:       1912      1967      1118      1139       927       975      1496      1553      1821      1963      2066      2195      2183      2327      2328      2425
dram[2]:       1991      1989      1185      1164       979       960      1570      1457      1958      1914      2175      2115      2275      2214      2360      2302
dram[3]:       1898      1979      1139      1215       973      1116      1550      1718      1858      2012      2132      2218      2242      2343      2337      2450
dram[4]:       1952      2010      1176      1199      1009      1021      1512      1533      1926      1929      2124      2150      2238      2267      2360      2372
dram[5]:       1984      2000      1203      1191      1037      1062      1530      1493      2027      2017      2231      2200      2304      2284      2406      2408
dram[6]:       1964      1974      1104      1095      1019       963      1444      1413      1841      1874      2042      2068      2148      2141      2310      2275
dram[7]:       2082      2087      1230      1143      1066      1092      1586      1562      1965      1993      2278      2309      2378      2471      2485      2593
dram[8]:       1949      1970      1050      1080      1001      1013      1499      1517      1850      1946      2101      2212      2219      2296      2353      2353
dram[9]:       2020      1956      1215      1090      1012       939      1559      1477      1937      1840      2211      2115      2301      2220      2454      2357
dram[10]:       2096      2134      1161      1212       990      1000      1512      1475      1885      1931      2143      2154      2310      2297      2471      2493
dram[11]:       1890      1744      1153      1036       999       955      1570      1529      1942      1850      2184      2072      2331      2204      2448      2265
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389       805       800      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       735       757      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435       736       731      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442       774       813      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396       751       753      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398       765       748      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433       810       813      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432       772       793       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       741       728      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396       845       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395       761       806      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 23820 -   mf: uid=391454, sid4294967295:w4294967295, part=0, addr=0xc0384000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23724), 
Ready @ 23822 -   mf: uid=391473, sid4294967295:w4294967295, part=0, addr=0xc0139880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23726), 
Ready @ 23833 -   mf: uid=391482, sid4294967295:w4294967295, part=0, addr=0xc013bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23737), 
Ready @ 23834 -   mf: uid=391493, sid4294967295:w4294967295, part=0, addr=0xc0255080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23738), 
Ready @ 23845 -   mf: uid=391508, sid4294967295:w4294967295, part=0, addr=0xc0139800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23749), 
Ready @ 23846 -   mf: uid=391530, sid4294967295:w4294967295, part=0, addr=0xc026d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23750), 
Ready @ 23848 -   mf: uid=391527, sid4294967295:w4294967295, part=0, addr=0xc0255000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23752), 
Ready @ 23859 -   mf: uid=391550, sid4294967295:w4294967295, part=0, addr=0xc013a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23763), 
Ready @ 23864 -   mf: uid=391572, sid4294967295:w4294967295, part=0, addr=0xc026d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23768), 
Ready @ 23864 -   mf: uid=391569, sid4294967295:w4294967295, part=0, addr=0xc026dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23768), 
Ready @ 23869 -   mf: uid=391585, sid4294967295:w4294967295, part=0, addr=0xc013a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23773), 
Ready @ 23878 -   mf: uid=391596, sid4294967295:w4294967295, part=0, addr=0xc0138c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23782), 
Ready @ 23890 -   mf: uid=391589, sid4294967295:w4294967295, part=0, addr=0xc026dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23794), 
Ready @ 23898 -   mf: uid=391611, sid4294967295:w4294967295, part=0, addr=0xc013b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23802), 
Ready @ 23903 -   mf: uid=391615, sid4294967295:w4294967295, part=0, addr=0xc0138c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23807), 
Ready @ 23903 -   mf: uid=391622, sid4294967295:w4294967295, part=0, addr=0xc0253880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23807), 
Ready @ 23915 -   mf: uid=391632, sid4294967295:w4294967295, part=0, addr=0xc013b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23819), 
Ready @ 23916 -   mf: uid=391642, sid4294967295:w4294967295, part=0, addr=0xc0254480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23820), 
Ready @ 23928 -   mf: uid=391656, sid4294967295:w4294967295, part=0, addr=0xc0253800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23832), 
Ready @ 23936 -   mf: uid=391665, sid4294967295:w4294967295, part=0, addr=0xc0375080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23840), 
Ready @ 23940 -   mf: uid=391670, sid4294967295:w4294967295, part=0, addr=0xc0254400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23844), 
Ready @ 23948 -   mf: uid=391680, sid4294967295:w4294967295, part=0, addr=0xc0125480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23852), 
Ready @ 23953 -   mf: uid=391685, sid4294967295:w4294967295, part=0, addr=0xc0138000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23857), 
Ready @ 23961 -   mf: uid=391709, sid4294967295:w4294967295, part=0, addr=0xc026e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23865), 
Ready @ 23965 -   mf: uid=391712, sid4294967295:w4294967295, part=0, addr=0xc0125400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23869), 
Ready @ 23973 -   mf: uid=391724, sid4294967295:w4294967295, part=0, addr=0xc036e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23877), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57702 n_act=64 n_pre=48 n_ref_event=0 n_req=930 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3437 bw_util=0.2245
n_activity=13907 dram_eff=0.9886
bk0: 0a 51715i bk1: 0a 51500i bk2: 0a 51133i bk3: 0a 50724i bk4: 0a 51781i bk5: 0a 51591i bk6: 0a 50509i bk7: 0a 50181i bk8: 0a 52255i bk9: 0a 52186i bk10: 0a 52093i bk11: 0a 51869i bk12: 0a 53258i bk13: 0a 53524i bk14: 0a 51495i bk15: 0a 51518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944573
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.944573
Bank_Level_Parallism = 11.078440
Bank_Level_Parallism_Col = 10.925950
Bank_Level_Parallism_Ready = 8.050320
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.880436 

BW Util details:
bwutil = 0.224490 
total_CMD = 61241 
util_bw = 13745 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 47381 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57702 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3437 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 930 
total_req = 3437 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 3437 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.056123 
Either_Row_CoL_Bus_Util = 0.057788 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.002826 
queue_avg = 12.577783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 23813 -   mf: uid=391452, sid4294967295:w4294967295, part=1, addr=0xc0256900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23717), 
Ready @ 23814 -   mf: uid=391416, sid4294967295:w4294967295, part=1, addr=0xc0256980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23718), 
Ready @ 23830 -   mf: uid=391459, sid4294967295:w4294967295, part=1, addr=0xc0384d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23734), 
Ready @ 23838 -   mf: uid=391446, sid4294967295:w4294967295, part=1, addr=0xc0384180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23742), 
Ready @ 23842 -   mf: uid=391481, sid4294967295:w4294967295, part=1, addr=0xc0384100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23850 -   mf: uid=391462, sid4294967295:w4294967295, part=1, addr=0xc013b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23754), 
Ready @ 23855 -   mf: uid=391494, sid4294967295:w4294967295, part=1, addr=0xc012b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23759), 
Ready @ 23863 -   mf: uid=391483, sid4294967295:w4294967295, part=1, addr=0xc012b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23767), 
Ready @ 23867 -   mf: uid=391506, sid4294967295:w4294967295, part=1, addr=0xc013b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23771), 
Ready @ 23875 -   mf: uid=391520, sid4294967295:w4294967295, part=1, addr=0xc0139980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23779), 
Ready @ 23877 -   mf: uid=391522, sid4294967295:w4294967295, part=1, addr=0xc013a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23781), 
Ready @ 23877 -   mf: uid=391534, sid4294967295:w4294967295, part=1, addr=0xc013a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23781), 
Ready @ 23878 -   mf: uid=391546, sid4294967295:w4294967295, part=1, addr=0xc0139900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23782), 
Ready @ 23889 -   mf: uid=391560, sid4294967295:w4294967295, part=1, addr=0xc0257580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23793), 
Ready @ 23891 -   mf: uid=391563, sid4294967295:w4294967295, part=1, addr=0xc0255100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23795), 
Ready @ 23897 -   mf: uid=391590, sid4294967295:w4294967295, part=1, addr=0xc0255180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23801), 
Ready @ 23897 -   mf: uid=391587, sid4294967295:w4294967295, part=1, addr=0xc026d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23801), 
Ready @ 23915 -   mf: uid=391612, sid4294967295:w4294967295, part=1, addr=0xc0385980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23819), 
Ready @ 23922 -   mf: uid=391602, sid4294967295:w4294967295, part=1, addr=0xc0385900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23826), 
Ready @ 23927 -   mf: uid=391618, sid4294967295:w4294967295, part=1, addr=0xc026dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23831), 
Ready @ 23936 -   mf: uid=391640, sid4294967295:w4294967295, part=1, addr=0xc026dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23840), 
Ready @ 23941 -   mf: uid=391660, sid4294967295:w4294967295, part=1, addr=0xc0138d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23845), 
Ready @ 23954 -   mf: uid=391681, sid4294967295:w4294967295, part=1, addr=0xc0138d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23858), 
Ready @ 23966 -   mf: uid=391701, sid4294967295:w4294967295, part=1, addr=0xc0253980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23870), 
Ready @ 23966 -   mf: uid=391725, sid4294967295:w4294967295, part=1, addr=0xc0253900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23870), 
Ready @ 23974 -   mf: uid=391738, sid4294967295:w4294967295, part=1, addr=0xc0254580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23878), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57715 n_act=64 n_pre=48 n_ref_event=0 n_req=922 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3417 bw_util=0.2232
n_activity=13860 dram_eff=0.9861
bk0: 0a 50921i bk1: 0a 51522i bk2: 0a 51281i bk3: 0a 51351i bk4: 0a 53075i bk5: 0a 53164i bk6: 0a 52862i bk7: 0a 51830i bk8: 0a 53909i bk9: 0a 53194i bk10: 0a 53386i bk11: 0a 52704i bk12: 0a 52906i bk13: 0a 52742i bk14: 0a 51143i bk15: 0a 50858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942890
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.942890
Bank_Level_Parallism = 10.471136
Bank_Level_Parallism_Col = 10.312050
Bank_Level_Parallism_Ready = 7.566998
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.886567 

BW Util details:
bwutil = 0.223184 
total_CMD = 61241 
util_bw = 13667 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 47483 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57715 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3417 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 922 
total_req = 3417 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 3417 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.055796 
Either_Row_CoL_Bus_Util = 0.057576 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000851 
queue_avg = 12.687546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 23798 -   mf: uid=391442, sid4294967295:w4294967295, part=2, addr=0xc0256a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23702), 
Ready @ 23803 -   mf: uid=391492, sid4294967295:w4294967295, part=2, addr=0xc0386680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23707), 
Ready @ 23816 -   mf: uid=391458, sid4294967295:w4294967295, part=2, addr=0xc0384200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23720), 
Ready @ 23824 -   mf: uid=391502, sid4294967295:w4294967295, part=2, addr=0xc0384280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23728), 
Ready @ 23824 -   mf: uid=391475, sid4294967295:w4294967295, part=2, addr=0xc0386600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23728), 
Ready @ 23828 -   mf: uid=391517, sid4294967295:w4294967295, part=2, addr=0xc013b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23732), 
Ready @ 23847 -   mf: uid=391488, sid4294967295:w4294967295, part=2, addr=0xc013b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23751), 
Ready @ 23849 -   mf: uid=391531, sid4294967295:w4294967295, part=2, addr=0xc0139a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23753), 
Ready @ 23860 -   mf: uid=391538, sid4294967295:w4294967295, part=2, addr=0xc0139a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23764), 
Ready @ 23861 -   mf: uid=391541, sid4294967295:w4294967295, part=2, addr=0xc013a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23765), 
Ready @ 23863 -   mf: uid=391555, sid4294967295:w4294967295, part=2, addr=0xc0255e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23767), 
Ready @ 23875 -   mf: uid=391553, sid4294967295:w4294967295, part=2, addr=0xc0255e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23779), 
Ready @ 23877 -   mf: uid=391564, sid4294967295:w4294967295, part=2, addr=0xc013a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23781), 
Ready @ 23888 -   mf: uid=391575, sid4294967295:w4294967295, part=2, addr=0xc0257680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23792), 
Ready @ 23899 -   mf: uid=391574, sid4294967295:w4294967295, part=2, addr=0xc0255200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23803), 
Ready @ 23900 -   mf: uid=391586, sid4294967295:w4294967295, part=2, addr=0xc026d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23804), 
Ready @ 23902 -   mf: uid=391591, sid4294967295:w4294967295, part=2, addr=0xc026d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23806), 
Ready @ 23911 -   mf: uid=391597, sid4294967295:w4294967295, part=2, addr=0xc0255280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23815), 
Ready @ 23924 -   mf: uid=391613, sid4294967295:w4294967295, part=2, addr=0xc026de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23828), 
Ready @ 23931 -   mf: uid=391630, sid4294967295:w4294967295, part=2, addr=0xc0385a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23835), 
Ready @ 23936 -   mf: uid=391633, sid4294967295:w4294967295, part=2, addr=0xc0257600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23840), 
Ready @ 23944 -   mf: uid=391648, sid4294967295:w4294967295, part=2, addr=0xc026de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23848), 
Ready @ 23949 -   mf: uid=391651, sid4294967295:w4294967295, part=2, addr=0xc0254600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23853), 
Ready @ 23956 -   mf: uid=391663, sid4294967295:w4294967295, part=2, addr=0xc0254680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23860), 
Ready @ 23961 -   mf: uid=391671, sid4294967295:w4294967295, part=2, addr=0xc0385a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23865), 
Ready @ 23969 -   mf: uid=391687, sid4294967295:w4294967295, part=2, addr=0xc0138e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23873), 
Ready @ 23973 -   mf: uid=391691, sid4294967295:w4294967295, part=2, addr=0xc0138e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23877), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57724 n_act=64 n_pre=48 n_ref_event=0 n_req=921 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3410 bw_util=0.2227
n_activity=13810 dram_eff=0.9877
bk0: 0a 51489i bk1: 0a 51865i bk2: 0a 51235i bk3: 0a 50337i bk4: 0a 51262i bk5: 0a 51231i bk6: 0a 51618i bk7: 0a 50573i bk8: 0a 53251i bk9: 0a 52963i bk10: 0a 53480i bk11: 0a 53347i bk12: 0a 53287i bk13: 0a 53129i bk14: 0a 51956i bk15: 0a 51149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943991
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.943991
Bank_Level_Parallism = 10.821931
Bank_Level_Parallism_Col = 10.665670
Bank_Level_Parallism_Ready = 7.855425
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.890330 

BW Util details:
bwutil = 0.222727 
total_CMD = 61241 
util_bw = 13640 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 47503 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57724 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3410 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 921 
total_req = 3410 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 3410 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.055682 
Either_Row_CoL_Bus_Util = 0.057429 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001422 
queue_avg = 12.685195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 23783 -   mf: uid=391358, sid4294967295:w4294967295, part=3, addr=0xc0256b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23687), 
Ready @ 23791 -   mf: uid=391385, sid4294967295:w4294967295, part=3, addr=0xc0256b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23695), 
Ready @ 23797 -   mf: uid=391376, sid4294967295:w4294967295, part=3, addr=0xc0385b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23701), 
Ready @ 23797 -   mf: uid=391398, sid4294967295:w4294967295, part=3, addr=0xc0385b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23701), 
Ready @ 23800 -   mf: uid=391401, sid4294967295:w4294967295, part=3, addr=0xc013b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23704), 
Ready @ 23812 -   mf: uid=391419, sid4294967295:w4294967295, part=3, addr=0xc0386700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23716), 
Ready @ 23817 -   mf: uid=391423, sid4294967295:w4294967295, part=3, addr=0xc0386780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23721), 
Ready @ 23825 -   mf: uid=391428, sid4294967295:w4294967295, part=3, addr=0xc013b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23729), 
Ready @ 23830 -   mf: uid=391431, sid4294967295:w4294967295, part=3, addr=0xc013cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23734), 
Ready @ 23837 -   mf: uid=391443, sid4294967295:w4294967295, part=3, addr=0xc013cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23741), 
Ready @ 23842 -   mf: uid=391453, sid4294967295:w4294967295, part=3, addr=0xc013a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23842 -   mf: uid=391471, sid4294967295:w4294967295, part=3, addr=0xc0255f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23864 -   mf: uid=391484, sid4294967295:w4294967295, part=3, addr=0xc0255f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23768), 
Ready @ 23865 -   mf: uid=391495, sid4294967295:w4294967295, part=3, addr=0xc013a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23769), 
Ready @ 23866 -   mf: uid=391509, sid4294967295:w4294967295, part=3, addr=0xc0384380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23770), 
Ready @ 23866 -   mf: uid=391547, sid4294967295:w4294967295, part=3, addr=0xc0139b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23770), 
Ready @ 23867 -   mf: uid=391556, sid4294967295:w4294967295, part=3, addr=0xc0139b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23771), 
Ready @ 23878 -   mf: uid=391554, sid4294967295:w4294967295, part=3, addr=0xc0384300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23782), 
Ready @ 23890 -   mf: uid=391577, sid4294967295:w4294967295, part=3, addr=0xc0255380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23794), 
Ready @ 23891 -   mf: uid=391594, sid4294967295:w4294967295, part=3, addr=0xc026d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23795), 
Ready @ 23900 -   mf: uid=391592, sid4294967295:w4294967295, part=3, addr=0xc026d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23804), 
Ready @ 23911 -   mf: uid=391603, sid4294967295:w4294967295, part=3, addr=0xc0257700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23815), 
Ready @ 23914 -   mf: uid=391604, sid4294967295:w4294967295, part=3, addr=0xc0257780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23818), 
Ready @ 23924 -   mf: uid=391638, sid4294967295:w4294967295, part=3, addr=0xc0255300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23828), 
Ready @ 23924 -   mf: uid=391645, sid4294967295:w4294967295, part=3, addr=0xc013bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23828), 
Ready @ 23947 -   mf: uid=391659, sid4294967295:w4294967295, part=3, addr=0xc013bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23851), 
Ready @ 23952 -   mf: uid=391661, sid4294967295:w4294967295, part=3, addr=0xc0254780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23856), 
Ready @ 23952 -   mf: uid=391672, sid4294967295:w4294967295, part=3, addr=0xc0254700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23856), 
Ready @ 23961 -   mf: uid=391697, sid4294967295:w4294967295, part=3, addr=0xc0129f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23865), 
Ready @ 23973 -   mf: uid=391704, sid4294967295:w4294967295, part=3, addr=0xc0129f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23877), 
Ready @ 23975 -   mf: uid=391716, sid4294967295:w4294967295, part=3, addr=0xc0138f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23879), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57742 n_act=63 n_pre=47 n_ref_event=0 n_req=916 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3396 bw_util=0.2218
n_activity=13880 dram_eff=0.9787
bk0: 0a 51434i bk1: 0a 51572i bk2: 0a 51352i bk3: 0a 51540i bk4: 0a 52900i bk5: 0a 52699i bk6: 0a 51886i bk7: 0a 51470i bk8: 0a 54379i bk9: 0a 54993i bk10: 0a 53663i bk11: 0a 53524i bk12: 0a 52963i bk13: 0a 52163i bk14: 0a 50720i bk15: 0a 50447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944836
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.944836
Bank_Level_Parallism = 10.444193
Bank_Level_Parallism_Col = 10.290181
Bank_Level_Parallism_Ready = 7.572395
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.861265 

BW Util details:
bwutil = 0.221812 
total_CMD = 61241 
util_bw = 13584 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 47523 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57742 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3396 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 916 
total_req = 3396 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 3396 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.055453 
Either_Row_CoL_Bus_Util = 0.057135 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002001 
queue_avg = 12.614833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 23796 -   mf: uid=391380, sid4294967295:w4294967295, part=4, addr=0xc0385c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23700), 
Ready @ 23808 -   mf: uid=391387, sid4294967295:w4294967295, part=4, addr=0xc013b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23712), 
Ready @ 23812 -   mf: uid=391402, sid4294967295:w4294967295, part=4, addr=0xc013b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23716), 
Ready @ 23813 -   mf: uid=391405, sid4294967295:w4294967295, part=4, addr=0xc0384400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23717), 
Ready @ 23820 -   mf: uid=391420, sid4294967295:w4294967295, part=4, addr=0xc0386880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23724), 
Ready @ 23825 -   mf: uid=391424, sid4294967295:w4294967295, part=4, addr=0xc0386800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23729), 
Ready @ 23825 -   mf: uid=391432, sid4294967295:w4294967295, part=4, addr=0xc013cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23729), 
Ready @ 23826 -   mf: uid=391434, sid4294967295:w4294967295, part=4, addr=0xc013cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23730), 
Ready @ 23827 -   mf: uid=391444, sid4294967295:w4294967295, part=4, addr=0xc0257880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23731), 
Ready @ 23827 -   mf: uid=391448, sid4294967295:w4294967295, part=4, addr=0xc013a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23731), 
Ready @ 23837 -   mf: uid=391467, sid4294967295:w4294967295, part=4, addr=0xc013a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23741), 
Ready @ 23842 -   mf: uid=391485, sid4294967295:w4294967295, part=4, addr=0xc0139c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23855 -   mf: uid=391489, sid4294967295:w4294967295, part=4, addr=0xc0384480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23759), 
Ready @ 23862 -   mf: uid=391510, sid4294967295:w4294967295, part=4, addr=0xc0256c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23766), 
Ready @ 23867 -   mf: uid=391512, sid4294967295:w4294967295, part=4, addr=0xc0139c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23771), 
Ready @ 23875 -   mf: uid=391535, sid4294967295:w4294967295, part=4, addr=0xc026d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23779), 
Ready @ 23879 -   mf: uid=391548, sid4294967295:w4294967295, part=4, addr=0xc026d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23783), 
Ready @ 23898 -   mf: uid=391561, sid4294967295:w4294967295, part=4, addr=0xc0257800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23802), 
Ready @ 23900 -   mf: uid=391559, sid4294967295:w4294967295, part=4, addr=0xc0256c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23804), 
Ready @ 23900 -   mf: uid=391570, sid4294967295:w4294967295, part=4, addr=0xc0255400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23804), 
Ready @ 23915 -   mf: uid=391588, sid4294967295:w4294967295, part=4, addr=0xc0255480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23819), 
Ready @ 23917 -   mf: uid=391601, sid4294967295:w4294967295, part=4, addr=0xc0139000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23821), 
Ready @ 23933 -   mf: uid=391652, sid4294967295:w4294967295, part=4, addr=0xc013c080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23837), 
Ready @ 23934 -   mf: uid=391643, sid4294967295:w4294967295, part=4, addr=0xc012a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23838), 
Ready @ 23947 -   mf: uid=391667, sid4294967295:w4294967295, part=4, addr=0xc0385080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23851), 
Ready @ 23954 -   mf: uid=391688, sid4294967295:w4294967295, part=4, addr=0xc013c000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23858), 
Ready @ 23956 -   mf: uid=391694, sid4294967295:w4294967295, part=4, addr=0xc0139080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23860), 
Ready @ 23956 -   mf: uid=391702, sid4294967295:w4294967295, part=4, addr=0xc0254800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23860), 
Ready @ 23967 -   mf: uid=391722, sid4294967295:w4294967295, part=4, addr=0xc0254880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23871), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57735 n_act=64 n_pre=48 n_ref_event=0 n_req=919 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3400 bw_util=0.2221
n_activity=13832 dram_eff=0.9832
bk0: 0a 52174i bk1: 0a 51664i bk2: 0a 50842i bk3: 0a 50793i bk4: 0a 52781i bk5: 0a 52095i bk6: 0a 52058i bk7: 0a 52017i bk8: 0a 53099i bk9: 0a 52813i bk10: 0a 53692i bk11: 0a 53474i bk12: 0a 52794i bk13: 0a 52735i bk14: 0a 51770i bk15: 0a 51785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943860
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.943860
Bank_Level_Parallism = 10.544344
Bank_Level_Parallism_Col = 10.387661
Bank_Level_Parallism_Ready = 7.637353
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.903030 

BW Util details:
bwutil = 0.222073 
total_CMD = 61241 
util_bw = 13597 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 47546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3400 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 919 
total_req = 3400 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 3400 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.055518 
Either_Row_CoL_Bus_Util = 0.057249 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.001711 
queue_avg = 12.588152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 23828 -   mf: uid=391417, sid4294967295:w4294967295, part=5, addr=0xc013cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23732), 
Ready @ 23829 -   mf: uid=391412, sid4294967295:w4294967295, part=5, addr=0xc013cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23733), 
Ready @ 23841 -   mf: uid=391435, sid4294967295:w4294967295, part=5, addr=0xc0385100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23745), 
Ready @ 23842 -   mf: uid=391438, sid4294967295:w4294967295, part=5, addr=0xc0385d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23853 -   mf: uid=391450, sid4294967295:w4294967295, part=5, addr=0xc0257900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23757), 
Ready @ 23856 -   mf: uid=391463, sid4294967295:w4294967295, part=5, addr=0xc0257980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23760), 
Ready @ 23867 -   mf: uid=391486, sid4294967295:w4294967295, part=5, addr=0xc0385d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23771), 
Ready @ 23869 -   mf: uid=391516, sid4294967295:w4294967295, part=5, addr=0xc0256d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23773), 
Ready @ 23871 -   mf: uid=391532, sid4294967295:w4294967295, part=5, addr=0xc0139d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23775), 
Ready @ 23881 -   mf: uid=391542, sid4294967295:w4294967295, part=5, addr=0xc013a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23785), 
Ready @ 23882 -   mf: uid=391562, sid4294967295:w4294967295, part=5, addr=0xc0256d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23882 -   mf: uid=391582, sid4294967295:w4294967295, part=5, addr=0xc0139d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23892 -   mf: uid=391605, sid4294967295:w4294967295, part=5, addr=0xc013a900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23796), 
Ready @ 23908 -   mf: uid=391627, sid4294967295:w4294967295, part=5, addr=0xc026d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23812), 
Ready @ 23917 -   mf: uid=391626, sid4294967295:w4294967295, part=5, addr=0xc026d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23821), 
Ready @ 23918 -   mf: uid=391644, sid4294967295:w4294967295, part=5, addr=0xc0255580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23822), 
Ready @ 23926 -   mf: uid=391646, sid4294967295:w4294967295, part=5, addr=0xc0255500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23830), 
Ready @ 23935 -   mf: uid=391673, sid4294967295:w4294967295, part=5, addr=0xc0124180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23839), 
Ready @ 23940 -   mf: uid=391669, sid4294967295:w4294967295, part=5, addr=0xc0124100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23844), 
Ready @ 23941 -   mf: uid=391682, sid4294967295:w4294967295, part=5, addr=0xc0138580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23845), 
Ready @ 23952 -   mf: uid=391689, sid4294967295:w4294967295, part=5, addr=0xc0138500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23856), 
Ready @ 23954 -   mf: uid=391700, sid4294967295:w4294967295, part=5, addr=0xc026ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23858), 
Ready @ 23964 -   mf: uid=391699, sid4294967295:w4294967295, part=5, addr=0xc026e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23868), 
Ready @ 23966 -   mf: uid=391714, sid4294967295:w4294967295, part=5, addr=0xc026e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23870), 
Ready @ 23977 -   mf: uid=391710, sid4294967295:w4294967295, part=5, addr=0xc0253d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23881), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57700 n_act=70 n_pre=54 n_ref_event=0 n_req=925 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3423 bw_util=0.2236
n_activity=13923 dram_eff=0.9834
bk0: 0a 51617i bk1: 0a 51267i bk2: 0a 51136i bk3: 0a 51443i bk4: 0a 51845i bk5: 0a 51430i bk6: 0a 50042i bk7: 0a 50844i bk8: 0a 53840i bk9: 0a 54042i bk10: 0a 53718i bk11: 0a 52889i bk12: 0a 54180i bk13: 0a 53540i bk14: 0a 52530i bk15: 0a 50973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936121
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.936121
Bank_Level_Parallism = 10.560099
Bank_Level_Parallism_Col = 10.372803
Bank_Level_Parallism_Ready = 7.618867
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.872802 

BW Util details:
bwutil = 0.223576 
total_CMD = 61241 
util_bw = 13691 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 47445 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 58 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57700 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3423 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 925 
total_req = 3423 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 3423 
Row_Bus_Util =  0.002025 
CoL_Bus_Util = 0.055894 
Either_Row_CoL_Bus_Util = 0.057821 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.001694 
queue_avg = 12.591140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5911
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 23771 -   mf: uid=391413, sid4294967295:w4294967295, part=6, addr=0xc013c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23675), 
Ready @ 23772 -   mf: uid=391403, sid4294967295:w4294967295, part=6, addr=0xc0384680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23676), 
Ready @ 23796 -   mf: uid=391429, sid4294967295:w4294967295, part=6, addr=0xc0384600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23700), 
Ready @ 23797 -   mf: uid=391439, sid4294967295:w4294967295, part=6, addr=0xc013ce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23701), 
Ready @ 23808 -   mf: uid=391460, sid4294967295:w4294967295, part=6, addr=0xc0385200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23712), 
Ready @ 23819 -   mf: uid=391472, sid4294967295:w4294967295, part=6, addr=0xc0385280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23723), 
Ready @ 23830 -   mf: uid=391496, sid4294967295:w4294967295, part=6, addr=0xc013ce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23734), 
Ready @ 23841 -   mf: uid=391514, sid4294967295:w4294967295, part=6, addr=0xc0385e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23745), 
Ready @ 23855 -   mf: uid=391513, sid4294967295:w4294967295, part=6, addr=0xc0385e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23759), 
Ready @ 23866 -   mf: uid=391537, sid4294967295:w4294967295, part=6, addr=0xc013aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23770), 
Ready @ 23867 -   mf: uid=391536, sid4294967295:w4294967295, part=6, addr=0xc013aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23771), 
Ready @ 23880 -   mf: uid=391543, sid4294967295:w4294967295, part=6, addr=0xc0255680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23784), 
Ready @ 23880 -   mf: uid=391557, sid4294967295:w4294967295, part=6, addr=0xc0255600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23784), 
Ready @ 23889 -   mf: uid=391578, sid4294967295:w4294967295, part=6, addr=0xc0256280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23793), 
Ready @ 23895 -   mf: uid=391598, sid4294967295:w4294967295, part=6, addr=0xc0139e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23799), 
Ready @ 23896 -   mf: uid=391595, sid4294967295:w4294967295, part=6, addr=0xc0139e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23800), 
Ready @ 23902 -   mf: uid=391616, sid4294967295:w4294967295, part=6, addr=0xc0256200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23806), 
Ready @ 23906 -   mf: uid=391614, sid4294967295:w4294967295, part=6, addr=0xc026d680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23810), 
Ready @ 23919 -   mf: uid=391620, sid4294967295:w4294967295, part=6, addr=0xc026d600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23823), 
Ready @ 23924 -   mf: uid=391636, sid4294967295:w4294967295, part=6, addr=0xc0138680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23828), 
Ready @ 23936 -   mf: uid=391653, sid4294967295:w4294967295, part=6, addr=0xc0138600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23840), 
Ready @ 23936 -   mf: uid=391654, sid4294967295:w4294967295, part=6, addr=0xc026e280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23840), 
Ready @ 23947 -   mf: uid=391666, sid4294967295:w4294967295, part=6, addr=0xc026ee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23851), 
Ready @ 23959 -   mf: uid=391662, sid4294967295:w4294967295, part=6, addr=0xc026ee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23863), 
Ready @ 23960 -   mf: uid=391675, sid4294967295:w4294967295, part=6, addr=0xc026e200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23864), 
Ready @ 23961 -   mf: uid=391695, sid4294967295:w4294967295, part=6, addr=0xc0139280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23865), 
Ready @ 23972 -   mf: uid=391705, sid4294967295:w4294967295, part=6, addr=0xc0139200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23876), 
Ready @ 23973 -   mf: uid=391718, sid4294967295:w4294967295, part=6, addr=0xc0124280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23877), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57719 n_act=65 n_pre=49 n_ref_event=0 n_req=923 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3415 bw_util=0.2231
n_activity=13879 dram_eff=0.9842
bk0: 0a 52032i bk1: 0a 51695i bk2: 0a 51330i bk3: 0a 51182i bk4: 0a 52941i bk5: 0a 52098i bk6: 0a 51432i bk7: 0a 51071i bk8: 0a 52675i bk9: 0a 53254i bk10: 0a 52904i bk11: 0a 51561i bk12: 0a 53075i bk13: 0a 52007i bk14: 0a 51527i bk15: 0a 50994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941793
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.941793
Bank_Level_Parallism = 10.863384
Bank_Level_Parallism_Col = 10.700540
Bank_Level_Parallism_Ready = 7.851244
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.882259 

BW Util details:
bwutil = 0.223053 
total_CMD = 61241 
util_bw = 13660 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 47504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57719 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3415 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 923 
total_req = 3415 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 3415 
Row_Bus_Util =  0.001861 
CoL_Bus_Util = 0.055763 
Either_Row_CoL_Bus_Util = 0.057510 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.001988 
queue_avg = 12.609036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 23810 -   mf: uid=391427, sid4294967295:w4294967295, part=7, addr=0xc013cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23714), 
Ready @ 23824 -   mf: uid=391455, sid4294967295:w4294967295, part=7, addr=0xc012a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23728), 
Ready @ 23832 -   mf: uid=391464, sid4294967295:w4294967295, part=7, addr=0xc0256f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23736), 
Ready @ 23832 -   mf: uid=391468, sid4294967295:w4294967295, part=7, addr=0xc013ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23736), 
Ready @ 23838 -   mf: uid=391476, sid4294967295:w4294967295, part=7, addr=0xc012a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23742), 
Ready @ 23851 -   mf: uid=391479, sid4294967295:w4294967295, part=7, addr=0xc013b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23755), 
Ready @ 23855 -   mf: uid=391500, sid4294967295:w4294967295, part=7, addr=0xc013ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23759), 
Ready @ 23863 -   mf: uid=391503, sid4294967295:w4294967295, part=7, addr=0xc0129700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23767), 
Ready @ 23868 -   mf: uid=391528, sid4294967295:w4294967295, part=7, addr=0xc013b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23772), 
Ready @ 23877 -   mf: uid=391525, sid4294967295:w4294967295, part=7, addr=0xc013c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23781), 
Ready @ 23882 -   mf: uid=391539, sid4294967295:w4294967295, part=7, addr=0xc0129780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23894 -   mf: uid=391549, sid4294967295:w4294967295, part=7, addr=0xc0256300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23798), 
Ready @ 23895 -   mf: uid=391552, sid4294967295:w4294967295, part=7, addr=0xc013c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23799), 
Ready @ 23905 -   mf: uid=391568, sid4294967295:w4294967295, part=7, addr=0xc0255700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23809), 
Ready @ 23916 -   mf: uid=391583, sid4294967295:w4294967295, part=7, addr=0xc0256380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23820), 
Ready @ 23917 -   mf: uid=391608, sid4294967295:w4294967295, part=7, addr=0xc0139f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23821), 
Ready @ 23917 -   mf: uid=391609, sid4294967295:w4294967295, part=7, addr=0xc0255780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23821), 
Ready @ 23919 -   mf: uid=391619, sid4294967295:w4294967295, part=7, addr=0xc026d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23823), 
Ready @ 23920 -   mf: uid=391631, sid4294967295:w4294967295, part=7, addr=0xc0139f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23824), 
Ready @ 23941 -   mf: uid=391641, sid4294967295:w4294967295, part=7, addr=0xc0385f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23845), 
Ready @ 23943 -   mf: uid=391657, sid4294967295:w4294967295, part=7, addr=0xc012af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23847), 
Ready @ 23943 -   mf: uid=391678, sid4294967295:w4294967295, part=7, addr=0xc026e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23847), 
Ready @ 23957 -   mf: uid=391676, sid4294967295:w4294967295, part=7, addr=0xc026d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23861), 
Ready @ 23964 -   mf: uid=391703, sid4294967295:w4294967295, part=7, addr=0xc0138700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23868), 
Ready @ 23975 -   mf: uid=391711, sid4294967295:w4294967295, part=7, addr=0xc026e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23879), 
Ready @ 23977 -   mf: uid=391713, sid4294967295:w4294967295, part=7, addr=0xc026ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23881), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57729 n_act=63 n_pre=47 n_ref_event=0 n_req=922 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3411 bw_util=0.2228
n_activity=13920 dram_eff=0.9802
bk0: 0a 52162i bk1: 0a 51671i bk2: 0a 51254i bk3: 0a 51097i bk4: 0a 51599i bk5: 0a 51148i bk6: 0a 50591i bk7: 0a 50790i bk8: 0a 54055i bk9: 0a 53790i bk10: 0a 53005i bk11: 0a 53088i bk12: 0a 53262i bk13: 0a 53238i bk14: 0a 52349i bk15: 0a 52263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945221
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.945221
Bank_Level_Parallism = 10.599037
Bank_Level_Parallism_Col = 10.450653
Bank_Level_Parallism_Ready = 7.694518
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.900722 

BW Util details:
bwutil = 0.222792 
total_CMD = 61241 
util_bw = 13643 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 47499 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57729 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3411 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 922 
total_req = 3411 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 3411 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.055698 
Either_Row_CoL_Bus_Util = 0.057347 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.002563 
queue_avg = 12.676083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6761
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 23824 -   mf: uid=391411, sid4294967295:w4294967295, part=8, addr=0xc013d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23728), 
Ready @ 23827 -   mf: uid=391433, sid4294967295:w4294967295, part=8, addr=0xc0385480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23731), 
Ready @ 23832 -   mf: uid=391436, sid4294967295:w4294967295, part=8, addr=0xc0385400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23736), 
Ready @ 23840 -   mf: uid=391440, sid4294967295:w4294967295, part=8, addr=0xc0256480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23744), 
Ready @ 23851 -   mf: uid=391470, sid4294967295:w4294967295, part=8, addr=0xc0256400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23755), 
Ready @ 23852 -   mf: uid=391465, sid4294967295:w4294967295, part=8, addr=0xc0386c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23756), 
Ready @ 23857 -   mf: uid=391490, sid4294967295:w4294967295, part=8, addr=0xc024c800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23761), 
Ready @ 23857 -   mf: uid=391497, sid4294967295:w4294967295, part=8, addr=0xc024c880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23761), 
Ready @ 23880 -   mf: uid=391507, sid4294967295:w4294967295, part=8, addr=0xc013ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23784), 
Ready @ 23882 -   mf: uid=391524, sid4294967295:w4294967295, part=8, addr=0xc013ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23882 -   mf: uid=391523, sid4294967295:w4294967295, part=8, addr=0xc013b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23883 -   mf: uid=391567, sid4294967295:w4294967295, part=8, addr=0xc013b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23787), 
Ready @ 23883 -   mf: uid=391566, sid4294967295:w4294967295, part=8, addr=0xc0384800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23787), 
Ready @ 23905 -   mf: uid=391579, sid4294967295:w4294967295, part=8, addr=0xc0384880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23809), 
Ready @ 23907 -   mf: uid=391573, sid4294967295:w4294967295, part=8, addr=0xc013c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23811), 
Ready @ 23918 -   mf: uid=391593, sid4294967295:w4294967295, part=8, addr=0xc013c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23822), 
Ready @ 23919 -   mf: uid=391606, sid4294967295:w4294967295, part=8, addr=0xc0255800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23823), 
Ready @ 23930 -   mf: uid=391628, sid4294967295:w4294967295, part=8, addr=0xc0255880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23834), 
Ready @ 23932 -   mf: uid=391637, sid4294967295:w4294967295, part=8, addr=0xc013a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23836), 
Ready @ 23932 -   mf: uid=391655, sid4294967295:w4294967295, part=8, addr=0xc013a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23836), 
Ready @ 23933 -   mf: uid=391649, sid4294967295:w4294967295, part=8, addr=0xc0386000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23837), 
Ready @ 23943 -   mf: uid=391668, sid4294967295:w4294967295, part=8, addr=0xc0386080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23847), 
Ready @ 23944 -   mf: uid=391684, sid4294967295:w4294967295, part=8, addr=0xc026d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23848), 
Ready @ 23957 -   mf: uid=391696, sid4294967295:w4294967295, part=8, addr=0xc026d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23861), 
Ready @ 23964 -   mf: uid=391717, sid4294967295:w4294967295, part=8, addr=0xc026e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23868), 
Ready @ 23972 -   mf: uid=391726, sid4294967295:w4294967295, part=8, addr=0xc026e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23876), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57730 n_act=65 n_pre=49 n_ref_event=0 n_req=920 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3402 bw_util=0.2222
n_activity=13797 dram_eff=0.9863
bk0: 0a 51675i bk1: 0a 51441i bk2: 0a 50897i bk3: 0a 51045i bk4: 0a 52984i bk5: 0a 52879i bk6: 0a 51503i bk7: 0a 51114i bk8: 0a 54476i bk9: 0a 54447i bk10: 0a 53235i bk11: 0a 52844i bk12: 0a 53330i bk13: 0a 52826i bk14: 0a 52299i bk15: 0a 52289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942757
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.942757
Bank_Level_Parallism = 10.343282
Bank_Level_Parallism_Col = 10.184139
Bank_Level_Parallism_Ready = 7.500587
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.898822 

BW Util details:
bwutil = 0.222204 
total_CMD = 61241 
util_bw = 13607 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 47546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57730 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3402 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 920 
total_req = 3402 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 3402 
Row_Bus_Util =  0.001861 
CoL_Bus_Util = 0.055551 
Either_Row_CoL_Bus_Util = 0.057331 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001424 
queue_avg = 12.575154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5752
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 23782 -   mf: uid=391391, sid4294967295:w4294967295, part=9, addr=0xc0256500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23686), 
Ready @ 23784 -   mf: uid=391395, sid4294967295:w4294967295, part=9, addr=0xc012bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23688), 
Ready @ 23794 -   mf: uid=391410, sid4294967295:w4294967295, part=9, addr=0xc0384900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23698), 
Ready @ 23813 -   mf: uid=391408, sid4294967295:w4294967295, part=9, addr=0xc0256580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23717), 
Ready @ 23814 -   mf: uid=391430, sid4294967295:w4294967295, part=9, addr=0xc013b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23718), 
Ready @ 23827 -   mf: uid=391425, sid4294967295:w4294967295, part=9, addr=0xc013b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23731), 
Ready @ 23832 -   mf: uid=391447, sid4294967295:w4294967295, part=9, addr=0xc024c900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23736), 
Ready @ 23832 -   mf: uid=391437, sid4294967295:w4294967295, part=9, addr=0xc0384980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23736), 
Ready @ 23844 -   mf: uid=391456, sid4294967295:w4294967295, part=9, addr=0xc0255900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23748), 
Ready @ 23852 -   mf: uid=391461, sid4294967295:w4294967295, part=9, addr=0xc024c980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23756), 
Ready @ 23857 -   mf: uid=391480, sid4294967295:w4294967295, part=9, addr=0xc013ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23761), 
Ready @ 23865 -   mf: uid=391504, sid4294967295:w4294967295, part=9, addr=0xc013ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23769), 
Ready @ 23865 -   mf: uid=391498, sid4294967295:w4294967295, part=9, addr=0xc0385500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23769), 
Ready @ 23874 -   mf: uid=391515, sid4294967295:w4294967295, part=9, addr=0xc0385580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23778), 
Ready @ 23882 -   mf: uid=391529, sid4294967295:w4294967295, part=9, addr=0xc013a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23882 -   mf: uid=391533, sid4294967295:w4294967295, part=9, addr=0xc0255980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23786), 
Ready @ 23913 -   mf: uid=391551, sid4294967295:w4294967295, part=9, addr=0xc012b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23817), 
Ready @ 23913 -   mf: uid=391565, sid4294967295:w4294967295, part=9, addr=0xc013a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23817), 
Ready @ 23918 -   mf: uid=391580, sid4294967295:w4294967295, part=9, addr=0xc026d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23822), 
Ready @ 23919 -   mf: uid=391576, sid4294967295:w4294967295, part=9, addr=0xc012b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23823), 
Ready @ 23920 -   mf: uid=391599, sid4294967295:w4294967295, part=9, addr=0xc0139500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23824), 
Ready @ 23932 -   mf: uid=391610, sid4294967295:w4294967295, part=9, addr=0xc013c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23836), 
Ready @ 23940 -   mf: uid=391623, sid4294967295:w4294967295, part=9, addr=0xc026e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23844), 
Ready @ 23952 -   mf: uid=391624, sid4294967295:w4294967295, part=9, addr=0xc026d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23856), 
Ready @ 23955 -   mf: uid=391647, sid4294967295:w4294967295, part=9, addr=0xc0254100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23859), 
Ready @ 23968 -   mf: uid=391664, sid4294967295:w4294967295, part=9, addr=0xc0139580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23872), 
Ready @ 23968 -   mf: uid=391679, sid4294967295:w4294967295, part=9, addr=0xc0138900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23872), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57722 n_act=62 n_pre=46 n_ref_event=0 n_req=921 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3417 bw_util=0.2232
n_activity=13908 dram_eff=0.9827
bk0: 0a 51958i bk1: 0a 51538i bk2: 0a 50892i bk3: 0a 50803i bk4: 0a 52272i bk5: 0a 51891i bk6: 0a 51587i bk7: 0a 51213i bk8: 0a 53689i bk9: 0a 53747i bk10: 0a 54259i bk11: 0a 53920i bk12: 0a 53879i bk13: 0a 53727i bk14: 0a 52217i bk15: 0a 52311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946324
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.946324
Bank_Level_Parallism = 10.234969
Bank_Level_Parallism_Col = 10.085799
Bank_Level_Parallism_Ready = 7.430495
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.880899 

BW Util details:
bwutil = 0.223184 
total_CMD = 61241 
util_bw = 13667 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 47457 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57722 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3417 
n_act = 62 
n_pre = 46 
n_ref = 0 
n_req = 921 
total_req = 3417 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 3417 
Row_Bus_Util =  0.001764 
CoL_Bus_Util = 0.055796 
Either_Row_CoL_Bus_Util = 0.057462 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.001705 
queue_avg = 12.547313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 23782 -   mf: uid=391344, sid4294967295:w4294967295, part=10, addr=0xc013ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23686), 
Ready @ 23795 -   mf: uid=391354, sid4294967295:w4294967295, part=10, addr=0xc013ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23699), 
Ready @ 23807 -   mf: uid=391384, sid4294967295:w4294967295, part=10, addr=0xc0257200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23711), 
Ready @ 23810 -   mf: uid=391377, sid4294967295:w4294967295, part=10, addr=0xc0257280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23714), 
Ready @ 23811 -   mf: uid=391397, sid4294967295:w4294967295, part=10, addr=0xc0384a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23715), 
Ready @ 23812 -   mf: uid=391400, sid4294967295:w4294967295, part=10, addr=0xc0384a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23716), 
Ready @ 23814 -   mf: uid=391418, sid4294967295:w4294967295, part=10, addr=0xc0256600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23718), 
Ready @ 23814 -   mf: uid=391414, sid4294967295:w4294967295, part=10, addr=0xc0256680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23718), 
Ready @ 23835 -   mf: uid=391441, sid4294967295:w4294967295, part=10, addr=0xc013ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23739), 
Ready @ 23840 -   mf: uid=391449, sid4294967295:w4294967295, part=10, addr=0xc013ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23744), 
Ready @ 23848 -   mf: uid=391457, sid4294967295:w4294967295, part=10, addr=0xc0385600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23752), 
Ready @ 23853 -   mf: uid=391469, sid4294967295:w4294967295, part=10, addr=0xc0385680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23757), 
Ready @ 23860 -   mf: uid=391474, sid4294967295:w4294967295, part=10, addr=0xc0257e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23764), 
Ready @ 23865 -   mf: uid=391499, sid4294967295:w4294967295, part=10, addr=0xc0257e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23769), 
Ready @ 23878 -   mf: uid=391518, sid4294967295:w4294967295, part=10, addr=0xc013a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23782), 
Ready @ 23883 -   mf: uid=391544, sid4294967295:w4294967295, part=10, addr=0xc013a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23787), 
Ready @ 23883 -   mf: uid=391558, sid4294967295:w4294967295, part=10, addr=0xc012b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23787), 
Ready @ 23894 -   mf: uid=391581, sid4294967295:w4294967295, part=10, addr=0xc0386280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23798), 
Ready @ 23895 -   mf: uid=391617, sid4294967295:w4294967295, part=10, addr=0xc026da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23799), 
Ready @ 23906 -   mf: uid=391621, sid4294967295:w4294967295, part=10, addr=0xc0124680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23810), 
Ready @ 23908 -   mf: uid=391634, sid4294967295:w4294967295, part=10, addr=0xc0124600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23812), 
Ready @ 23917 -   mf: uid=391635, sid4294967295:w4294967295, part=10, addr=0xc026da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23821), 
Ready @ 23928 -   mf: uid=391650, sid4294967295:w4294967295, part=10, addr=0xc0139600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23832), 
Ready @ 23940 -   mf: uid=391677, sid4294967295:w4294967295, part=10, addr=0xc0255a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23844), 
Ready @ 23951 -   mf: uid=391686, sid4294967295:w4294967295, part=10, addr=0xc0255a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23855), 
Ready @ 23953 -   mf: uid=391698, sid4294967295:w4294967295, part=10, addr=0xc0139680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23857), 
Ready @ 23964 -   mf: uid=391707, sid4294967295:w4294967295, part=10, addr=0xc026e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23868), 
Ready @ 23965 -   mf: uid=391729, sid4294967295:w4294967295, part=10, addr=0xc026e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23869), 
Ready @ 23976 -   mf: uid=391730, sid4294967295:w4294967295, part=10, addr=0xc0254200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23880), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57718 n_act=64 n_pre=48 n_ref_event=0 n_req=922 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3418 bw_util=0.2232
n_activity=13991 dram_eff=0.9772
bk0: 0a 51492i bk1: 0a 51702i bk2: 0a 50633i bk3: 0a 50954i bk4: 0a 51907i bk5: 0a 51448i bk6: 0a 51276i bk7: 0a 50534i bk8: 0a 53887i bk9: 0a 53613i bk10: 0a 54156i bk11: 0a 54084i bk12: 0a 53169i bk13: 0a 53224i bk14: 0a 52559i bk15: 0a 52696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.944056
Bank_Level_Parallism = 10.420441
Bank_Level_Parallism_Col = 10.270143
Bank_Level_Parallism_Ready = 7.525885
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.913467 

BW Util details:
bwutil = 0.223249 
total_CMD = 61241 
util_bw = 13669 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 47460 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 80 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57718 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3418 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 922 
total_req = 3418 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 3418 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.055812 
Either_Row_CoL_Bus_Util = 0.057527 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.001987 
queue_avg = 12.615894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6159
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 23813 -   mf: uid=391477, sid4294967295:w4294967295, part=11, addr=0xc013af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23717), 
Ready @ 23823 -   mf: uid=391491, sid4294967295:w4294967295, part=11, addr=0xc0129b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23727), 
Ready @ 23830 -   mf: uid=391487, sid4294967295:w4294967295, part=11, addr=0xc0256780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23734), 
Ready @ 23837 -   mf: uid=391501, sid4294967295:w4294967295, part=11, addr=0xc013bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23741), 
Ready @ 23842 -   mf: uid=391505, sid4294967295:w4294967295, part=11, addr=0xc0129b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23746), 
Ready @ 23844 -   mf: uid=391511, sid4294967295:w4294967295, part=11, addr=0xc013a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23748), 
Ready @ 23844 -   mf: uid=391519, sid4294967295:w4294967295, part=11, addr=0xc013bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23748), 
Ready @ 23853 -   mf: uid=391521, sid4294967295:w4294967295, part=11, addr=0xc0257f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23757), 
Ready @ 23876 -   mf: uid=391526, sid4294967295:w4294967295, part=11, addr=0xc013a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23780), 
Ready @ 23878 -   mf: uid=391540, sid4294967295:w4294967295, part=11, addr=0xc026db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23782), 
Ready @ 23889 -   mf: uid=391545, sid4294967295:w4294967295, part=11, addr=0xc0257f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23793), 
Ready @ 23890 -   mf: uid=391571, sid4294967295:w4294967295, part=11, addr=0xc0124700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23794), 
Ready @ 23901 -   mf: uid=391584, sid4294967295:w4294967295, part=11, addr=0xc026db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23805), 
Ready @ 23902 -   mf: uid=391600, sid4294967295:w4294967295, part=11, addr=0xc0255b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23806), 
Ready @ 23902 -   mf: uid=391607, sid4294967295:w4294967295, part=11, addr=0xc013c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23806), 
Ready @ 23912 -   mf: uid=391625, sid4294967295:w4294967295, part=11, addr=0xc0139700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23816), 
Ready @ 23926 -   mf: uid=391629, sid4294967295:w4294967295, part=11, addr=0xc0124780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23830), 
Ready @ 23928 -   mf: uid=391639, sid4294967295:w4294967295, part=11, addr=0xc0254300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23832), 
Ready @ 23928 -   mf: uid=391658, sid4294967295:w4294967295, part=11, addr=0xc0255b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23832), 
Ready @ 23939 -   mf: uid=391674, sid4294967295:w4294967295, part=11, addr=0xc013c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23843), 
Ready @ 23940 -   mf: uid=391693, sid4294967295:w4294967295, part=11, addr=0xc0139780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23844), 
Ready @ 23953 -   mf: uid=391683, sid4294967295:w4294967295, part=11, addr=0xc0125f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23857), 
Ready @ 23954 -   mf: uid=391708, sid4294967295:w4294967295, part=11, addr=0xc0254380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23858), 
Ready @ 23957 -   mf: uid=391721, sid4294967295:w4294967295, part=11, addr=0xc0138b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23861), 
Ready @ 23968 -   mf: uid=391731, sid4294967295:w4294967295, part=11, addr=0xc0138b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (23872), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61241 n_nop=57688 n_act=65 n_pre=49 n_ref_event=0 n_req=930 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=3447 bw_util=0.2251
n_activity=14010 dram_eff=0.9842
bk0: 0a 51612i bk1: 0a 51250i bk2: 0a 51594i bk3: 0a 51418i bk4: 0a 51696i bk5: 0a 51597i bk6: 0a 52080i bk7: 0a 51423i bk8: 0a 53957i bk9: 0a 54069i bk10: 0a 53716i bk11: 0a 53428i bk12: 0a 53715i bk13: 0a 53334i bk14: 0a 52080i bk15: 0a 51818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943418
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.943418
Bank_Level_Parallism = 10.225698
Bank_Level_Parallism_Col = 10.065662
Bank_Level_Parallism_Ready = 7.402959
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.879054 

BW Util details:
bwutil = 0.225143 
total_CMD = 61241 
util_bw = 13785 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 47339 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61241 
n_nop = 57688 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 3447 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 930 
total_req = 3447 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 3447 
Row_Bus_Util =  0.001861 
CoL_Bus_Util = 0.056286 
Either_Row_CoL_Bus_Util = 0.058017 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002252 
queue_avg = 12.568851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6233, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6233, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6232, Miss = 6232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 149538
L2_total_cache_misses = 149536
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149538
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=149538
icnt_total_pkts_simt_to_mem=149538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 149538
Req_Network_cycles = 23882
Req_Network_injected_packets_per_cycle =       6.2615 
Req_Network_conflicts_per_cycle =       4.0518
Req_Network_conflicts_per_cycle_util =       8.4578
Req_Bank_Level_Parallism =      13.0704
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.6704
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      23.8737

Reply_Network_injected_packets_num = 149538
Reply_Network_cycles = 23882
Reply_Network_injected_packets_per_cycle =        6.2615
Reply_Network_conflicts_per_cycle =        4.2960
Reply_Network_conflicts_per_cycle_util =       8.1830
Reply_Bank_Level_Parallism =      11.9268
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.4968
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 277221 (inst/sec)
gpgpu_simulation_rate = 582 (cycle/sec)
gpgpu_silicon_slowdown = 2345360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bfs_kernelPiS_S_PfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10bfs_kernelPiS_S_PfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (bc.1.sm_75.ptx:46) @%p1 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (bc.1.sm_75.ptx:268) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (bc.1.sm_75.ptx:53) @%p2 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (bc.1.sm_75.ptx:268) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d0 (bc.1.sm_75.ptx:60) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (bc.1.sm_75.ptx:65) setp.le.s32%p4, %r59, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0e8 (bc.1.sm_75.ptx:66) @%p4 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (bc.1.sm_75.ptx:268) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x120 (bc.1.sm_75.ptx:74) @%p5 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (bc.1.sm_75.ptx:166) setp.lt.u32%p14, %r6, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x130 (bc.1.sm_75.ptx:77) @%p6 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (bc.1.sm_75.ptx:138) cvta.to.global.u64 %rd42, %rd15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x140 (bc.1.sm_75.ptx:80) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (bc.1.sm_75.ptx:110) cvta.to.global.u64 %rd34, %rd15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x188 (bc.1.sm_75.ptx:90) @%p8 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (bc.1.sm_75.ptx:99) setp.ne.s32%p9, %r60, %r5;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c0 (bc.1.sm_75.ptx:100) @%p9 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0 (bc.1.sm_75.ptx:107) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x228 (bc.1.sm_75.ptx:118) @%p10 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (bc.1.sm_75.ptx:127) setp.ne.s32%p11, %r62, %r5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x260 (bc.1.sm_75.ptx:128) @%p11 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bc.1.sm_75.ptx:135) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c8 (bc.1.sm_75.ptx:146) @%p12 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8 (bc.1.sm_75.ptx:155) setp.ne.s32%p13, %r64, %r5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x300 (bc.1.sm_75.ptx:156) @%p13 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (bc.1.sm_75.ptx:163) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x330 (bc.1.sm_75.ptx:167) @%p14 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (bc.1.sm_75.ptx:268) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x378 (bc.1.sm_75.ptx:179) @%p15 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (bc.1.sm_75.ptx:188) setp.ne.s32%p16, %r67, %r5;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3b0 (bc.1.sm_75.ptx:189) @%p16 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (bc.1.sm_75.ptx:196) ld.global.u32 %r27, [%rd72+4];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3f8 (bc.1.sm_75.ptx:201) @%p17 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (bc.1.sm_75.ptx:210) setp.ne.s32%p18, %r68, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x430 (bc.1.sm_75.ptx:211) @%p18 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (bc.1.sm_75.ptx:218) ld.global.u32 %r30, [%rd72+8];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x478 (bc.1.sm_75.ptx:223) @%p19 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (bc.1.sm_75.ptx:232) setp.ne.s32%p20, %r69, %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4b0 (bc.1.sm_75.ptx:233) @%p20 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (bc.1.sm_75.ptx:240) ld.global.u32 %r33, [%rd72+12];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4f8 (bc.1.sm_75.ptx:245) @%p21 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (bc.1.sm_75.ptx:254) setp.ne.s32%p22, %r70, %r5;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x530 (bc.1.sm_75.ptx:255) @%p22 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x550 (bc.1.sm_75.ptx:262) add.s32 %r2, %r2, 4;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x568 (bc.1.sm_75.ptx:265) @%p23 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (bc.1.sm_75.ptx:268) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10bfs_kernelPiS_S_PfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bfs_kernelPiS_S_PfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 11023
gpu_sim_insn = 6281647
gpu_ipc =     569.8672
gpu_tot_sim_cycle = 34905
gpu_tot_sim_insn = 17647713
gpu_tot_ipc =     505.5927
gpu_tot_issued_cta = 7011
gpu_occupancy = 91.7536% 
gpu_tot_occupancy = 91.3646% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3939
partiton_level_parallism_total  =       5.3559
partiton_level_parallism_util =       7.5608
partiton_level_parallism_util_total  =      10.8964
L2_BW  =     148.2457 GB/Sec
L2_BW_total  =     233.9474 GB/Sec
gpu_total_sim_rate=289306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6096, Miss = 6096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332
	L1D_cache_core[1]: Access = 5936, Miss = 5936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607
	L1D_cache_core[2]: Access = 6128, Miss = 6128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5119
	L1D_cache_core[3]: Access = 6392, Miss = 6392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4721
	L1D_cache_core[4]: Access = 6432, Miss = 6432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4803
	L1D_cache_core[5]: Access = 6496, Miss = 6496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5167
	L1D_cache_core[6]: Access = 6704, Miss = 6704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5751
	L1D_cache_core[7]: Access = 6672, Miss = 6672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5388
	L1D_cache_core[8]: Access = 6440, Miss = 6440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4992
	L1D_cache_core[9]: Access = 6274, Miss = 6272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4753
	L1D_cache_core[10]: Access = 6400, Miss = 6400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5010
	L1D_cache_core[11]: Access = 6352, Miss = 6352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4986
	L1D_cache_core[12]: Access = 6032, Miss = 6032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4769
	L1D_cache_core[13]: Access = 6384, Miss = 6384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4773
	L1D_cache_core[14]: Access = 6512, Miss = 6512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4898
	L1D_cache_core[15]: Access = 6000, Miss = 6000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4280
	L1D_cache_core[16]: Access = 6016, Miss = 6016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4825
	L1D_cache_core[17]: Access = 6384, Miss = 6384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4995
	L1D_cache_core[18]: Access = 6448, Miss = 6448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5267
	L1D_cache_core[19]: Access = 5944, Miss = 5944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5062
	L1D_cache_core[20]: Access = 6106, Miss = 6068, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 4546
	L1D_cache_core[21]: Access = 6304, Miss = 6304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5093
	L1D_cache_core[22]: Access = 6288, Miss = 6288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4951
	L1D_cache_core[23]: Access = 5840, Miss = 5840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4316
	L1D_cache_core[24]: Access = 6384, Miss = 6384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4428
	L1D_cache_core[25]: Access = 5792, Miss = 5792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4529
	L1D_cache_core[26]: Access = 5872, Miss = 5872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4578
	L1D_cache_core[27]: Access = 6064, Miss = 6064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4525
	L1D_cache_core[28]: Access = 5920, Miss = 5920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4862
	L1D_cache_core[29]: Access = 6352, Miss = 6352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4569
	L1D_total_cache_accesses = 186964
	L1D_total_cache_misses = 186924
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 144895
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 7011, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
630, 630, 630, 630, 603, 603, 603, 603, 652, 652, 652, 652, 603, 603, 603, 603, 616, 616, 616, 616, 581, 581, 581, 581, 567, 567, 567, 567, 581, 581, 581, 581, 
gpgpu_n_tot_thrd_icount = 18849184
gpgpu_n_tot_w_icount = 589037
gpgpu_n_stall_shd_mem = 25145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37395
gpgpu_n_mem_write_global = 149554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 299101
gpgpu_n_store_insn = 1196284
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4487040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25145
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:423719	W0_Idle:755075	W0_Scoreboard:548885	W1:163	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:25	W28:0	W29:0	W30:0	W31:5	W32:588844
single_issue_nums: WS0:147394	WS1:147231	WS2:147206	WS3:147206	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299096 {8:37387,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5982160 {40:149554,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 320 {40:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1495480 {40:37387,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196432 {8:149554,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 320 {40:8,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 463 
avg_icnt2mem_latency = 184 
avg_mrq_latency = 289 
avg_icnt2sh_latency = 29 
mrq_lat_table:2863 	223 	296 	507 	690 	1254 	2018 	2304 	3665 	3315 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43842 	95145 	30230 	17732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	0 	0 	0 	65721 	39448 	43546 	22371 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	75005 	25101 	19547 	19239 	18632 	17424 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	25 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        21        16        55        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        55        16        16        60        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        26        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        42        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        40        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        18        20        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        21        31        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        40        55        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        61        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     11254     11222     10777     10777     10902     10896     10788     10915     12042     12042     11850     11854     11751     11649     11905     11930 
dram[1]:     11228     11194     10896     10907     10838     10896     10765     10789     12074     12120     11811     11948     11828     11856     12146     12175 
dram[2]:     11169     11192     10890     10890     10877     10878     10783     10864     12102     12102     11675     11573     11830     11852     12075     12151 
dram[3]:     11441     11463     10952     10952     10951     10914     10853     10984     12146     12149     11731     11729     11430     11544     12166     12322 
dram[4]:     11407     11440     10950     10975     10905     10905     10786     10875     12148     12148     11773     11858     11798     11984     12194     12205 
dram[5]:     11160     11197     10731     10682     10929     10929     10766     10882     12142     12143     11558     11574     11608     11850     12399     12404 
dram[6]:     11266     11285     10706     10706     10912     10912     10805     10886     12144     12156     11828     11966     11864     11889     12003     12005 
dram[7]:     11480     11480     10789     10789     10993     10924     10899     10936     12146     12166     11662     11663     11479     11676     12133     12066 
dram[8]:     11462     11475     10799     10800     10977     10996     10835     10966     12155     12155     11732     11749     11671     11752     12033     12033 
dram[9]:     11196     11197     10918     10970     10829     10807     10752     10818     12182     12208     11660     11662     11699     11922     12105     12019 
dram[10]:     11226     11226     10798     10761     10869     10869     10817     10879     12204     12216     11711     11721     11735     11746     12061     12060 
dram[11]:     11264     11253     10903     10880     10905     10833     10705     10855     12063     12062     11464     11466     11694     11695     12123     11994 
average row accesses per activate:
dram[0]: 22.250000 18.500000 23.166666 19.142857 22.857143 20.000000 15.571428 14.250000 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 16.333334 16.333334 
dram[1]: 21.000000 21.000000 26.799999 22.333334 20.000000 20.000000 17.000000 16.285715 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 13.500000 13.500000 
dram[2]: 15.000000 17.250000 22.500000 22.333334 32.000000 26.666666 17.000000 16.125000 15.000000 15.000000 16.000000 16.000000 18.000000 18.000000 16.333334 16.333334 
dram[3]: 22.250000 22.250000 17.125000 17.500000 32.000000 17.777779 14.250000 14.875000 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 16.333334 24.000000 
dram[4]: 22.250000 18.500000 20.000000 19.285715 22.857143 20.000000 14.250000 14.250000 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[5]: 22.000000 20.750000 15.555555 15.000000 22.857143 26.666666 13.750000 13.125000 15.000000 18.750000 12.800000 16.000000 18.000000 18.000000 24.000000 24.000000 
dram[6]: 20.750000 19.500000 20.000000 19.285715 16.000000 20.000000 13.750000 13.125000 15.000000 18.750000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[7]: 24.500000 25.750000 20.000000 20.714285 17.777779 16.000000 12.000000 13.333333 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[8]: 22.000000 20.750000 20.000000 20.000000 16.000000 16.000000 13.222222 12.777778 15.000000 15.000000 21.333334 21.333334 18.000000 17.666666 24.000000 24.000000 
dram[9]: 23.250000 18.799999 19.428572 22.500000 32.000000 32.000000 14.375000 13.750000 15.000000 15.000000 21.333334 21.333334 18.000000 17.666666 24.000000 24.000000 
dram[10]: 21.000000 18.500000 19.285715 21.666666 22.857143 26.666666 13.125000 13.750000 14.800000 14.800000 21.333334 21.333334 17.666666 17.666666 24.000000 24.000000 
dram[11]: 26.000000 26.000000 21.666666 19.285715 32.000000 22.142857 13.750000 13.125000 14.800000 14.800000 12.800000 16.000000 17.666666 17.666666 24.000000 24.000000 
average row locality = 17701/959 = 18.457769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        12        48        44        64        64        28        32         0         0         0         0         0         0         0         0 
dram[1]:        20        20        44        44        64        64        36        32         0         0         0         0         0         0         4         4 
dram[2]:        12         8        45        44        64        64        36        44         0         0         0         0         0         0         0         0 
dram[3]:        24        24        46        48        64        64        32        36         0         0         0         0         0         0         0         0 
dram[4]:        24        12        48        44        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        24        20        48        44        64        64        28        24         0         0         0         0         0         0         0         0 
dram[6]:        20        16        48        44        64        64        28        24         0         0         0         0         0         0         0         0 
dram[7]:        32        36        48        52        64        64        36        36         0         0         0         0         0         0         0         0 
dram[8]:        24        20        48        48        64        64        36        32         0         0         0         0         0         0         0         0 
dram[9]:        28        29        45        44        64        64        32        28         0         0         0         0         0         0         0         0 
dram[10]:        20        12        44        40        64        64        24        28         0         0         0         0         0         0         0         0 
dram[11]:        36        36        40        44        64        60        28        24         0         0         0         0         0         0         0         0 
total dram reads = 3913
min_bank_accesses = 0!
chip skew: 368/296 = 1.24
number of total write accesses:
dram[0]:       260       248       364       360       384       384       324       328       300       300       256       256       216       216       196       196 
dram[1]:       256       256       360       360       384       384       332       328       300       300       256       256       216       216       200       200 
dram[2]:       252       244       360       360       384       384       332       340       300       300       256       256       216       216       196       196 
dram[3]:       260       260       364       368       384       384       328       332       300       300       256       256       216       216       196       192 
dram[4]:       260       248       368       364       384       384       328       328       300       300       256       256       216       216       192       192 
dram[5]:       256       252       368       364       384       384       328       324       300       300       256       256       216       216       192       192 
dram[6]:       252       248       368       364       384       384       328       324       300       300       256       256       216       216       192       192 
dram[7]:       264       268       368       372       384       384       336       336       300       300       256       256       216       216       192       192 
dram[8]:       256       252       368       368       384       384       332       332       300       300       256       256       216       212       192       192 
dram[9]:       260       260       364       364       384       384       332       328       300       300       256       256       216       212       192       192 
dram[10]:       256       248       364       360       384       384       324       328       296       296       256       256       212       212       192       192 
dram[11]:       272       272       360       364       384       380       328       324       296       296       256       256       212       212       192       192 
total dram writes = 55152
bank skew: 384/192 = 2.00
chip skew: 4640/4560 = 1.02
average mf latency per bank:
dram[0]:       1865      1977      1008      1002       940       881      1097      1045      1369      1367      1748      1785      2139      2191      2483      2478
dram[1]:       1898      1953       985      1001       840       872       994      1057      1330      1419      1737      1837      2167      2294      2433      2529
dram[2]:       2025      2089      1042      1029       925       918      1047       982      1415      1386      1819      1775      2246      2192      2562      2508
dram[3]:       1866      1939       960      1018       859       946      1066      1144      1352      1451      1794      1856      2221      2307      2543      2709
dram[4]:       1910      2077       998      1023       921       920      1060      1094      1390      1395      1787      1805      2217      2239      2617      2624
dram[5]:       1956      1987      1017      1039       933       930      1101      1131      1470      1460      1867      1845      2280      2259      2668      2664
dram[6]:       1953      1989       968       968       881       847      1048      1070      1349      1367      1728      1744      2138      2133      2565      2530
dram[7]:       1929      1878      1078      1019       960       941      1082      1071      1421      1439      1900      1925      2339      2427      2740      2850
dram[8]:       1909      1952       949       954       886       890      1020      1055      1348      1410      1767      1852      2200      2311      2612      2612
dram[9]:       1915      1828      1018       932       900       851      1089      1058      1406      1341      1853      1781      2275      2241      2705      2610
dram[10]:       2028      2149      1000      1033       877       888      1090      1083      1389      1419      1803      1813      2327      2320      2724      2752
dram[11]:       1785      1657      1057       949       936       921      1067      1072      1425      1372      1829      1749      2340      2224      2716      2521
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       779      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       877       878      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84441 n_act=95 n_pre=79 n_ref_event=0 n_req=1463 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.2192
n_activity=20122 dram_eff=0.9749
bk0: 24a 79757i bk1: 12a 79656i bk2: 48a 77193i bk3: 44a 76366i bk4: 64a 75636i bk5: 64a 75166i bk6: 28a 74587i bk7: 32a 73901i bk8: 0a 76532i bk9: 0a 76365i bk10: 0a 78115i bk11: 0a 77974i bk12: 0a 80668i bk13: 0a 80924i bk14: 0a 79407i bk15: 0a 79427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946001
Row_Buffer_Locality_read = 0.987342
Row_Buffer_Locality_write = 0.934612
Bank_Level_Parallism = 9.586481
Bank_Level_Parallism_Col = 9.449965
Bank_Level_Parallism_Ready = 6.657836
write_to_read_ratio_blp_rw_average = 0.939473
GrpLevelPara = 3.824576 

BW Util details:
bwutil = 0.219156 
total_CMD = 89507 
util_bw = 19616 
Wasted_Col = 364 
Wasted_Row = 59 
Idle = 69468 

BW Util Bottlenecks: 
RCDc_limit = 4 
RCDWRc_limit = 83 
WTRc_limit = 192 
RTWc_limit = 669 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 160 
RTWc_limit_alone = 603 

Commands details: 
total_CMD = 89507 
n_nop = 84441 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1463 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4904 
Row_Bus_Util =  0.001944 
CoL_Bus_Util = 0.054789 
Either_Row_CoL_Bus_Util = 0.056599 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002369 
queue_avg = 12.089636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84402 n_act=95 n_pre=79 n_ref_event=0 n_req=1483 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.2206
n_activity=20255 dram_eff=0.9748
bk0: 20a 79015i bk1: 20a 79579i bk2: 44a 78003i bk3: 44a 77783i bk4: 64a 77128i bk5: 64a 76515i bk6: 36a 75292i bk7: 32a 74025i bk8: 0a 77669i bk9: 0a 76963i bk10: 0a 79271i bk11: 0a 78546i bk12: 0a 80371i bk13: 0a 79993i bk14: 4a 78375i bk15: 4a 78085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946730
Row_Buffer_Locality_read = 0.990964
Row_Buffer_Locality_write = 0.933970
Bank_Level_Parallism = 9.316771
Bank_Level_Parallism_Col = 9.145443
Bank_Level_Parallism_Ready = 6.316802
write_to_read_ratio_blp_rw_average = 0.953574
GrpLevelPara = 3.840646 

BW Util details:
bwutil = 0.220586 
total_CMD = 89507 
util_bw = 19744 
Wasted_Col = 354 
Wasted_Row = 1 
Idle = 69408 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 78 
RTWc_limit = 554 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 74 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 89507 
n_nop = 84402 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1483 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4936 
Row_Bus_Util =  0.001944 
CoL_Bus_Util = 0.055147 
Either_Row_CoL_Bus_Util = 0.057035 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000979 
queue_avg = 12.317875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84436 n_act=93 n_pre=77 n_ref_event=0 n_req=1465 n_rd=317 n_rd_L2_A=0 n_write=0 n_wr_bk=4592 bw_util=0.2194
n_activity=20194 dram_eff=0.9724
bk0: 12a 79572i bk1: 8a 79997i bk2: 45a 77137i bk3: 44a 76141i bk4: 64a 75307i bk5: 64a 74947i bk6: 36a 75878i bk7: 44a 74662i bk8: 0a 78603i bk9: 0a 78288i bk10: 0a 79955i bk11: 0a 79615i bk12: 0a 80547i bk13: 0a 80389i bk14: 0a 79981i bk15: 0a 79176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947440
Row_Buffer_Locality_read = 0.990536
Row_Buffer_Locality_write = 0.935540
Bank_Level_Parallism = 9.148695
Bank_Level_Parallism_Col = 9.004200
Bank_Level_Parallism_Ready = 6.404359
write_to_read_ratio_blp_rw_average = 0.932109
GrpLevelPara = 3.791879 

BW Util details:
bwutil = 0.219379 
total_CMD = 89507 
util_bw = 19636 
Wasted_Col = 399 
Wasted_Row = 29 
Idle = 69443 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 102 
WTRc_limit = 223 
RTWc_limit = 436 
CCDLc_limit = 305 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 188 
RTWc_limit_alone = 396 

Commands details: 
total_CMD = 89507 
n_nop = 84436 
Read = 317 
Write = 0 
L2_Alloc = 0 
L2_WB = 4592 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 1465 
total_req = 4909 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 4909 
Row_Bus_Util =  0.001899 
CoL_Bus_Util = 0.054845 
Either_Row_CoL_Bus_Util = 0.056655 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001578 
queue_avg = 12.154983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84391 n_act=97 n_pre=81 n_ref_event=0 n_req=1491 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=4612 bw_util=0.2212
n_activity=20383 dram_eff=0.9714
bk0: 24a 79419i bk1: 24a 79560i bk2: 46a 77879i bk3: 48a 77378i bk4: 64a 77618i bk5: 64a 76235i bk6: 32a 74181i bk7: 36a 73567i bk8: 0a 78268i bk9: 0a 78522i bk10: 0a 79426i bk11: 0a 79535i bk12: 0a 80129i bk13: 0a 79327i bk14: 0a 78899i bk15: 0a 78715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945674
Row_Buffer_Locality_read = 0.985207
Row_Buffer_Locality_write = 0.934085
Bank_Level_Parallism = 9.199224
Bank_Level_Parallism_Col = 9.032383
Bank_Level_Parallism_Ready = 6.327548
write_to_read_ratio_blp_rw_average = 0.955762
GrpLevelPara = 3.829514 

BW Util details:
bwutil = 0.221212 
total_CMD = 89507 
util_bw = 19800 
Wasted_Col = 319 
Wasted_Row = 26 
Idle = 69362 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 71 
WTRc_limit = 56 
RTWc_limit = 280 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 53 
RTWc_limit_alone = 259 

Commands details: 
total_CMD = 89507 
n_nop = 84391 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 4612 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 1491 
total_req = 4950 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 4950 
Row_Bus_Util =  0.001989 
CoL_Bus_Util = 0.055303 
Either_Row_CoL_Bus_Util = 0.057158 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002346 
queue_avg = 12.456378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84433 n_act=95 n_pre=79 n_ref_event=0 n_req=1468 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=4592 bw_util=0.2195
n_activity=20091 dram_eff=0.978
bk0: 24a 80221i bk1: 12a 79750i bk2: 48a 76241i bk3: 44a 76057i bk4: 64a 76314i bk5: 64a 75297i bk6: 32a 75727i bk7: 32a 75569i bk8: 0a 77224i bk9: 0a 76837i bk10: 0a 79889i bk11: 0a 79638i bk12: 0a 80155i bk13: 0a 80097i bk14: 0a 80029i bk15: 0a 80050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946185
Row_Buffer_Locality_read = 0.987500
Row_Buffer_Locality_write = 0.934669
Bank_Level_Parallism = 9.277286
Bank_Level_Parallism_Col = 9.102713
Bank_Level_Parallism_Ready = 6.346906
write_to_read_ratio_blp_rw_average = 0.942807
GrpLevelPara = 3.865734 

BW Util details:
bwutil = 0.219514 
total_CMD = 89507 
util_bw = 19648 
Wasted_Col = 269 
Wasted_Row = 1 
Idle = 69589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 72 
RTWc_limit = 484 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 70 
RTWc_limit_alone = 444 

Commands details: 
total_CMD = 89507 
n_nop = 84433 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 4592 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1468 
total_req = 4912 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4912 
Row_Bus_Util =  0.001944 
CoL_Bus_Util = 0.054878 
Either_Row_CoL_Bus_Util = 0.056688 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002365 
queue_avg = 12.149597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84430 n_act=99 n_pre=83 n_ref_event=0 n_req=1463 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.2192
n_activity=20029 dram_eff=0.9794
bk0: 24a 79646i bk1: 20a 79356i bk2: 48a 76569i bk3: 44a 76268i bk4: 64a 75445i bk5: 64a 74693i bk6: 28a 73463i bk7: 24a 74270i bk8: 0a 78150i bk9: 0a 78311i bk10: 0a 79731i bk11: 0a 78898i bk12: 0a 81688i bk13: 0a 81073i bk14: 0a 80792i bk15: 0a 79242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943267
Row_Buffer_Locality_read = 0.990506
Row_Buffer_Locality_write = 0.930253
Bank_Level_Parallism = 9.379860
Bank_Level_Parallism_Col = 9.187336
Bank_Level_Parallism_Ready = 6.371487
write_to_read_ratio_blp_rw_average = 0.941938
GrpLevelPara = 3.859283 

BW Util details:
bwutil = 0.219156 
total_CMD = 89507 
util_bw = 19616 
Wasted_Col = 249 
Wasted_Row = 1 
Idle = 69641 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 99 
RTWc_limit = 390 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 96 
RTWc_limit_alone = 353 

Commands details: 
total_CMD = 89507 
n_nop = 84430 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 99 
n_pre = 83 
n_ref = 0 
n_req = 1463 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 4904 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.054789 
Either_Row_CoL_Bus_Util = 0.056722 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.001773 
queue_avg = 12.100886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84452 n_act=97 n_pre=81 n_ref_event=0 n_req=1453 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=4580 bw_util=0.2184
n_activity=19935 dram_eff=0.9808
bk0: 20a 80072i bk1: 16a 79743i bk2: 48a 78010i bk3: 44a 77763i bk4: 64a 76228i bk5: 64a 75329i bk6: 28a 74423i bk7: 24a 73757i bk8: 0a 76903i bk9: 0a 77479i bk10: 0a 79349i bk11: 0a 77903i bk12: 0a 80375i bk13: 0a 79254i bk14: 0a 79783i bk15: 0a 79259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944253
Row_Buffer_Locality_read = 0.983766
Row_Buffer_Locality_write = 0.933624
Bank_Level_Parallism = 9.529764
Bank_Level_Parallism_Col = 9.344677
Bank_Level_Parallism_Ready = 6.500205
write_to_read_ratio_blp_rw_average = 0.948034
GrpLevelPara = 3.867475 

BW Util details:
bwutil = 0.218441 
total_CMD = 89507 
util_bw = 19552 
Wasted_Col = 204 
Wasted_Row = 1 
Idle = 69750 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 112 
RTWc_limit = 406 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 100 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 89507 
n_nop = 84452 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 4580 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 1453 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 4888 
Row_Bus_Util =  0.001989 
CoL_Bus_Util = 0.054610 
Either_Row_CoL_Bus_Util = 0.056476 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.002176 
queue_avg = 12.222296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2223
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84326 n_act=102 n_pre=86 n_ref_event=0 n_req=1528 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=4640 bw_util=0.2238
n_activity=20502 dram_eff=0.9771
bk0: 32a 79529i bk1: 36a 78915i bk2: 48a 76555i bk3: 52a 75768i bk4: 64a 74924i bk5: 64a 73966i bk6: 36a 74240i bk7: 36a 73976i bk8: 0a 78112i bk9: 0a 78118i bk10: 0a 78717i bk11: 0a 78732i bk12: 0a 80553i bk13: 0a 80532i bk14: 0a 80609i bk15: 0a 80527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943717
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 9.374716
Bank_Level_Parallism_Col = 9.190279
Bank_Level_Parallism_Ready = 6.336126
write_to_read_ratio_blp_rw_average = 0.935946
GrpLevelPara = 3.857785 

BW Util details:
bwutil = 0.223804 
total_CMD = 89507 
util_bw = 20032 
Wasted_Col = 255 
Wasted_Row = 1 
Idle = 69219 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 60 
WTRc_limit = 246 
RTWc_limit = 292 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 220 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 89507 
n_nop = 84326 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 4640 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 1528 
total_req = 5008 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 5008 
Row_Bus_Util =  0.002100 
CoL_Bus_Util = 0.055951 
Either_Row_CoL_Bus_Util = 0.057884 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.002895 
queue_avg = 12.494688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84398 n_act=102 n_pre=86 n_ref_event=0 n_req=1486 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=4600 bw_util=0.2206
n_activity=20146 dram_eff=0.98
bk0: 24a 79589i bk1: 20a 79457i bk2: 48a 76385i bk3: 48a 76275i bk4: 64a 76503i bk5: 64a 75965i bk6: 36a 74964i bk7: 32a 74378i bk8: 0a 78603i bk9: 0a 78602i bk10: 0a 78948i bk11: 0a 78525i bk12: 0a 80637i bk13: 0a 80160i bk14: 0a 80559i bk15: 0a 80555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942127
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.930435
Bank_Level_Parallism = 9.184671
Bank_Level_Parallism_Col = 8.995441
Bank_Level_Parallism_Ready = 6.248583
write_to_read_ratio_blp_rw_average = 0.948209
GrpLevelPara = 3.859247 

BW Util details:
bwutil = 0.220586 
total_CMD = 89507 
util_bw = 19744 
Wasted_Col = 261 
Wasted_Row = 3 
Idle = 69499 

BW Util Bottlenecks: 
RCDc_limit = 5 
RCDWRc_limit = 56 
WTRc_limit = 84 
RTWc_limit = 452 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 79 
RTWc_limit_alone = 415 

Commands details: 
total_CMD = 89507 
n_nop = 84398 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 4600 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 1486 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 4936 
Row_Bus_Util =  0.002100 
CoL_Bus_Util = 0.055147 
Either_Row_CoL_Bus_Util = 0.057079 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.002936 
queue_avg = 12.229033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84417 n_act=90 n_pre=74 n_ref_event=0 n_req=1484 n_rd=334 n_rd_L2_A=0 n_write=0 n_wr_bk=4600 bw_util=0.2205
n_activity=20233 dram_eff=0.9754
bk0: 28a 79947i bk1: 29a 79397i bk2: 45a 76034i bk3: 44a 76963i bk4: 64a 75774i bk5: 64a 74910i bk6: 32a 74023i bk7: 28a 73704i bk8: 0a 77172i bk9: 0a 77305i bk10: 0a 80464i bk11: 0a 80065i bk12: 0a 81090i bk13: 0a 81484i bk14: 0a 80476i bk15: 0a 80572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950135
Row_Buffer_Locality_read = 0.991018
Row_Buffer_Locality_write = 0.938261
Bank_Level_Parallism = 9.215322
Bank_Level_Parallism_Col = 9.064649
Bank_Level_Parallism_Ready = 6.230193
write_to_read_ratio_blp_rw_average = 0.939131
GrpLevelPara = 3.876416 

BW Util details:
bwutil = 0.220497 
total_CMD = 89507 
util_bw = 19736 
Wasted_Col = 262 
Wasted_Row = 25 
Idle = 69484 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 56 
WTRc_limit = 160 
RTWc_limit = 307 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 144 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 89507 
n_nop = 84417 
Read = 334 
Write = 0 
L2_Alloc = 0 
L2_WB = 4600 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 1484 
total_req = 4934 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 4934 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.055124 
Either_Row_CoL_Bus_Util = 0.056867 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001572 
queue_avg = 12.285039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.285
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84490 n_act=92 n_pre=76 n_ref_event=0 n_req=1436 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=4560 bw_util=0.217
n_activity=19991 dram_eff=0.9716
bk0: 20a 79413i bk1: 12a 79673i bk2: 44a 77317i bk3: 40a 77416i bk4: 64a 75490i bk5: 64a 74742i bk6: 24a 74224i bk7: 28a 73234i bk8: 0a 78261i bk9: 0a 77681i bk10: 0a 80608i bk11: 0a 80482i bk12: 0a 80382i bk13: 0a 80495i bk14: 0a 80818i bk15: 0a 80964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947075
Row_Buffer_Locality_read = 0.989865
Row_Buffer_Locality_write = 0.935965
Bank_Level_Parallism = 9.248922
Bank_Level_Parallism_Col = 9.092359
Bank_Level_Parallism_Ready = 6.332304
write_to_read_ratio_blp_rw_average = 0.953139
GrpLevelPara = 3.878294 

BW Util details:
bwutil = 0.217011 
total_CMD = 89507 
util_bw = 19424 
Wasted_Col = 314 
Wasted_Row = 7 
Idle = 69762 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 103 
WTRc_limit = 124 
RTWc_limit = 514 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 109 
RTWc_limit_alone = 475 

Commands details: 
total_CMD = 89507 
n_nop = 84490 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 4560 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 1436 
total_req = 4856 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 4856 
Row_Bus_Util =  0.001877 
CoL_Bus_Util = 0.054253 
Either_Row_CoL_Bus_Util = 0.056051 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001395 
queue_avg = 12.093557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0936
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89507 n_nop=84420 n_act=94 n_pre=78 n_ref_event=0 n_req=1481 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=4596 bw_util=0.2202
n_activity=20111 dram_eff=0.9802
bk0: 36a 78953i bk1: 36a 78389i bk2: 40a 77087i bk3: 44a 76229i bk4: 64a 75492i bk5: 60a 74665i bk6: 28a 75800i bk7: 24a 75119i bk8: 0a 78471i bk9: 0a 78348i bk10: 0a 79979i bk11: 0a 79459i bk12: 0a 81164i bk13: 0a 80777i bk14: 0a 80338i bk15: 0a 80081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947333
Row_Buffer_Locality_read = 0.990964
Row_Buffer_Locality_write = 0.934726
Bank_Level_Parallism = 9.189977
Bank_Level_Parallism_Col = 9.019320
Bank_Level_Parallism_Ready = 6.239351
write_to_read_ratio_blp_rw_average = 0.926201
GrpLevelPara = 3.855279 

BW Util details:
bwutil = 0.220229 
total_CMD = 89507 
util_bw = 19712 
Wasted_Col = 254 
Wasted_Row = 1 
Idle = 69540 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 188 
RTWc_limit = 356 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 176 
RTWc_limit_alone = 332 

Commands details: 
total_CMD = 89507 
n_nop = 84420 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 4596 
n_act = 94 
n_pre = 78 
n_ref = 0 
n_req = 1481 
total_req = 4928 

Dual Bus Interface Util: 
issued_total_row = 172 
issued_total_col = 4928 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.055057 
Either_Row_CoL_Bus_Util = 0.056834 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.002556 
queue_avg = 12.113600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1136

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7788, Miss = 6396, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7788, Miss = 6384, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7788, Miss = 6400, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7788, Miss = 6396, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7789, Miss = 6389, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7788, Miss = 6392, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7798, Miss = 6398, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7788, Miss = 6404, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7788, Miss = 6400, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7788, Miss = 6384, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7801, Miss = 6396, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7792, Miss = 6384, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7792, Miss = 6392, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7792, Miss = 6380, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7792, Miss = 6412, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7792, Miss = 6420, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7796, Miss = 6400, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7788, Miss = 6392, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7789, Miss = 6397, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7788, Miss = 6393, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7784, Miss = 6380, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7784, Miss = 6372, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7784, Miss = 6396, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7784, Miss = 6392, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 186949
L2_total_cache_misses = 153449
L2_total_cache_miss_rate = 0.8208
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149554
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=186949
icnt_total_pkts_simt_to_mem=186949
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 186949
Req_Network_cycles = 34905
Req_Network_injected_packets_per_cycle =       5.3559 
Req_Network_conflicts_per_cycle =       3.1499
Req_Network_conflicts_per_cycle_util =       6.7086
Req_Bank_Level_Parallism =      11.4070
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.0148
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      16.3790

Reply_Network_injected_packets_num = 186949
Reply_Network_cycles = 34905
Reply_Network_injected_packets_per_cycle =        5.3559
Reply_Network_conflicts_per_cycle =        4.0156
Reply_Network_conflicts_per_cycle_util =       7.9148
Reply_Bank_Level_Parallism =      10.5567
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.1446
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1785
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 289306 (inst/sec)
gpgpu_simulation_rate = 572 (cycle/sec)
gpgpu_silicon_slowdown = 2386363x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 22927
gpu_sim_insn = 6282766
gpu_ipc =     274.0335
gpu_tot_sim_cycle = 57832
gpu_tot_sim_insn = 23930479
gpu_tot_ipc =     413.7931
gpu_tot_issued_cta = 9348
gpu_occupancy = 86.8939% 
gpu_tot_occupancy = 90.3113% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6365
partiton_level_parallism_total  =       3.8814
partiton_level_parallism_util =       7.7231
partiton_level_parallism_util_total  =      10.1961
L2_BW  =      71.4803 GB/Sec
L2_BW_total  =     169.5387 GB/Sec
gpu_total_sim_rate=288319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7440, Miss = 7440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4856
	L1D_cache_core[1]: Access = 7152, Miss = 7152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5409
	L1D_cache_core[2]: Access = 7296, Miss = 7296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5992
	L1D_cache_core[3]: Access = 7560, Miss = 7560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5624
	L1D_cache_core[4]: Access = 7852, Miss = 7631, Miss_rate = 0.972, Pending_hits = 2, Reservation_fails = 5455
	L1D_cache_core[5]: Access = 7664, Miss = 7664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6104
	L1D_cache_core[6]: Access = 7920, Miss = 7920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6570
	L1D_cache_core[7]: Access = 7920, Miss = 7920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6205
	L1D_cache_core[8]: Access = 7752, Miss = 7752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5714
	L1D_cache_core[9]: Access = 7378, Miss = 7376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5832
	L1D_cache_core[10]: Access = 7648, Miss = 7648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5779
	L1D_cache_core[11]: Access = 7664, Miss = 7664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5726
	L1D_cache_core[12]: Access = 7344, Miss = 7344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5426
	L1D_cache_core[13]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5496
	L1D_cache_core[14]: Access = 7648, Miss = 7648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5842
	L1D_cache_core[15]: Access = 7312, Miss = 7312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5095
	L1D_cache_core[16]: Access = 7296, Miss = 7296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5639
	L1D_cache_core[17]: Access = 7664, Miss = 7664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5989
	L1D_cache_core[18]: Access = 7728, Miss = 7728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6113
	L1D_cache_core[19]: Access = 7224, Miss = 7224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5850
	L1D_cache_core[20]: Access = 7402, Miss = 7364, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 5275
	L1D_cache_core[21]: Access = 7488, Miss = 7488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5875
	L1D_cache_core[22]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5495
	L1D_cache_core[23]: Access = 7128, Miss = 7128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4860
	L1D_cache_core[24]: Access = 7552, Miss = 7552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5331
	L1D_cache_core[25]: Access = 6992, Miss = 6992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5405
	L1D_cache_core[26]: Access = 7184, Miss = 7184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5242
	L1D_cache_core[27]: Access = 7296, Miss = 7296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5232
	L1D_cache_core[28]: Access = 7216, Miss = 7216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5649
	L1D_cache_core[29]: Access = 7520, Miss = 7520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5498
	L1D_total_cache_accesses = 224600
	L1D_total_cache_misses = 224339
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 168578
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 74998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149602

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42069
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 9348, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
872, 872, 872, 872, 845, 845, 845, 845, 894, 894, 894, 894, 823, 823, 823, 823, 836, 836, 836, 836, 801, 801, 801, 801, 809, 809, 809, 809, 801, 801, 801, 801, 
gpgpu_n_tot_thrd_icount = 25444544
gpgpu_n_tot_w_icount = 795142
gpgpu_n_stall_shd_mem = 25212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 74866
gpgpu_n_mem_write_global = 149602
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 598504
gpgpu_n_store_insn = 1196348
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6880128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616920	W0_Idle:799485	W0_Scoreboard:819201	W1:279	W2:75	W3:64	W4:149	W5:39	W6:0	W7:0	W8:18	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:31	W28:0	W29:0	W30:0	W31:5	W32:794482
single_issue_nums: WS0:199269	WS1:198645	WS2:198614	WS3:198614	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 598408 {8:74801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5984080 {40:149602,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2992040 {40:74801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196816 {8:149602,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2600 {40:65,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 432 
avg_icnt2mem_latency = 164 
avg_mrq_latency = 289 
avg_icnt2sh_latency = 26 
mrq_lat_table:2885 	223 	296 	507 	690 	1254 	2018 	2304 	3665 	3315 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59126 	117380 	30230 	17732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	65 	0 	0 	0 	89840 	49483 	46812 	22413 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	88297 	31934 	26832 	25934 	21646 	17824 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	39 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        21        16        55        55        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        36        36        55        58        16        60        16        36        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        26        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        42        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        40        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        18        20        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        56        16        21        31        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        40        55        16        16        16        16        28        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        61        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     11254     11222     10777     10777     10902     10896     10788     10915     12042     12042     11850     11854     11751     11649     11905     11930 
dram[1]:     11228     11194     10896     10907     10838     10896     10765     10789     12074     12120     11811     11948     11828     11856     12146     12175 
dram[2]:     11169     11192     10890     10890     10877     10878     10783     10864     12102     12102     11675     11573     11830     11852     12075     12151 
dram[3]:     11441     11463     10952     16370     10951     10914     10853     10984     12146     12149     11731     11729     11430     11544     12166     12322 
dram[4]:     11407     11440     10950     10975     10905     10905     10786     10875     12148     12148     11773     11858     11798     11984     12194     12205 
dram[5]:     11160     11197     10731     10682     10929     10929     10766     10882     12142     12143     11558     11574     11608     11850     12399     12404 
dram[6]:     11266     11285     10706     10706     10912     10912     10805     10886     12144     12156     11828     11966     11864     11889     12003     12005 
dram[7]:     11480     11480     10789     10789     10993     10924     10899     10936     12146     12166     11662     11663     11479     11676     12133     12066 
dram[8]:     11462     11475     10799     10800     10977     10996     10835     10966     12155     12155     11732     11749     11671     11752     12033     12033 
dram[9]:     11196     11197     10918     10970     10829     10807     10752     10818     12182     12208     11660     11662     11699     11922     12105     12019 
dram[10]:     11226     11226     10798     10761     10869     10869     10817     10879     12204     12216     11711     11721     11735     11746     12061     12060 
dram[11]:     11264     11253     10903     10880     10905     10833     10705     10855     12063     12062     11464     11466     11694     11695     12123     11994 
average row accesses per activate:
dram[0]: 22.250000 18.500000 23.166666 19.142857 22.857143 20.000000 15.571428 14.250000 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 16.333334 16.333334 
dram[1]: 21.000000 21.000000 26.799999 22.333334 20.000000 20.000000 17.000000 16.285715 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 13.500000 13.500000 
dram[2]: 15.000000 14.000000 23.000000 19.714285 32.000000 26.666666 17.000000 16.125000 15.000000 15.000000 16.000000 16.000000 18.000000 18.000000 16.333334 16.333334 
dram[3]: 18.000000 18.000000 15.666667 15.666667 32.000000 17.777779 14.250000 13.333333 15.000000 15.000000 21.333334 16.250000 18.000000 18.000000 16.333334 24.000000 
dram[4]: 22.250000 18.500000 20.000000 19.285715 22.857143 20.000000 14.250000 14.250000 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[5]: 22.000000 20.750000 15.555555 15.000000 22.857143 26.666666 13.750000 13.125000 15.000000 18.750000 12.800000 16.000000 18.000000 18.000000 24.000000 24.000000 
dram[6]: 20.750000 19.500000 20.000000 19.285715 16.000000 20.000000 13.750000 13.125000 15.000000 18.750000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[7]: 24.500000 25.750000 20.000000 20.714285 17.777779 16.000000 12.000000 13.333333 15.000000 15.000000 21.333334 21.333334 18.000000 18.000000 24.000000 24.000000 
dram[8]: 22.000000 20.750000 17.625000 20.000000 16.000000 16.000000 13.222222 12.777778 15.000000 15.000000 21.333334 21.333334 18.000000 17.666666 16.333334 24.000000 
dram[9]: 23.250000 18.799999 19.571428 22.500000 32.000000 32.000000 14.375000 12.333333 15.000000 15.000000 21.333334 16.250000 18.000000 17.666666 24.000000 24.000000 
dram[10]: 21.000000 18.500000 19.285715 21.666666 22.857143 26.666666 13.125000 13.750000 14.800000 14.800000 21.333334 21.333334 17.666666 17.666666 24.000000 24.000000 
dram[11]: 26.000000 26.000000 21.666666 19.285715 32.000000 22.142857 13.750000 13.125000 14.800000 14.800000 12.800000 16.000000 17.666666 17.666666 24.000000 24.000000 
average row locality = 17723/971 = 18.252317
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        12        48        44        64        64        28        32         0         0         0         0         0         0         0         0 
dram[1]:        20        20        44        44        64        64        36        32         0         0         0         0         0         0         4         4 
dram[2]:        12         8        48        48        64        64        36        44         0         0         0         0         0         0         0         0 
dram[3]:        24        24        50        49        64        64        32        37         0         0         0         0         0         0         0         0 
dram[4]:        24        12        48        44        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        24        20        48        44        64        64        28        24         0         0         0         0         0         0         0         0 
dram[6]:        20        16        48        44        64        64        28        24         0         0         0         0         0         0         0         0 
dram[7]:        32        36        48        52        64        64        36        36         0         0         0         0         0         0         0         0 
dram[8]:        24        20        49        48        64        64        36        32         0         0         0         0         0         0         0         0 
dram[9]:        28        29        46        44        64        64        32        29         0         0         0         0         0         0         0         0 
dram[10]:        20        12        44        40        64        64        24        28         0         0         0         0         0         0         0         0 
dram[11]:        36        36        40        44        64        60        28        24         0         0         0         0         0         0         0         0 
total dram reads = 3929
min_bank_accesses = 0!
chip skew: 368/296 = 1.24
number of total write accesses:
dram[0]:       260       248       364       360       384       384       324       328       300       300       256       256       216       216       196       196 
dram[1]:       256       256       360       360       384       384       332       328       300       300       256       256       216       216       200       200 
dram[2]:       252       248       360       360       384       384       332       340       300       300       256       256       216       216       196       196 
dram[3]:       264       264       364       368       384       384       328       332       300       300       256       260       216       216       196       192 
dram[4]:       260       248       368       364       384       384       328       328       300       300       256       256       216       216       192       192 
dram[5]:       256       252       368       364       384       384       328       324       300       300       256       256       216       216       192       192 
dram[6]:       252       248       368       364       384       384       328       324       300       300       256       256       216       216       192       192 
dram[7]:       264       268       368       372       384       384       336       336       300       300       256       256       216       216       192       192 
dram[8]:       256       252       368       368       384       384       332       332       300       300       256       256       216       212       196       192 
dram[9]:       260       260       364       364       384       384       332       328       300       300       256       260       216       212       192       192 
dram[10]:       256       248       364       360       384       384       324       328       296       296       256       256       212       212       192       192 
dram[11]:       272       272       360       364       384       380       328       324       296       296       256       256       212       212       192       192 
total dram writes = 55176
bank skew: 384/192 = 2.00
chip skew: 4640/4560 = 1.02
average mf latency per bank:
dram[0]:       2067      2197      1145      1142      1069      1008      1239      1187      1543      1543      1953      1991      2369      2422      2753      2748
dram[1]:       2109      2161      1121      1138       968      1002      1131      1196      1506      1593      1947      2054      2396      2523      2690      2785
dram[2]:       2243      2280      1173      1159      1049      1045      1183      1111      1590      1563      2033      1996      2482      2424      2835      2779
dram[3]:       2042      2114      1087      1147       987      1072      1206      1275      1527      1621      2002      2027      2450      2533      2807      2976
dram[4]:       2112      2299      1130      1159      1047      1047      1196      1232      1565      1572      1993      2015      2443      2468      2888      2901
dram[5]:       2167      2205      1155      1176      1060      1057      1246      1276      1642      1632      2075      2059      2518      2496      2935      2937
dram[6]:       2170      2207      1105      1109      1008       973      1193      1218      1521      1541      1936      1955      2380      2375      2834      2801
dram[7]:       2140      2074      1212      1154      1085      1067      1220      1205      1604      1617      2114      2131      2581      2659      3022      3112
dram[8]:       2126      2169      1099      1087      1012      1014      1155      1204      1531      1591      1981      2066      2433      2546      2826      2878
dram[9]:       2121      2028      1152      1067      1023       974      1230      1203      1573      1510      2061      1955      2508      2479      2988      2888
dram[10]:       2238      2367      1137      1175      1000      1011      1239      1237      1561      1588      2007      2016      2559      2555      2998      3024
dram[11]:       1978      1845      1196      1088      1063      1053      1207      1223      1607      1552      2047      1952      2578      2462      2990      2796
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       779      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       877       878      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143235 n_act=95 n_pre=79 n_ref_event=0 n_req=1463 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.1323
n_activity=20122 dram_eff=0.9749
bk0: 24a 138551i bk1: 12a 138450i bk2: 48a 135987i bk3: 44a 135160i bk4: 64a 134430i bk5: 64a 133960i bk6: 28a 133381i bk7: 32a 132695i bk8: 0a 135326i bk9: 0a 135159i bk10: 0a 136909i bk11: 0a 136768i bk12: 0a 139462i bk13: 0a 139718i bk14: 0a 138201i bk15: 0a 138221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946001
Row_Buffer_Locality_read = 0.987342
Row_Buffer_Locality_write = 0.934612
Bank_Level_Parallism = 9.586481
Bank_Level_Parallism_Col = 9.449965
Bank_Level_Parallism_Ready = 6.657836
write_to_read_ratio_blp_rw_average = 0.939473
GrpLevelPara = 3.824576 

BW Util details:
bwutil = 0.132272 
total_CMD = 148301 
util_bw = 19616 
Wasted_Col = 364 
Wasted_Row = 59 
Idle = 128262 

BW Util Bottlenecks: 
RCDc_limit = 4 
RCDWRc_limit = 83 
WTRc_limit = 192 
RTWc_limit = 669 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 160 
RTWc_limit_alone = 603 

Commands details: 
total_CMD = 148301 
n_nop = 143235 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1463 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4904 
Row_Bus_Util =  0.001173 
CoL_Bus_Util = 0.033068 
Either_Row_CoL_Bus_Util = 0.034160 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002369 
queue_avg = 7.296694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.29669
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143196 n_act=95 n_pre=79 n_ref_event=0 n_req=1483 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.1331
n_activity=20255 dram_eff=0.9748
bk0: 20a 137809i bk1: 20a 138373i bk2: 44a 136797i bk3: 44a 136577i bk4: 64a 135922i bk5: 64a 135309i bk6: 36a 134086i bk7: 32a 132819i bk8: 0a 136463i bk9: 0a 135757i bk10: 0a 138065i bk11: 0a 137340i bk12: 0a 139165i bk13: 0a 138787i bk14: 4a 137169i bk15: 4a 136879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946730
Row_Buffer_Locality_read = 0.990964
Row_Buffer_Locality_write = 0.933970
Bank_Level_Parallism = 9.316771
Bank_Level_Parallism_Col = 9.145443
Bank_Level_Parallism_Ready = 6.316802
write_to_read_ratio_blp_rw_average = 0.953574
GrpLevelPara = 3.840646 

BW Util details:
bwutil = 0.133135 
total_CMD = 148301 
util_bw = 19744 
Wasted_Col = 354 
Wasted_Row = 1 
Idle = 128202 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 78 
RTWc_limit = 554 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 74 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 148301 
n_nop = 143196 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1483 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4936 
Row_Bus_Util =  0.001173 
CoL_Bus_Util = 0.033284 
Either_Row_CoL_Bus_Util = 0.034423 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000979 
queue_avg = 7.434447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.43445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143215 n_act=95 n_pre=79 n_ref_event=0 n_req=1473 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=4596 bw_util=0.1327
n_activity=20422 dram_eff=0.9637
bk0: 12a 138368i bk1: 8a 138706i bk2: 48a 135928i bk3: 48a 134887i bk4: 64a 134098i bk5: 64a 133740i bk6: 36a 134672i bk7: 44a 133456i bk8: 0a 137397i bk9: 0a 137082i bk10: 0a 138749i bk11: 0a 138409i bk12: 0a 139341i bk13: 0a 139183i bk14: 0a 138775i bk15: 0a 137971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946368
Row_Buffer_Locality_read = 0.987654
Row_Buffer_Locality_write = 0.934726
Bank_Level_Parallism = 9.111729
Bank_Level_Parallism_Col = 8.976084
Bank_Level_Parallism_Ready = 6.392276
write_to_read_ratio_blp_rw_average = 0.931057
GrpLevelPara = 3.782461 

BW Util details:
bwutil = 0.132703 
total_CMD = 148301 
util_bw = 19680 
Wasted_Col = 447 
Wasted_Row = 53 
Idle = 128121 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 114 
WTRc_limit = 223 
RTWc_limit = 454 
CCDLc_limit = 311 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 188 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 148301 
n_nop = 143215 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 4596 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1473 
total_req = 4920 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4920 
Row_Bus_Util =  0.001173 
CoL_Bus_Util = 0.033176 
Either_Row_CoL_Bus_Util = 0.034295 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001573 
queue_avg = 7.336134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.33613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143155 n_act=103 n_pre=87 n_ref_event=0 n_req=1500 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=4624 bw_util=0.134
n_activity=20791 dram_eff=0.9558
bk0: 24a 138131i bk1: 24a 138269i bk2: 50a 136625i bk3: 49a 136122i bk4: 64a 136409i bk5: 64a 135029i bk6: 32a 132976i bk7: 37a 132312i bk8: 0a 137060i bk9: 0a 137316i bk10: 0a 138220i bk11: 0a 138243i bk12: 0a 138920i bk13: 0a 138119i bk14: 0a 137692i bk15: 0a 137512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942000
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 0.931661
Bank_Level_Parallism = 9.097383
Bank_Level_Parallism_Col = 8.956876
Bank_Level_Parallism_Ready = 6.308265
write_to_read_ratio_blp_rw_average = 0.953375
GrpLevelPara = 3.803474 

BW Util details:
bwutil = 0.133998 
total_CMD = 148301 
util_bw = 19872 
Wasted_Col = 463 
Wasted_Row = 98 
Idle = 127868 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 107 
WTRc_limit = 56 
RTWc_limit = 334 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 53 
RTWc_limit_alone = 311 

Commands details: 
total_CMD = 148301 
n_nop = 143155 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 4624 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 1500 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 4968 
Row_Bus_Util =  0.001281 
CoL_Bus_Util = 0.033499 
Either_Row_CoL_Bus_Util = 0.034700 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002332 
queue_avg = 7.518041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.51804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143227 n_act=95 n_pre=79 n_ref_event=0 n_req=1468 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=4592 bw_util=0.1325
n_activity=20091 dram_eff=0.978
bk0: 24a 139015i bk1: 12a 138544i bk2: 48a 135035i bk3: 44a 134851i bk4: 64a 135108i bk5: 64a 134091i bk6: 32a 134521i bk7: 32a 134363i bk8: 0a 136018i bk9: 0a 135631i bk10: 0a 138683i bk11: 0a 138432i bk12: 0a 138949i bk13: 0a 138891i bk14: 0a 138823i bk15: 0a 138844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946185
Row_Buffer_Locality_read = 0.987500
Row_Buffer_Locality_write = 0.934669
Bank_Level_Parallism = 9.277286
Bank_Level_Parallism_Col = 9.102713
Bank_Level_Parallism_Ready = 6.346906
write_to_read_ratio_blp_rw_average = 0.942807
GrpLevelPara = 3.865734 

BW Util details:
bwutil = 0.132487 
total_CMD = 148301 
util_bw = 19648 
Wasted_Col = 269 
Wasted_Row = 1 
Idle = 128383 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 72 
RTWc_limit = 484 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 70 
RTWc_limit_alone = 444 

Commands details: 
total_CMD = 148301 
n_nop = 143227 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 4592 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 1468 
total_req = 4912 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 4912 
Row_Bus_Util =  0.001173 
CoL_Bus_Util = 0.033122 
Either_Row_CoL_Bus_Util = 0.034214 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002365 
queue_avg = 7.332884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.33288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143224 n_act=99 n_pre=83 n_ref_event=0 n_req=1463 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.1323
n_activity=20029 dram_eff=0.9794
bk0: 24a 138440i bk1: 20a 138150i bk2: 48a 135363i bk3: 44a 135062i bk4: 64a 134239i bk5: 64a 133487i bk6: 28a 132257i bk7: 24a 133064i bk8: 0a 136944i bk9: 0a 137105i bk10: 0a 138525i bk11: 0a 137692i bk12: 0a 140482i bk13: 0a 139867i bk14: 0a 139586i bk15: 0a 138036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943267
Row_Buffer_Locality_read = 0.990506
Row_Buffer_Locality_write = 0.930253
Bank_Level_Parallism = 9.379860
Bank_Level_Parallism_Col = 9.187336
Bank_Level_Parallism_Ready = 6.371487
write_to_read_ratio_blp_rw_average = 0.941938
GrpLevelPara = 3.859283 

BW Util details:
bwutil = 0.132272 
total_CMD = 148301 
util_bw = 19616 
Wasted_Col = 249 
Wasted_Row = 1 
Idle = 128435 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 99 
RTWc_limit = 390 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 96 
RTWc_limit_alone = 353 

Commands details: 
total_CMD = 148301 
n_nop = 143224 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 99 
n_pre = 83 
n_ref = 0 
n_req = 1463 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 4904 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.033068 
Either_Row_CoL_Bus_Util = 0.034234 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001773 
queue_avg = 7.303484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.30348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143246 n_act=97 n_pre=81 n_ref_event=0 n_req=1453 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=4580 bw_util=0.1318
n_activity=19935 dram_eff=0.9808
bk0: 20a 138866i bk1: 16a 138537i bk2: 48a 136804i bk3: 44a 136557i bk4: 64a 135022i bk5: 64a 134123i bk6: 28a 133217i bk7: 24a 132551i bk8: 0a 135697i bk9: 0a 136273i bk10: 0a 138143i bk11: 0a 136697i bk12: 0a 139169i bk13: 0a 138048i bk14: 0a 138577i bk15: 0a 138053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944253
Row_Buffer_Locality_read = 0.983766
Row_Buffer_Locality_write = 0.933624
Bank_Level_Parallism = 9.529764
Bank_Level_Parallism_Col = 9.344677
Bank_Level_Parallism_Ready = 6.500205
write_to_read_ratio_blp_rw_average = 0.948034
GrpLevelPara = 3.867475 

BW Util details:
bwutil = 0.131840 
total_CMD = 148301 
util_bw = 19552 
Wasted_Col = 204 
Wasted_Row = 1 
Idle = 128544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 112 
RTWc_limit = 406 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 100 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 148301 
n_nop = 143246 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 4580 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 1453 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 4888 
Row_Bus_Util =  0.001200 
CoL_Bus_Util = 0.032960 
Either_Row_CoL_Bus_Util = 0.034086 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002176 
queue_avg = 7.376761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37676
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143120 n_act=102 n_pre=86 n_ref_event=0 n_req=1528 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=4640 bw_util=0.1351
n_activity=20502 dram_eff=0.9771
bk0: 32a 138323i bk1: 36a 137709i bk2: 48a 135349i bk3: 52a 134562i bk4: 64a 133718i bk5: 64a 132760i bk6: 36a 133034i bk7: 36a 132770i bk8: 0a 136906i bk9: 0a 136912i bk10: 0a 137511i bk11: 0a 137526i bk12: 0a 139347i bk13: 0a 139326i bk14: 0a 139403i bk15: 0a 139321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943717
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 9.374716
Bank_Level_Parallism_Col = 9.190279
Bank_Level_Parallism_Ready = 6.336126
write_to_read_ratio_blp_rw_average = 0.935946
GrpLevelPara = 3.857785 

BW Util details:
bwutil = 0.135077 
total_CMD = 148301 
util_bw = 20032 
Wasted_Col = 255 
Wasted_Row = 1 
Idle = 128013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 60 
WTRc_limit = 246 
RTWc_limit = 292 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 220 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 148301 
n_nop = 143120 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 4640 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 1528 
total_req = 5008 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 5008 
Row_Bus_Util =  0.001268 
CoL_Bus_Util = 0.033769 
Either_Row_CoL_Bus_Util = 0.034936 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002895 
queue_avg = 7.541163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.54116
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143183 n_act=104 n_pre=88 n_ref_event=0 n_req=1488 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.1333
n_activity=20260 dram_eff=0.9755
bk0: 24a 138382i bk1: 20a 138250i bk2: 49a 135131i bk3: 48a 135067i bk4: 64a 135296i bk5: 64a 134758i bk6: 36a 133757i bk7: 32a 133172i bk8: 0a 137397i bk9: 0a 137396i bk10: 0a 137743i bk11: 0a 137321i bk12: 0a 139433i bk13: 0a 138956i bk14: 0a 139268i bk15: 0a 139348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940860
Row_Buffer_Locality_read = 0.979228
Row_Buffer_Locality_write = 0.929626
Bank_Level_Parallism = 9.150661
Bank_Level_Parallism_Col = 8.970491
Bank_Level_Parallism_Ready = 6.243276
write_to_read_ratio_blp_rw_average = 0.947476
GrpLevelPara = 3.850110 

BW Util details:
bwutil = 0.133270 
total_CMD = 148301 
util_bw = 19764 
Wasted_Col = 309 
Wasted_Row = 27 
Idle = 128201 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 68 
WTRc_limit = 84 
RTWc_limit = 470 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 79 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 148301 
n_nop = 143183 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1488 
total_req = 4941 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 4941 
Row_Bus_Util =  0.001295 
CoL_Bus_Util = 0.033317 
Either_Row_CoL_Bus_Util = 0.034511 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002931 
queue_avg = 7.380827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38083
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143201 n_act=92 n_pre=76 n_ref_event=0 n_req=1487 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.1332
n_activity=20369 dram_eff=0.9701
bk0: 28a 138741i bk1: 29a 138191i bk2: 46a 134828i bk3: 44a 135757i bk4: 64a 134570i bk5: 64a 133706i bk6: 32a 132819i bk7: 29a 132450i bk8: 0a 135965i bk9: 0a 136099i bk10: 0a 139258i bk11: 0a 138773i bk12: 0a 139882i bk13: 0a 140276i bk14: 0a 139268i bk15: 0a 139365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948890
Row_Buffer_Locality_read = 0.988095
Row_Buffer_Locality_write = 0.937446
Bank_Level_Parallism = 9.180781
Bank_Level_Parallism_Col = 9.039062
Bank_Level_Parallism_Ready = 6.223841
write_to_read_ratio_blp_rw_average = 0.938380
GrpLevelPara = 3.867076 

BW Util details:
bwutil = 0.133243 
total_CMD = 148301 
util_bw = 19760 
Wasted_Col = 310 
Wasted_Row = 49 
Idle = 128182 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 68 
WTRc_limit = 160 
RTWc_limit = 325 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 144 
RTWc_limit_alone = 301 

Commands details: 
total_CMD = 148301 
n_nop = 143201 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 1487 
total_req = 4940 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 4940 
Row_Bus_Util =  0.001133 
CoL_Bus_Util = 0.033311 
Either_Row_CoL_Bus_Util = 0.034390 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001569 
queue_avg = 7.414630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.41463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143284 n_act=92 n_pre=76 n_ref_event=0 n_req=1436 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=4560 bw_util=0.131
n_activity=19991 dram_eff=0.9716
bk0: 20a 138207i bk1: 12a 138467i bk2: 44a 136111i bk3: 40a 136210i bk4: 64a 134284i bk5: 64a 133536i bk6: 24a 133018i bk7: 28a 132028i bk8: 0a 137055i bk9: 0a 136475i bk10: 0a 139402i bk11: 0a 139276i bk12: 0a 139176i bk13: 0a 139289i bk14: 0a 139612i bk15: 0a 139758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947075
Row_Buffer_Locality_read = 0.989865
Row_Buffer_Locality_write = 0.935965
Bank_Level_Parallism = 9.248922
Bank_Level_Parallism_Col = 9.092359
Bank_Level_Parallism_Ready = 6.332304
write_to_read_ratio_blp_rw_average = 0.953139
GrpLevelPara = 3.878294 

BW Util details:
bwutil = 0.130977 
total_CMD = 148301 
util_bw = 19424 
Wasted_Col = 314 
Wasted_Row = 7 
Idle = 128556 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 103 
WTRc_limit = 124 
RTWc_limit = 514 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 109 
RTWc_limit_alone = 475 

Commands details: 
total_CMD = 148301 
n_nop = 143284 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 4560 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 1436 
total_req = 4856 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 4856 
Row_Bus_Util =  0.001133 
CoL_Bus_Util = 0.032744 
Either_Row_CoL_Bus_Util = 0.033830 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001395 
queue_avg = 7.299061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.29906
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=148301 n_nop=143214 n_act=94 n_pre=78 n_ref_event=0 n_req=1481 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=4596 bw_util=0.1329
n_activity=20111 dram_eff=0.9802
bk0: 36a 137747i bk1: 36a 137183i bk2: 40a 135881i bk3: 44a 135023i bk4: 64a 134286i bk5: 60a 133459i bk6: 28a 134594i bk7: 24a 133913i bk8: 0a 137265i bk9: 0a 137142i bk10: 0a 138773i bk11: 0a 138253i bk12: 0a 139958i bk13: 0a 139571i bk14: 0a 139132i bk15: 0a 138875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947333
Row_Buffer_Locality_read = 0.990964
Row_Buffer_Locality_write = 0.934726
Bank_Level_Parallism = 9.189977
Bank_Level_Parallism_Col = 9.019320
Bank_Level_Parallism_Ready = 6.239351
write_to_read_ratio_blp_rw_average = 0.926201
GrpLevelPara = 3.855279 

BW Util details:
bwutil = 0.132919 
total_CMD = 148301 
util_bw = 19712 
Wasted_Col = 254 
Wasted_Row = 1 
Idle = 128334 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 188 
RTWc_limit = 356 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 176 
RTWc_limit_alone = 332 

Commands details: 
total_CMD = 148301 
n_nop = 143214 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 4596 
n_act = 94 
n_pre = 78 
n_ref = 0 
n_req = 1481 
total_req = 4928 

Dual Bus Interface Util: 
issued_total_row = 172 
issued_total_col = 4928 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.033230 
Either_Row_CoL_Bus_Util = 0.034302 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002556 
queue_avg = 7.311158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.31116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9347, Miss = 6396, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 9347, Miss = 6384, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9347, Miss = 6400, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9344, Miss = 6396, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9350, Miss = 6392, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9352, Miss = 6396, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9360, Miss = 6402, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9346, Miss = 6406, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9346, Miss = 6400, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9350, Miss = 6384, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9362, Miss = 6396, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9357, Miss = 6384, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9354, Miss = 6392, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9355, Miss = 6380, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9354, Miss = 6412, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9355, Miss = 6420, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9380, Miss = 6401, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9368, Miss = 6392, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9351, Miss = 6398, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9352, Miss = 6394, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9348, Miss = 6380, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9354, Miss = 6372, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9346, Miss = 6396, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9343, Miss = 6392, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 224468
L2_total_cache_misses = 153465
L2_total_cache_miss_rate = 0.6837
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 74866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149602
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=224468
icnt_total_pkts_simt_to_mem=224468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 224468
Req_Network_cycles = 57832
Req_Network_injected_packets_per_cycle =       3.8814 
Req_Network_conflicts_per_cycle =       2.1568
Req_Network_conflicts_per_cycle_util =       5.8705
Req_Bank_Level_Parallism =      10.5647
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.7652
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       9.9127

Reply_Network_injected_packets_num = 224468
Reply_Network_cycles = 57832
Reply_Network_injected_packets_per_cycle =        3.8814
Reply_Network_conflicts_per_cycle =        3.1299
Reply_Network_conflicts_per_cycle_util =       7.9991
Reply_Bank_Level_Parallism =       9.9195
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.9794
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1294
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 23 sec (83 sec)
gpgpu_simulation_rate = 288319 (inst/sec)
gpgpu_simulation_rate = 696 (cycle/sec)
gpgpu_silicon_slowdown = 1961206x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 42952
gpu_sim_insn = 6286832
gpu_ipc =     146.3688
gpu_tot_sim_cycle = 100784
gpu_tot_sim_insn = 30217311
gpu_tot_ipc =     299.8225
gpu_tot_issued_cta = 11685
gpu_occupancy = 59.1321% 
gpu_tot_occupancy = 82.1537% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8895
partiton_level_parallism_total  =       2.6063
partiton_level_parallism_util =       6.8866
partiton_level_parallism_util_total  =       9.5300
L2_BW  =      38.8546 GB/Sec
L2_BW_total  =     113.8439 GB/Sec
gpu_total_sim_rate=269797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8672, Miss = 8672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5679
	L1D_cache_core[1]: Access = 8432, Miss = 8432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6139
	L1D_cache_core[2]: Access = 8432, Miss = 8432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7085
	L1D_cache_core[3]: Access = 8824, Miss = 8824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6572
	L1D_cache_core[4]: Access = 9148, Miss = 8927, Miss_rate = 0.976, Pending_hits = 2, Reservation_fails = 6199
	L1D_cache_core[5]: Access = 8944, Miss = 8944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7209
	L1D_cache_core[6]: Access = 9272, Miss = 9100, Miss_rate = 0.981, Pending_hits = 1, Reservation_fails = 7429
	L1D_cache_core[7]: Access = 9197, Miss = 9188, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 6929
	L1D_cache_core[8]: Access = 9159, Miss = 9114, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 6343
	L1D_cache_core[9]: Access = 8626, Miss = 8624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6670
	L1D_cache_core[10]: Access = 8895, Miss = 8785, Miss_rate = 0.988, Pending_hits = 1, Reservation_fails = 6541
	L1D_cache_core[11]: Access = 9024, Miss = 9024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6288
	L1D_cache_core[12]: Access = 8624, Miss = 8624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6385
	L1D_cache_core[13]: Access = 8957, Miss = 8948, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 6168
	L1D_cache_core[14]: Access = 8880, Miss = 8880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6488
	L1D_cache_core[15]: Access = 8608, Miss = 8608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5773
	L1D_cache_core[16]: Access = 8698, Miss = 8692, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 6197
	L1D_cache_core[17]: Access = 8992, Miss = 8959, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 6545
	L1D_cache_core[18]: Access = 8976, Miss = 8976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7020
	L1D_cache_core[19]: Access = 8849, Miss = 8446, Miss_rate = 0.954, Pending_hits = 3, Reservation_fails = 6534
	L1D_cache_core[20]: Access = 8490, Miss = 8452, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 6343
	L1D_cache_core[21]: Access = 8822, Miss = 8820, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 6461
	L1D_cache_core[22]: Access = 8790, Miss = 8787, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 6425
	L1D_cache_core[23]: Access = 8408, Miss = 8408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5662
	L1D_cache_core[24]: Access = 8848, Miss = 8848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6045
	L1D_cache_core[25]: Access = 8336, Miss = 8336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6007
	L1D_cache_core[26]: Access = 8545, Miss = 8333, Miss_rate = 0.975, Pending_hits = 1, Reservation_fails = 6131
	L1D_cache_core[27]: Access = 8464, Miss = 8464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6228
	L1D_cache_core[28]: Access = 8496, Miss = 8496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6439
	L1D_cache_core[29]: Access = 8848, Miss = 8848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6348
	L1D_total_cache_accesses = 263256
	L1D_total_cache_misses = 261991
	L1D_total_cache_miss_rate = 0.9952
	L1D_total_cache_pending_hits = 16
	L1D_total_cache_reservation_fails = 192282
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.110
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 84188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 113328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149928

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 11685, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1092, 1092, 1092, 1092, 1087, 1087, 1087, 1087, 1114, 1114, 1114, 1114, 1021, 1021, 1021, 1021, 1056, 1056, 1056, 1056, 999, 999, 999, 999, 1007, 1007, 1007, 1007, 999, 999, 999, 999, 
gpgpu_n_tot_thrd_icount = 32145664
gpgpu_n_tot_w_icount = 1004552
gpgpu_n_stall_shd_mem = 25352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112747
gpgpu_n_mem_write_global = 149928
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 898877
gpgpu_n_store_insn = 1196712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9273216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25258
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:809671	W0_Idle:1135608	W0_Scoreboard:1154797	W1:2945	W2:946	W3:112	W4:220	W5:42	W6:0	W7:0	W8:54	W9:0	W10:14	W11:39	W12:18	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:37	W28:0	W29:0	W30:0	W31:5	W32:1000120
single_issue_nums: WS0:250826	WS1:251461	WS2:251125	WS3:251140	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 899576 {8:112447,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5997120 {40:149928,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12000 {40:300,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4497880 {40:112447,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1199424 {8:149928,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12000 {40:300,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 409 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 286 
avg_icnt2sh_latency = 24 
mrq_lat_table:3066 	223 	296 	507 	697 	1254 	2018 	2304 	3665 	3315 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75130 	139583 	30230 	17732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	298 	0 	1 	1 	115502 	59132 	49473 	22413 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	101527 	38861 	34258 	32545 	25063 	18420 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	52 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        63        16        28        32        16        16        16        16        16        16        16        16 
dram[1]:        16        31        55        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        21        16        55        55        16        80        16        16        16        16        16        16        16        16        16        16 
dram[3]:        36        36        55        58        16        60        16        36        16        16        16        16        16        16        16        16 
dram[4]:        16        21        59        54        26        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        35        30        59        53        42        80        16        16        16        16        16        16        16        16        16        16 
dram[6]:        30        16        57        16        40        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        60        18        44        16        16        16        16        16        16        16        16        16        16 
dram[8]:        35        16        56        16        43        33        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        40        55        16        80        80        33        28        16        16        16        16        16        16        16        16 
dram[10]:        30        16        16        16        61        79        24        16        16        16        16        16        16        16        16        16 
dram[11]:        50        16        50        16        16        60        28        24        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     11254     11222     10777     10777     10902     10896     10788     10915     12042     12042     11850     11854     11751     11649     11905     11930 
dram[1]:     11228     11194     10896     10907     10838     10896     10765     10789     12074     12120     11811     11948     11828     11856     12146     12175 
dram[2]:     11169     11192     10890     10890     10877     15797     10783     10864     12102     12102     11675     11573     11830     11852     12075     12151 
dram[3]:     11441     11463     10952     16370     10951     10914     10853     10984     12146     12149     11731     11729     11430     11544     12166     12322 
dram[4]:     11407     11440     10950     10975     10905     10905     10786     10875     12148     12148     11773     11858     11798     11984     12194     12205 
dram[5]:     11160     11197     15779     10682     10929     11882     10766     10882     12142     12143     15746     11574     11608     11850     12399     12404 
dram[6]:     11266     11285     21435     10706     10912     10912     10805     10886     12144     12156     11828     11966     11864     11889     12003     12005 
dram[7]:     11480     11480     10789     12116     10993     10924     10899     10936     12146     12166     11662     11663     11479     11676     12133     12066 
dram[8]:     11462     11475     10799     10800     10977     10996     10835     10966     12155     12155     11732     11749     11671     11752     12033     12033 
dram[9]:     11196     12755     10918     10970     10829     10807     10752     10818     12182     12208     11660     11662     11699     11922     12105     12019 
dram[10]:     11226     11226     10798     10761     17419     13277     13010     10879     12941     12216     13460     11721     11735     11746     12061     12060 
dram[11]:     11264     11253     11546     10880     10905     10833     10705     10855     12063     12062     11464     11466     11694     11695     12123     11994 
average row accesses per activate:
dram[0]: 22.250000 18.500000 23.166666 19.142857 20.125000 20.000000 13.750000 12.777778 15.000000 15.000000 21.333334 21.333334 14.250000  9.500000 12.500000  8.833333 
dram[1]: 21.000000 17.000000 22.666666 22.333334 20.000000 20.000000 17.000000 16.285715 15.400000 11.000000 21.333334 21.333334 18.333334 18.000000 11.200000 11.000000 
dram[2]: 15.000000 14.000000 17.500000 19.714285 32.000000 23.000000 17.000000 16.125000 15.000000 11.142858 16.000000 16.000000 18.666666 18.000000 10.400000 16.666666 
dram[3]: 18.000000 18.000000 14.300000 15.666667 32.000000 17.777779 14.250000 13.666667 15.000000 12.666667 21.333334 16.250000 18.000000 18.000000 16.666666 16.333334 
dram[4]: 22.250000 15.200000 17.625000 15.333333 22.857143 20.000000 14.250000 14.250000 15.000000 15.400000 17.000000 17.000000 18.333334 18.333334 16.333334 16.666666 
dram[5]: 18.400000 17.400000 14.100000 12.545455 22.857143 23.000000 13.750000 13.125000 12.833333 19.000000  7.777778 13.600000 18.333334 13.750000 16.333334 16.333334 
dram[6]: 16.799999 19.500000 17.625000 19.285715 16.000000 20.000000 13.750000 13.125000 15.000000 18.750000 17.000000  9.857142 18.000000  8.285714 16.333334 16.666666 
dram[7]: 24.500000 25.750000 20.000000 18.250000 17.777779 14.727273 12.000000 13.333333 15.000000 15.000000 21.333334 21.333334 11.200000 18.333334 24.000000 16.333334 
dram[8]: 17.799999 20.750000 17.625000 20.000000 14.818182 13.583333 13.222222 12.777778 12.666667 12.833333 21.333334 13.200000 13.750000 17.666666 16.666666 16.333334 
dram[9]: 23.250000 15.833333 17.250000 22.500000 23.142857 27.333334 12.888889 10.272727 15.000000 15.200000 21.333334 16.250000 13.750000 13.500000 16.333334 24.000000 
dram[10]: 17.000000 18.500000 19.285715 21.666666 18.222221 23.000000 11.888889 13.750000 10.857142 12.500000 16.250000 22.000000 13.500000 13.500000 24.000000 12.750000 
dram[11]: 21.000000 26.000000 18.714285 19.285715 32.000000 19.500000 12.444445 12.111111 14.800000 14.800000 10.833333 11.000000 17.666666 13.500000 16.666666 12.750000 
average row locality = 17911/1085 = 16.507833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        12        48        44        65        64        29        33         0         0         0         0         0         1         1         3 
dram[1]:        20        20        46        44        64        64        36        32         2         2         0         0         0         0         4         4 
dram[2]:        12         8        50        48        64        65        36        44         0         2         0         0         0         0         2         0 
dram[3]:        24        24        52        49        64        64        32        40         0         1         0         0         0         0         0         0 
dram[4]:        24        14        49        46        64        64        32        32         0         2         4         4         0         0         0         0 
dram[5]:        28        24        48        46        64        65        28        24         2         0         5         4         0         0         0         0 
dram[6]:        21        16        48        44        64        64        28        24         0         0         4         3         0         3         0         0 
dram[7]:        32        36        48        53        64        66        36        36         0         0         0         0         1         0         0         0 
dram[8]:        25        20        49        48        67        67        36        32         0         0         0         1         0         0         0         0 
dram[9]:        28        29        47        44        66        68        32        30         0         1         0         0         0         0         0         0 
dram[10]:        20        12        44        40        68        65        25        28         1         0         0         2         0         0         0         1 
dram[11]:        37        36        41        44        64        61        30        28         0         0         0         1         0         0         0         1 
total dram reads = 4046
min_bank_accesses = 0!
chip skew: 372/306 = 1.22
number of total write accesses:
dram[0]:       260       248       364       360       384       384       324       328       300       300       256       256       228       224       196       200 
dram[1]:       256       260       360       360       384       384       332       328       300       300       256       256       220       216       208       204 
dram[2]:       252       248       360       360       384       384       332       340       300       304       256       256       224       216       200       200 
dram[3]:       264       264       364       368       384       384       328       332       300       300       256       260       216       216       200       196 
dram[4]:       260       248       368       368       384       384       328       328       300       300       256       256       220       220       196       200 
dram[5]:       256       252       372       368       384       384       328       324       300       304       260       256       220       220       196       196 
dram[6]:       252       248       372       364       384       384       328       324       300       300       256       264       216       220       196       200 
dram[7]:       264       268       368       372       384       384       336       336       300       300       256       256       220       220       192       196 
dram[8]:       256       252       368       368       384       384       332       332       304       308       256       260       220       212       200       196 
dram[9]:       260       264       364       364       384       384       336       332       300       300       256       260       220       216       196       192 
dram[10]:       260       248       364       360       384       384       328       328       300       300       260       256       216       216       192       200 
dram[11]:       272       272       360       364       384       380       328       324       296       296       260       260       212       216       200       200 
total dram writes = 55460
bank skew: 384/192 = 2.00
chip skew: 4652/4596 = 1.01
average mf latency per bank:
dram[0]:       2268      2414      1280      1278      1191      1130      1378      1332      1723      1742      2161      2202      2467      2546      3011      2922
dram[1]:       2322      2335      1255      1278      1096      1136      1270      1341      1676      1766      2157      2258      2579      2752      2832      2977
dram[2]:       2453      2501      1306      1296      1176      1174      1317      1246      1762      1717      2235      2206      2624      2658      3012      2981
dram[3]:       2242      2307      1222      1285      1119      1206      1349      1419      1707      1804      2204      2235      2679      2765      3005      3170
dram[4]:       2316      2497      1265      1286      1180      1177      1348      1374      1748      1740      2165      2190      2627      2652      3090      3049
dram[5]:       2358      2385      1283      1294      1182      1181      1385      1420      1808      1784      2211      2236      2697      2680      3142      3145
dram[6]:       2383      2430      1226      1250      1134      1096      1332      1371      1695      1719      2112      2084      2608      2530      3040      2951
dram[7]:       2334      2262      1344      1279      1210      1187      1358      1341      1777      1793      2320      2338      2747      2842      3294      3317
dram[8]:       2324      2392      1316      1220      1133      1133      1294      1346      1682      1726      2185      2230      2613      2783      3029      3090
dram[9]:       2321      2199      1288      1207      1146      1091      1359      1337      1748      1679      2267      2158      2694      2674      3197      3163
dram[10]:       2415      2578      1275      1312      1123      1134      1375      1393      1710      1746      2180      2224      2756      2743      3280      3143
dram[11]:       2158      2032      1332      1221      1182      1172      1343      1359      1788      1732      2213      2113      2814      2644      3134      2938
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       779      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       877       878      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253328 n_act=106 n_pre=90 n_ref_event=0 n_req=1477 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=4612 bw_util=0.07639
n_activity=20906 dram_eff=0.9444
bk0: 24a 248689i bk1: 12a 248593i bk2: 48a 246133i bk3: 44a 245307i bk4: 65a 244530i bk5: 64a 244107i bk6: 29a 243480i bk7: 33a 242792i bk8: 0a 245472i bk9: 0a 245306i bk10: 0a 247058i bk11: 0a 246920i bk12: 0a 249493i bk13: 1a 249645i bk14: 1a 248296i bk15: 3a 248182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939066
Row_Buffer_Locality_read = 0.966049
Row_Buffer_Locality_write = 0.931483
Bank_Level_Parallism = 9.386453
Bank_Level_Parallism_Col = 9.299661
Bank_Level_Parallism_Ready = 6.621178
write_to_read_ratio_blp_rw_average = 0.933428
GrpLevelPara = 3.775907 

BW Util details:
bwutil = 0.076394 
total_CMD = 258448 
util_bw = 19744 
Wasted_Col = 638 
Wasted_Row = 185 
Idle = 237881 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 131 
WTRc_limit = 228 
RTWc_limit = 741 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 271 
WTRc_limit_alone = 194 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 258448 
n_nop = 253328 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 4612 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1477 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 4936 
Row_Bus_Util =  0.000758 
CoL_Bus_Util = 0.019099 
Either_Row_CoL_Bus_Util = 0.019811 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.002344 
queue_avg = 4.186943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18694
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253305 n_act=101 n_pre=85 n_ref_event=0 n_req=1494 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=4624 bw_util=0.0768
n_activity=20681 dram_eff=0.9597
bk0: 20a 247953i bk1: 20a 248453i bk2: 46a 246892i bk3: 44a 246719i bk4: 64a 246067i bk5: 64a 245456i bk6: 36a 244234i bk7: 32a 242968i bk8: 2a 246613i bk9: 2a 245765i bk10: 0a 248211i bk11: 0a 247488i bk12: 0a 249276i bk13: 0a 248936i bk14: 4a 247193i bk15: 4a 246939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943106
Row_Buffer_Locality_read = 0.982249
Row_Buffer_Locality_write = 0.931661
Bank_Level_Parallism = 9.199549
Bank_Level_Parallism_Col = 9.046524
Bank_Level_Parallism_Ready = 6.288965
write_to_read_ratio_blp_rw_average = 0.950105
GrpLevelPara = 3.806371 

BW Util details:
bwutil = 0.076797 
total_CMD = 258448 
util_bw = 19848 
Wasted_Col = 526 
Wasted_Row = 52 
Idle = 238022 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 96 
WTRc_limit = 112 
RTWc_limit = 626 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 100 
RTWc_limit_alone = 588 

Commands details: 
total_CMD = 258448 
n_nop = 253305 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 4624 
n_act = 101 
n_pre = 85 
n_ref = 0 
n_req = 1494 
total_req = 4962 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 4962 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.019199 
Either_Row_CoL_Bus_Util = 0.019900 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000972 
queue_avg = 4.265988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253321 n_act=102 n_pre=86 n_ref_event=0 n_req=1485 n_rd=331 n_rd_L2_A=0 n_write=0 n_wr_bk=4616 bw_util=0.07656
n_activity=20978 dram_eff=0.9433
bk0: 12a 248515i bk1: 8a 248854i bk2: 50a 245981i bk3: 48a 245031i bk4: 64a 244245i bk5: 65a 243838i bk6: 36a 244817i bk7: 44a 243603i bk8: 0a 247545i bk9: 2a 247089i bk10: 0a 248892i bk11: 0a 248554i bk12: 0a 249452i bk13: 0a 249331i bk14: 2a 248789i bk15: 0a 248097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942088
Row_Buffer_Locality_read = 0.972810
Row_Buffer_Locality_write = 0.933276
Bank_Level_Parallism = 8.987494
Bank_Level_Parallism_Col = 8.873709
Bank_Level_Parallism_Ready = 6.362846
write_to_read_ratio_blp_rw_average = 0.926296
GrpLevelPara = 3.746336 

BW Util details:
bwutil = 0.076565 
total_CMD = 258448 
util_bw = 19788 
Wasted_Col = 634 
Wasted_Row = 108 
Idle = 237918 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 138 
WTRc_limit = 277 
RTWc_limit = 490 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 268 
WTRc_limit_alone = 242 
RTWc_limit_alone = 446 

Commands details: 
total_CMD = 258448 
n_nop = 253321 
Read = 331 
Write = 0 
L2_Alloc = 0 
L2_WB = 4616 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 1485 
total_req = 4947 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 4947 
Row_Bus_Util =  0.000727 
CoL_Bus_Util = 0.019141 
Either_Row_CoL_Bus_Util = 0.019838 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001560 
queue_avg = 4.209736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253282 n_act=106 n_pre=90 n_ref_event=0 n_req=1508 n_rd=350 n_rd_L2_A=0 n_write=0 n_wr_bk=4632 bw_util=0.07711
n_activity=21095 dram_eff=0.9447
bk0: 24a 248275i bk1: 24a 248415i bk2: 52a 246722i bk3: 49a 246266i bk4: 64a 246555i bk5: 64a 245177i bk6: 32a 243125i bk7: 40a 242461i bk8: 0a 247209i bk9: 1a 247415i bk10: 0a 248366i bk11: 0a 248390i bk12: 0a 249067i bk13: 0a 248266i bk14: 0a 247821i bk15: 0a 247573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940318
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = 0.930915
Bank_Level_Parallism = 9.044504
Bank_Level_Parallism_Col = 8.914124
Bank_Level_Parallism_Ready = 6.293363
write_to_read_ratio_blp_rw_average = 0.951372
GrpLevelPara = 3.788792 

BW Util details:
bwutil = 0.077106 
total_CMD = 258448 
util_bw = 19928 
Wasted_Col = 540 
Wasted_Row = 125 
Idle = 237855 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 119 
WTRc_limit = 74 
RTWc_limit = 352 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 69 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 258448 
n_nop = 253282 
Read = 350 
Write = 0 
L2_Alloc = 0 
L2_WB = 4632 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1508 
total_req = 4982 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 4982 
Row_Bus_Util =  0.000758 
CoL_Bus_Util = 0.019277 
Either_Row_CoL_Bus_Util = 0.019989 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.002323 
queue_avg = 4.313955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.31395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253319 n_act=103 n_pre=87 n_ref_event=0 n_req=1489 n_rd=335 n_rd_L2_A=0 n_write=0 n_wr_bk=4616 bw_util=0.07663
n_activity=20833 dram_eff=0.9506
bk0: 24a 249161i bk1: 14a 248644i bk2: 49a 245133i bk3: 46a 244855i bk4: 64a 245250i bk5: 64a 244234i bk6: 32a 244666i bk7: 32a 244511i bk8: 0a 246167i bk9: 2a 245780i bk10: 4a 248778i bk11: 4a 248525i bk12: 0a 249077i bk13: 0a 249002i bk14: 0a 248887i bk15: 0a 248885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941572
Row_Buffer_Locality_read = 0.973134
Row_Buffer_Locality_write = 0.932409
Bank_Level_Parallism = 9.116958
Bank_Level_Parallism_Col = 8.970454
Bank_Level_Parallism_Ready = 6.304787
write_to_read_ratio_blp_rw_average = 0.937916
GrpLevelPara = 3.818816 

BW Util details:
bwutil = 0.076627 
total_CMD = 258448 
util_bw = 19804 
Wasted_Col = 500 
Wasted_Row = 68 
Idle = 238076 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 87 
WTRc_limit = 108 
RTWc_limit = 558 
CCDLc_limit = 277 
rwq = 0 
CCDLc_limit_alone = 225 
WTRc_limit_alone = 104 
RTWc_limit_alone = 510 

Commands details: 
total_CMD = 258448 
n_nop = 253319 
Read = 335 
Write = 0 
L2_Alloc = 0 
L2_WB = 4616 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 1489 
total_req = 4951 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 4951 
Row_Bus_Util =  0.000735 
CoL_Bus_Util = 0.019157 
Either_Row_CoL_Bus_Util = 0.019845 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.002340 
queue_avg = 4.207880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253287 n_act=114 n_pre=98 n_ref_event=0 n_req=1493 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=4620 bw_util=0.07673
n_activity=21264 dram_eff=0.9327
bk0: 28a 248537i bk1: 24a 248247i bk2: 48a 245423i bk3: 46a 245062i bk4: 64a 244381i bk5: 65a 243584i bk6: 28a 242402i bk7: 24a 243215i bk8: 2a 247046i bk9: 0a 247236i bk10: 5a 248442i bk11: 4a 247781i bk12: 0a 250608i bk13: 0a 249922i bk14: 0a 249648i bk15: 0a 248097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934360
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = 0.925541
Bank_Level_Parallism = 9.108449
Bank_Level_Parallism_Col = 8.983331
Bank_Level_Parallism_Ready = 6.313054
write_to_read_ratio_blp_rw_average = 0.933728
GrpLevelPara = 3.789251 

BW Util details:
bwutil = 0.076735 
total_CMD = 258448 
util_bw = 19832 
Wasted_Col = 624 
Wasted_Row = 174 
Idle = 237818 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 137 
WTRc_limit = 135 
RTWc_limit = 502 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 130 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 258448 
n_nop = 253287 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 4620 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1493 
total_req = 4958 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 4958 
Row_Bus_Util =  0.000820 
CoL_Bus_Util = 0.019184 
Either_Row_CoL_Bus_Util = 0.019969 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001744 
queue_avg = 4.191180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253328 n_act=110 n_pre=94 n_ref_event=0 n_req=1471 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=4608 bw_util=0.07626
n_activity=21011 dram_eff=0.938
bk0: 21a 248959i bk1: 16a 248678i bk2: 48a 246862i bk3: 44a 246700i bk4: 64a 245169i bk5: 64a 244271i bk6: 28a 243365i bk7: 24a 242702i bk8: 0a 245849i bk9: 0a 246425i bk10: 4a 248246i bk11: 3a 246594i bk12: 0a 249312i bk13: 3a 247962i bk14: 0a 248632i bk15: 0a 248092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936098
Row_Buffer_Locality_read = 0.959248
Row_Buffer_Locality_write = 0.929688
Bank_Level_Parallism = 9.249694
Bank_Level_Parallism_Col = 9.172825
Bank_Level_Parallism_Ready = 6.456703
write_to_read_ratio_blp_rw_average = 0.940325
GrpLevelPara = 3.808403 

BW Util details:
bwutil = 0.076255 
total_CMD = 258448 
util_bw = 19708 
Wasted_Col = 520 
Wasted_Row = 253 
Idle = 237967 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 112 
WTRc_limit = 148 
RTWc_limit = 460 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 134 
RTWc_limit_alone = 428 

Commands details: 
total_CMD = 258448 
n_nop = 253328 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 4608 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1471 
total_req = 4927 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 4927 
Row_Bus_Util =  0.000789 
CoL_Bus_Util = 0.019064 
Either_Row_CoL_Bus_Util = 0.019811 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.002148 
queue_avg = 4.233246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253241 n_act=107 n_pre=91 n_ref_event=0 n_req=1535 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=4652 bw_util=0.07776
n_activity=20921 dram_eff=0.9606
bk0: 32a 248469i bk1: 36a 247855i bk2: 48a 245495i bk3: 53a 244661i bk4: 64a 243862i bk5: 66a 242857i bk6: 36a 243177i bk7: 36a 242916i bk8: 0a 247053i bk9: 0a 247060i bk10: 0a 247659i bk11: 0a 247675i bk12: 1a 249361i bk13: 0a 249455i bk14: 0a 249551i bk15: 0a 249383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940717
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 0.929493
Bank_Level_Parallism = 9.265273
Bank_Level_Parallism_Col = 9.124651
Bank_Level_Parallism_Ready = 6.319149
write_to_read_ratio_blp_rw_average = 0.933181
GrpLevelPara = 3.834681 

BW Util details:
bwutil = 0.077756 
total_CMD = 258448 
util_bw = 20096 
Wasted_Col = 378 
Wasted_Row = 102 
Idle = 237872 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 87 
WTRc_limit = 264 
RTWc_limit = 310 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 236 
RTWc_limit_alone = 295 

Commands details: 
total_CMD = 258448 
n_nop = 253241 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 4652 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 1535 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5024 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.019439 
Either_Row_CoL_Bus_Util = 0.020147 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.002881 
queue_avg = 4.327404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253274 n_act=114 n_pre=98 n_ref_event=0 n_req=1503 n_rd=345 n_rd_L2_A=0 n_write=0 n_wr_bk=4632 bw_util=0.07703
n_activity=21008 dram_eff=0.9476
bk0: 25a 248478i bk1: 20a 248394i bk2: 49a 245280i bk3: 48a 245218i bk4: 67a 245400i bk5: 67a 244809i bk6: 36a 243903i bk7: 32a 243320i bk8: 0a 247486i bk9: 0a 247420i bk10: 0a 247889i bk11: 1a 247332i bk12: 0a 249488i bk13: 0a 249099i bk14: 0a 249394i bk15: 0a 249407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934797
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = 0.925734
Bank_Level_Parallism = 8.959702
Bank_Level_Parallism_Col = 8.826733
Bank_Level_Parallism_Ready = 6.205380
write_to_read_ratio_blp_rw_average = 0.943586
GrpLevelPara = 3.798451 

BW Util details:
bwutil = 0.077029 
total_CMD = 258448 
util_bw = 19908 
Wasted_Col = 575 
Wasted_Row = 150 
Idle = 237815 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 131 
WTRc_limit = 102 
RTWc_limit = 560 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 97 
RTWc_limit_alone = 513 

Commands details: 
total_CMD = 258448 
n_nop = 253274 
Read = 345 
Write = 0 
L2_Alloc = 0 
L2_WB = 4632 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1503 
total_req = 4977 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 4977 
Row_Bus_Util =  0.000820 
CoL_Bus_Util = 0.019257 
Either_Row_CoL_Bus_Util = 0.020020 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.002899 
queue_avg = 4.235219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23522
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253293 n_act=103 n_pre=87 n_ref_event=0 n_req=1502 n_rd=345 n_rd_L2_A=0 n_write=0 n_wr_bk=4628 bw_util=0.07697
n_activity=21111 dram_eff=0.9423
bk0: 28a 248886i bk1: 29a 248278i bk2: 47a 244926i bk3: 44a 245904i bk4: 66a 244623i bk5: 68a 243803i bk6: 32a 242878i bk7: 30a 242459i bk8: 0a 246107i bk9: 1a 246245i bk10: 0a 249406i bk11: 0a 248923i bk12: 0a 249946i bk13: 0a 250338i bk14: 0a 249328i bk15: 0a 249510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942077
Row_Buffer_Locality_read = 0.973913
Row_Buffer_Locality_write = 0.932584
Bank_Level_Parallism = 8.989749
Bank_Level_Parallism_Col = 8.901158
Bank_Level_Parallism_Ready = 6.189184
write_to_read_ratio_blp_rw_average = 0.934846
GrpLevelPara = 3.818610 

BW Util details:
bwutil = 0.076967 
total_CMD = 258448 
util_bw = 19892 
Wasted_Col = 571 
Wasted_Row = 193 
Idle = 237792 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 143 
WTRc_limit = 160 
RTWc_limit = 415 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 144 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 258448 
n_nop = 253293 
Read = 345 
Write = 0 
L2_Alloc = 0 
L2_WB = 4628 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 1502 
total_req = 4973 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 4973 
Row_Bus_Util =  0.000735 
CoL_Bus_Util = 0.019242 
Either_Row_CoL_Bus_Util = 0.019946 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001552 
queue_avg = 4.254616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25462
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253359 n_act=105 n_pre=89 n_ref_event=0 n_req=1455 n_rd=306 n_rd_L2_A=0 n_write=0 n_wr_bk=4596 bw_util=0.07587
n_activity=20959 dram_eff=0.9355
bk0: 20a 248265i bk1: 12a 248614i bk2: 44a 246260i bk3: 40a 246362i bk4: 68a 244338i bk5: 65a 243633i bk6: 25a 243098i bk7: 28a 242174i bk8: 1a 247067i bk9: 0a 246531i bk10: 0a 249457i bk11: 2a 249419i bk12: 0a 249262i bk13: 0a 249347i bk14: 0a 249759i bk15: 1a 249763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938832
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 0.930374
Bank_Level_Parallism = 8.996121
Bank_Level_Parallism_Col = 8.906327
Bank_Level_Parallism_Ready = 6.282307
write_to_read_ratio_blp_rw_average = 0.948382
GrpLevelPara = 3.811663 

BW Util details:
bwutil = 0.075868 
total_CMD = 258448 
util_bw = 19608 
Wasted_Col = 649 
Wasted_Row = 178 
Idle = 238013 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 193 
WTRc_limit = 142 
RTWc_limit = 622 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 127 
RTWc_limit_alone = 573 

Commands details: 
total_CMD = 258448 
n_nop = 253359 
Read = 306 
Write = 0 
L2_Alloc = 0 
L2_WB = 4596 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 1455 
total_req = 4902 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 4902 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.018967 
Either_Row_CoL_Bus_Util = 0.019691 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001376 
queue_avg = 4.188301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=258448 n_nop=253298 n_act=106 n_pre=90 n_ref_event=0 n_req=1499 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=4624 bw_util=0.07687
n_activity=20973 dram_eff=0.9473
bk0: 37a 247842i bk1: 36a 247327i bk2: 41a 245979i bk3: 44a 245170i bk4: 64a 244436i bk5: 61a 243563i bk6: 30a 244693i bk7: 28a 244010i bk8: 0a 247410i bk9: 0a 247289i bk10: 0a 248835i bk11: 1a 248264i bk12: 0a 250103i bk13: 0a 249632i bk14: 0a 249172i bk15: 1a 248869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939960
Row_Buffer_Locality_read = 0.970845
Row_Buffer_Locality_write = 0.930796
Bank_Level_Parallism = 8.984376
Bank_Level_Parallism_Col = 8.860606
Bank_Level_Parallism_Ready = 6.198229
write_to_read_ratio_blp_rw_average = 0.920707
GrpLevelPara = 3.799489 

BW Util details:
bwutil = 0.076874 
total_CMD = 258448 
util_bw = 19868 
Wasted_Col = 553 
Wasted_Row = 126 
Idle = 237901 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 119 
WTRc_limit = 224 
RTWc_limit = 446 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 208 
RTWc_limit_alone = 418 

Commands details: 
total_CMD = 258448 
n_nop = 253298 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 4624 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1499 
total_req = 4967 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 4967 
Row_Bus_Util =  0.000758 
CoL_Bus_Util = 0.019219 
Either_Row_CoL_Bus_Util = 0.019927 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002524 
queue_avg = 4.195242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10931, Miss = 6399, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10936, Miss = 6389, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10932, Miss = 6404, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10916, Miss = 6398, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10926, Miss = 6396, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10921, Miss = 6399, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10939, Miss = 6404, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10925, Miss = 6410, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10934, Miss = 6405, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10943, Miss = 6394, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10961, Miss = 6407, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10947, Miss = 6395, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10944, Miss = 6397, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10956, Miss = 6386, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10923, Miss = 6413, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10932, Miss = 6423, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11114, Miss = 6405, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10960, Miss = 6396, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10922, Miss = 6401, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10946, Miss = 6400, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10947, Miss = 6386, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10955, Miss = 6376, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10932, Miss = 6400, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10933, Miss = 6399, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 262675
L2_total_cache_misses = 153582
L2_total_cache_miss_rate = 0.5847
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149928
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=262675
icnt_total_pkts_simt_to_mem=262675
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 262675
Req_Network_cycles = 100784
Req_Network_injected_packets_per_cycle =       2.6063 
Req_Network_conflicts_per_cycle =       1.3689
Req_Network_conflicts_per_cycle_util =       5.1489
Req_Bank_Level_Parallism =       9.8031
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4536
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       5.7039

Reply_Network_injected_packets_num = 262675
Reply_Network_cycles = 100784
Reply_Network_injected_packets_per_cycle =        2.6063
Reply_Network_conflicts_per_cycle =        2.2458
Reply_Network_conflicts_per_cycle_util =       8.0154
Reply_Bank_Level_Parallism =       9.3022
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4538
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0869
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 52 sec (112 sec)
gpgpu_simulation_rate = 269797 (inst/sec)
gpgpu_simulation_rate = 899 (cycle/sec)
gpgpu_silicon_slowdown = 1518353x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 61252
gpu_sim_insn = 6320109
gpu_ipc =     103.1821
gpu_tot_sim_cycle = 162036
gpu_tot_sim_insn = 36537420
gpu_tot_ipc =     225.4895
gpu_tot_issued_cta = 14022
gpu_occupancy = 24.8526% 
gpu_tot_occupancy = 58.1946% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7251
partiton_level_parallism_total  =       1.8952
partiton_level_parallism_util =       4.1102
partiton_level_parallism_util_total  =       8.0036
L2_BW  =      31.6732 GB/Sec
L2_BW_total  =      82.7822 GB/Sec
gpu_total_sim_rate=246874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10356, Miss = 10027, Miss_rate = 0.968, Pending_hits = 2, Reservation_fails = 6502
	L1D_cache_core[1]: Access = 9770, Miss = 9501, Miss_rate = 0.972, Pending_hits = 5, Reservation_fails = 6898
	L1D_cache_core[2]: Access = 10183, Miss = 9868, Miss_rate = 0.969, Pending_hits = 2, Reservation_fails = 8037
	L1D_cache_core[3]: Access = 10533, Miss = 10212, Miss_rate = 0.970, Pending_hits = 4, Reservation_fails = 7422
	L1D_cache_core[4]: Access = 10681, Miss = 10299, Miss_rate = 0.964, Pending_hits = 5, Reservation_fails = 7077
	L1D_cache_core[5]: Access = 10617, Miss = 10183, Miss_rate = 0.959, Pending_hits = 4, Reservation_fails = 8285
	L1D_cache_core[6]: Access = 10735, Miss = 10493, Miss_rate = 0.977, Pending_hits = 4, Reservation_fails = 8063
	L1D_cache_core[7]: Access = 10698, Miss = 10592, Miss_rate = 0.990, Pending_hits = 3, Reservation_fails = 7499
	L1D_cache_core[8]: Access = 10712, Miss = 10487, Miss_rate = 0.979, Pending_hits = 5, Reservation_fails = 7005
	L1D_cache_core[9]: Access = 9959, Miss = 9782, Miss_rate = 0.982, Pending_hits = 6, Reservation_fails = 7486
	L1D_cache_core[10]: Access = 10441, Miss = 9933, Miss_rate = 0.951, Pending_hits = 5, Reservation_fails = 7210
	L1D_cache_core[11]: Access = 10785, Miss = 10283, Miss_rate = 0.953, Pending_hits = 6, Reservation_fails = 6961
	L1D_cache_core[12]: Access = 10002, Miss = 9878, Miss_rate = 0.988, Pending_hits = 3, Reservation_fails = 7205
	L1D_cache_core[13]: Access = 11486, Miss = 10199, Miss_rate = 0.888, Pending_hits = 9, Reservation_fails = 6664
	L1D_cache_core[14]: Access = 10416, Miss = 9995, Miss_rate = 0.960, Pending_hits = 7, Reservation_fails = 6882
	L1D_cache_core[15]: Access = 10119, Miss = 10038, Miss_rate = 0.992, Pending_hits = 1, Reservation_fails = 6586
	L1D_cache_core[16]: Access = 10285, Miss = 10090, Miss_rate = 0.981, Pending_hits = 5, Reservation_fails = 6828
	L1D_cache_core[17]: Access = 10456, Miss = 10384, Miss_rate = 0.993, Pending_hits = 3, Reservation_fails = 7408
	L1D_cache_core[18]: Access = 10387, Miss = 10342, Miss_rate = 0.996, Pending_hits = 3, Reservation_fails = 7861
	L1D_cache_core[19]: Access = 10403, Miss = 9697, Miss_rate = 0.932, Pending_hits = 7, Reservation_fails = 7436
	L1D_cache_core[20]: Access = 10304, Miss = 9761, Miss_rate = 0.947, Pending_hits = 6, Reservation_fails = 6942
	L1D_cache_core[21]: Access = 10456, Miss = 10389, Miss_rate = 0.994, Pending_hits = 2, Reservation_fails = 7065
	L1D_cache_core[22]: Access = 10182, Miss = 10079, Miss_rate = 0.990, Pending_hits = 6, Reservation_fails = 7309
	L1D_cache_core[23]: Access = 10393, Miss = 9882, Miss_rate = 0.951, Pending_hits = 5, Reservation_fails = 6117
	L1D_cache_core[24]: Access = 10342, Miss = 10290, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 6594
	L1D_cache_core[25]: Access = 9826, Miss = 9636, Miss_rate = 0.981, Pending_hits = 2, Reservation_fails = 6648
	L1D_cache_core[26]: Access = 9950, Miss = 9542, Miss_rate = 0.959, Pending_hits = 7, Reservation_fails = 6892
	L1D_cache_core[27]: Access = 10279, Miss = 9827, Miss_rate = 0.956, Pending_hits = 6, Reservation_fails = 7149
	L1D_cache_core[28]: Access = 9907, Miss = 9435, Miss_rate = 0.952, Pending_hits = 10, Reservation_fails = 6932
	L1D_cache_core[29]: Access = 10419, Miss = 10339, Miss_rate = 0.992, Pending_hits = 1, Reservation_fails = 7060
	L1D_total_cache_accesses = 311082
	L1D_total_cache_misses = 301463
	L1D_total_cache_miss_rate = 0.9691
	L1D_total_cache_pending_hits = 140
	L1D_total_cache_reservation_fails = 214023
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 140
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 158123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 152959

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 14022, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1378, 1378, 1378, 1378, 1373, 1373, 1373, 1373, 1400, 1400, 1400, 1400, 1307, 1307, 1307, 1307, 1166, 1166, 1166, 1709, 1021, 1643, 1021, 1021, 1205, 1276, 1251, 1205, 1263, 1263, 1263, 1263, 
gpgpu_n_tot_thrd_icount = 39874368
gpgpu_n_tot_w_icount = 1246074
gpgpu_n_stall_shd_mem = 25729
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 154131
gpgpu_n_mem_write_global = 152959
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1207640
gpgpu_n_store_insn = 1199846
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11666304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25440
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1001881	W0_Idle:2803743	W0_Scoreboard:2002150	W1:33526	W2:4807	W3:1160	W4:384	W5:266	W6:0	W7:0	W8:54	W9:0	W10:14	W11:39	W12:18	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:43	W28:0	W29:0	W30:0	W31:5	W32:1205758
single_issue_nums: WS0:310837	WS1:311216	WS2:314468	WS3:309553	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1215112 {8:151889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6118360 {40:152959,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 89680 {40:2242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6075560 {40:151889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1223672 {8:152959,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 89680 {40:2242,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 387 
avg_icnt2mem_latency = 136 
avg_mrq_latency = 262 
avg_icnt2sh_latency = 22 
mrq_lat_table:4626 	232 	298 	513 	747 	1261 	2018 	2304 	3665 	3315 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	101342 	157786 	30230 	17732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2206 	22 	12 	2 	148304 	66045 	52231 	22413 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124280 	47494 	41289 	36848 	26582 	18596 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	59 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        21        59        54        63        64        28        32        16        16        16        16        16        16        16        16 
dram[1]:        31        31        55        54        80        64        36        32        16        16        16        16        16        16        16        16 
dram[2]:        21        16        55        55        80        80        36        44        16        16        16        16        16        16        16        16 
dram[3]:        36        36        55        58        80        60        32        36        16        16        16        16        16        16        16        16 
dram[4]:        36        21        59        54        54        64        32        32        16        16        16        16        16        16        16        16 
dram[5]:        35        30        59        53        42        80        28        24        16        16        16        16        16        16        16        16 
dram[6]:        30        25        57        53        40        64        28        24        16        16        16        16        16        16        16        16 
dram[7]:        45        50        58        60        46        44        36        36        16        16        16        16        16        16        16        16 
dram[8]:        35        30        56        57        43        33        36        32        16        16        21        16        16        16        16        16 
dram[9]:        40        40        55        55        80        80        33        28        16        16        16        16        16        16        16        16 
dram[10]:        30        20        54        50        61        79        24        28        16        16        16        18        16        16        16        16 
dram[11]:        50        50        50        54        80        60        28        24        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     14506     11222     10777     10777     20779     10896     10788     10915     12042     12042     12446     11854     11751     11649     11905     15739 
dram[1]:     11228     11194     22282     11727     21574     10896     18187     10789     12074     12120     11811     11948     11828     11856     13139     12175 
dram[2]:     11169     11192     10890     10890     10877     15797     15611     10864     12102     12102     21952     11573     11830     11852     23153     12151 
dram[3]:     11441     28534     12024     24670     10951     26297     10853     10984     12146     35337     13986     11729     11430     11544     12166     12322 
dram[4]:     11407     38586     10950     25909     10905     10905     10786     10875     12148     12148     11773     11858     11798     17911     12194     12205 
dram[5]:     11160     11197     15779     10682     10929     11882     10766     10882     12142     12143     15746     18317     11608     11850     12399     18319 
dram[6]:     11266     11285     21435     10706     10912     10912     10805     10886     12144     29112     17960     11966     11864     15788     20433     12005 
dram[7]:     11480     11480     41264     12116     10993     16248     10899     10936     36603     12166     11662     11663     11479     11676     12133     12066 
dram[8]:     11462     11475     14681     10800     18131     10996     17667     10966     12155     12155     34341     11749     12868     11752     16491     12033 
dram[9]:     21512     12755     10918     10970     10829     10807     10752     10818     12182     12208     11660     11662     25836     11922     12105     12019 
dram[10]:     11226     12617     10798     18114     17419     13277     14510     10879     12941     12216     24186     30683     11735     11746     12061     12060 
dram[11]:     11264     11253     11613     21370     10905     28183     10705     10855     12063     12062     11464     11837     11694     11716     12123     12094 
average row accesses per activate:
dram[0]:  9.500000  7.083333 13.181818  9.250000 15.090909 10.625000  7.058824  6.631579  8.200000  9.750000  7.500000  5.857143  5.583333  6.000000 11.200000  5.636364 
dram[1]:  6.062500  8.454545 13.090909 15.777778 16.799999 18.222221 10.500000 12.000000 10.250000  4.789474  8.625000 13.600000 10.000000  8.857142  8.714286  7.222222 
dram[2]:  8.000000 10.571428 13.454545  8.388889 13.230769 14.250000 11.272727 11.250000  5.562500  6.538462 11.500000  6.545455  6.700000  9.833333  8.000000  6.444445 
dram[3]:  8.333333 12.250000 11.692307  9.176471 15.454545 13.666667 10.083333 13.666667  8.888889 10.000000 14.000000 10.428572  5.818182  9.666667  9.500000 11.600000 
dram[4]: 12.125000  9.555555 12.500000 14.500000 15.000000 13.750000 10.083333  8.642858 10.250000  6.923077  7.700000  8.777778  8.000000  5.500000 11.800000 19.666666 
dram[5]: 10.000000 10.333333  8.705882  7.142857 18.000000 14.000000  8.428572  7.928571  7.636364  8.600000  5.400000  7.000000  7.000000  4.312500  6.666667  6.100000 
dram[6]:  8.900000 15.800000  8.666667 10.500000  9.388889 12.071428 10.454545  9.333333  8.200000 16.200001 12.333333  6.000000  6.700000  5.230769  4.466667  9.666667 
dram[7]: 19.799999 17.666666  9.625000 10.666667 11.066667 11.533334  9.071428 12.300000  8.888889 10.375000  7.400000  6.083333  8.571428  5.909091 14.500000  5.000000 
dram[8]:  9.600000 12.428572  7.700000 16.222221 12.214286  7.458333 12.100000 11.700000 11.428572  8.888889 17.500000  8.000000  8.714286  9.833333 11.000000  7.625000 
dram[9]: 12.375000  8.500000 12.083333 13.090909  9.888889 17.200001 13.333333  7.562500  9.875000  7.333333  5.200000  6.333333  6.300000  6.090909  8.142858 11.000000 
dram[10]:  7.153846 11.000000 12.000000 13.700000 11.733334 10.812500  9.833333 12.555555  7.083333  7.727273  7.363636  6.230769  7.555555  6.300000 18.000000  5.666667 
dram[11]: 12.111111 11.100000 12.363636 12.636364  9.777778 13.153846 11.800000  6.833333  9.000000  7.454545  5.428571  5.333333  5.076923  6.000000  5.250000  9.500000 
average row locality = 19545/2079 = 9.401155
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        18        52        55        69        72        37        42         7         1         8        13         4         3         1         4 
dram[1]:        31        26        52        50        72        68        38        37         6        13         2         2         1         0         4         6 
dram[2]:        14         8        57        59        75        74        40        49        13         7         1         5         3         1         4         3 
dram[3]:        32        30        61        61        73        67        38        40         3         4         1         6         3         1         1         0 
dram[4]:        30        21        55        52        68        67        39        37         5        14         9        14         1         2         2         0 
dram[5]:        31        25        54        56        66        71        34        29         8         8        11         9         2         4         4         4 
dram[6]:        23        16        61        53        72        73        31        29         6         4         6         7         6         9         8         3 
dram[7]:        32        37        60        66        70        76        41        38         4         5         6         5         2         1         0        10 
dram[8]:        29        24        58        52        74        83        37        33         2         2         5         4         1         0         8         3 
dram[9]:        32        33        53        51        82        74        34        37         2        10         8         9         1         5         2         1 
dram[10]:        25        13        51        45        78        77        34        30        10         7        11        11         2         5         0         7 
dram[11]:        41        38        43        46        80        75        35        41         6         6         8         9         5         3         4         4 
total dram reads = 5046
min_bank_accesses = 0!
chip skew: 453/406 = 1.12
number of total write accesses:
dram[0]:       272       268       372       372       388       392       332       336       300       308       268       276       252       252       220       232 
dram[1]:       264       268       368       368       384       384       352       332       304       312       268       264       236       248       228       236 
dram[2]:       264       264       364       368       388       388       336       344       304       312       272       268       256       232       240       220 
dram[3]:       272       272       364       380       388       388       332       332       308       304       276       268       244       228       224       232 
dram[4]:       268       260       380       372       388       392       328       336       308       304       272       260       252       256       228       236 
dram[5]:       276       272       376       376       384       388       336       328       304       312       280       272       244       260       224       228 
dram[6]:       264       252       380       376       388       384       336       332       304       308       272       284       244       236       236       220 
dram[7]:       268       276       376       376       384       388       344       340       304       312       272       272       232       256       232       220 
dram[8]:       268       252       384       376       388       384       336       336       312       312       260       272       240       236       232       232 
dram[9]:       268       276       368       372       384       392       344       336       308       312       280       268       248       248       220       216 
dram[10]:       272       256       372       368       392       384       336       332       300       312       280       280       264       232       216       244 
dram[11]:       272       292       372       372       384       384       332       328       300       304       272       284       244       252       236       212 
total dram writes = 57996
bank skew: 392/212 = 1.85
chip skew: 4860/4812 = 1.01
average mf latency per bank:
dram[0]:       2359      2429      1399      1350      1306      1221      1481      1422      1880      1884      2204      2150      2421      2460      2934      2741
dram[1]:       2396      2439      1372      1397      1210      1266      1331      1451      1823      1829      2256      2376      2618      2621      2815      2784
dram[2]:       2543      2565      1429      1386      1267      1279      1430      1356      1848      1821      2286      2268      2485      2695      2744      2965
dram[3]:       2354      2420      1355      1372      1225      1332      1464      1583      1837      1953      2231      2329      2553      2831      2904      2919
dram[4]:       2429      2556      1362      1425      1293      1279      1482      1474      1864      1849      2214      2281      2519      2496      2861      2798
dram[5]:       2386      2426      1409      1401      1304      1316      1482      1534      1936      1880      2192      2262      2622      2434      2942      2892
dram[6]:       2519      2636      1316      1342      1254      1207      1451      1492      1832      1829      2172      2102      2468      2522      2671      2905
dram[7]:       2494      2400      1423      1382      1324      1290      1456      1461      1915      1879      2331      2351      2808      2648      2955      3087
dram[8]:       2404      2582      2166      1324      1253      1239      1421      1468      1814      1871      2318      2316      2604      2739      2785      2811
dram[9]:       2433      2309      1403      1320      1259      1193      1459      1443      1871      1758      2200      2218      2593      2519      3057      3036
dram[10]:       2498      2730      1393      1431      1234      1241      1469      1536      1863      1829      2142      2178      2438      2735      3188      2737
dram[11]:       2320      2078      1428      1330      1276      1266      1455      1465      1918      1829      2254      2074      2615      2455      2836      2997
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       779      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       877       878      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409882 n_act=209 n_pre=193 n_ref_event=0 n_req=1623 n_rd=413 n_rd_L2_A=0 n_write=0 n_wr_bk=4840 bw_util=0.05057
n_activity=28408 dram_eff=0.7397
bk0: 27a 405360i bk1: 18a 405120i bk2: 52a 402910i bk3: 55a 401846i bk4: 69a 401420i bk5: 72a 400726i bk6: 37a 400010i bk7: 42a 399285i bk8: 7a 402296i bk9: 1a 402193i bk10: 8a 403659i bk11: 13a 403310i bk12: 4a 405963i bk13: 3a 406163i bk14: 1a 405186i bk15: 4a 404780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881084
Row_Buffer_Locality_read = 0.820823
Row_Buffer_Locality_write = 0.901653
Bank_Level_Parallism = 7.835165
Bank_Level_Parallism_Col = 8.130439
Bank_Level_Parallism_Ready = 6.280145
write_to_read_ratio_blp_rw_average = 0.884432
GrpLevelPara = 3.392538 

BW Util details:
bwutil = 0.050567 
total_CMD = 415525 
util_bw = 21012 
Wasted_Col = 3135 
Wasted_Row = 1622 
Idle = 389756 

BW Util Bottlenecks: 
RCDc_limit = 1616 
RCDWRc_limit = 635 
WTRc_limit = 587 
RTWc_limit = 1341 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 605 
WTRc_limit_alone = 539 
RTWc_limit_alone = 1239 

Commands details: 
total_CMD = 415525 
n_nop = 409882 
Read = 413 
Write = 0 
L2_Alloc = 0 
L2_WB = 4840 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1623 
total_req = 5253 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 5253 
Row_Bus_Util =  0.000967 
CoL_Bus_Util = 0.012642 
Either_Row_CoL_Bus_Util = 0.013580 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002127 
queue_avg = 2.605150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409976 n_act=173 n_pre=157 n_ref_event=0 n_req=1612 n_rd=408 n_rd_L2_A=0 n_write=0 n_wr_bk=4816 bw_util=0.05029
n_activity=27004 dram_eff=0.7738
bk0: 31a 404379i bk1: 26a 405188i bk2: 52a 403640i bk3: 50a 403580i bk4: 72a 403037i bk5: 68a 402483i bk6: 38a 400909i bk7: 37a 399865i bk8: 6a 403537i bk9: 13a 402203i bk10: 2a 404943i bk11: 2a 404387i bk12: 1a 406090i bk13: 0a 405610i bk14: 4a 404058i bk15: 6a 403549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902605
Row_Buffer_Locality_read = 0.879902
Row_Buffer_Locality_write = 0.910299
Bank_Level_Parallism = 7.930717
Bank_Level_Parallism_Col = 8.106943
Bank_Level_Parallism_Ready = 6.023910
write_to_read_ratio_blp_rw_average = 0.914812
GrpLevelPara = 3.480743 

BW Util details:
bwutil = 0.050288 
total_CMD = 415525 
util_bw = 20896 
Wasted_Col = 2520 
Wasted_Row = 1133 
Idle = 390976 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 474 
WTRc_limit = 296 
RTWc_limit = 1162 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 278 
RTWc_limit_alone = 1086 

Commands details: 
total_CMD = 415525 
n_nop = 409976 
Read = 408 
Write = 0 
L2_Alloc = 0 
L2_WB = 4816 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 1612 
total_req = 5224 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 5224 
Row_Bus_Util =  0.000794 
CoL_Bus_Util = 0.012572 
Either_Row_CoL_Bus_Util = 0.013354 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000901 
queue_avg = 2.653467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409940 n_act=189 n_pre=173 n_ref_event=0 n_req=1618 n_rd=413 n_rd_L2_A=0 n_write=0 n_wr_bk=4820 bw_util=0.05037
n_activity=27551 dram_eff=0.7598
bk0: 14a 405262i bk1: 8a 405721i bk2: 57a 402884i bk3: 59a 401536i bk4: 75a 400737i bk5: 74a 400476i bk6: 40a 401687i bk7: 49a 400343i bk8: 13a 404030i bk9: 7a 403792i bk10: 1a 405774i bk11: 5a 405182i bk12: 3a 405892i bk13: 1a 406122i bk14: 4a 405455i bk15: 3a 404730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893078
Row_Buffer_Locality_read = 0.837772
Row_Buffer_Locality_write = 0.912033
Bank_Level_Parallism = 7.716911
Bank_Level_Parallism_Col = 7.905606
Bank_Level_Parallism_Ready = 6.071074
write_to_read_ratio_blp_rw_average = 0.877056
GrpLevelPara = 3.422304 

BW Util details:
bwutil = 0.050375 
total_CMD = 415525 
util_bw = 20932 
Wasted_Col = 2768 
Wasted_Row = 1230 
Idle = 390595 

BW Util Bottlenecks: 
RCDc_limit = 1468 
RCDWRc_limit = 484 
WTRc_limit = 699 
RTWc_limit = 980 
CCDLc_limit = 663 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 655 
RTWc_limit_alone = 902 

Commands details: 
total_CMD = 415525 
n_nop = 409940 
Read = 413 
Write = 0 
L2_Alloc = 0 
L2_WB = 4820 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 1618 
total_req = 5233 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 5233 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.012594 
Either_Row_CoL_Bus_Util = 0.013441 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001791 
queue_avg = 2.619633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409987 n_act=167 n_pre=151 n_ref_event=0 n_req=1624 n_rd=421 n_rd_L2_A=0 n_write=0 n_wr_bk=4812 bw_util=0.05037
n_activity=26375 dram_eff=0.7936
bk0: 32a 404919i bk1: 30a 405306i bk2: 61a 403655i bk3: 61a 402797i bk4: 73a 403247i bk5: 67a 402059i bk6: 38a 399965i bk7: 40a 399532i bk8: 3a 404049i bk9: 4a 404359i bk10: 1a 405201i bk11: 6a 405290i bk12: 3a 405511i bk13: 1a 405074i bk14: 1a 404605i bk15: 0a 404273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907020
Row_Buffer_Locality_read = 0.883610
Row_Buffer_Locality_write = 0.915212
Bank_Level_Parallism = 8.017124
Bank_Level_Parallism_Col = 8.099033
Bank_Level_Parallism_Ready = 6.038939
write_to_read_ratio_blp_rw_average = 0.916347
GrpLevelPara = 3.505797 

BW Util details:
bwutil = 0.050375 
total_CMD = 415525 
util_bw = 20932 
Wasted_Col = 2224 
Wasted_Row = 842 
Idle = 391527 

BW Util Bottlenecks: 
RCDc_limit = 1031 
RCDWRc_limit = 399 
WTRc_limit = 412 
RTWc_limit = 810 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 395 
RTWc_limit_alone = 755 

Commands details: 
total_CMD = 415525 
n_nop = 409987 
Read = 421 
Write = 0 
L2_Alloc = 0 
L2_WB = 4812 
n_act = 167 
n_pre = 151 
n_ref = 0 
n_req = 1624 
total_req = 5233 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 5233 
Row_Bus_Util =  0.000765 
CoL_Bus_Util = 0.012594 
Either_Row_CoL_Bus_Util = 0.013328 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.002347 
queue_avg = 2.683634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409954 n_act=172 n_pre=156 n_ref_event=0 n_req=1626 n_rd=416 n_rd_L2_A=0 n_write=0 n_wr_bk=4840 bw_util=0.0506
n_activity=26689 dram_eff=0.7877
bk0: 30a 405961i bk1: 21a 405433i bk2: 55a 401906i bk3: 52a 401878i bk4: 68a 402087i bk5: 67a 401067i bk6: 39a 401499i bk7: 37a 401225i bk8: 5a 403049i bk9: 14a 402429i bk10: 9a 405424i bk11: 14a 405301i bk12: 1a 405642i bk13: 2a 405339i bk14: 2a 405522i bk15: 0a 405631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904059
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 0.910744
Bank_Level_Parallism = 7.906612
Bank_Level_Parallism_Col = 7.988278
Bank_Level_Parallism_Ready = 5.997907
write_to_read_ratio_blp_rw_average = 0.906463
GrpLevelPara = 3.477356 

BW Util details:
bwutil = 0.050596 
total_CMD = 415525 
util_bw = 21024 
Wasted_Col = 2505 
Wasted_Row = 866 
Idle = 391130 

BW Util Bottlenecks: 
RCDc_limit = 1003 
RCDWRc_limit = 459 
WTRc_limit = 346 
RTWc_limit = 1305 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 336 
RTWc_limit_alone = 1201 

Commands details: 
total_CMD = 415525 
n_nop = 409954 
Read = 416 
Write = 0 
L2_Alloc = 0 
L2_WB = 4840 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 1626 
total_req = 5256 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 5256 
Row_Bus_Util =  0.000789 
CoL_Bus_Util = 0.012649 
Either_Row_CoL_Bus_Util = 0.013407 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.002334 
queue_avg = 2.617768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61777
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409850 n_act=213 n_pre=197 n_ref_event=0 n_req=1631 n_rd=416 n_rd_L2_A=0 n_write=0 n_wr_bk=4860 bw_util=0.05079
n_activity=28157 dram_eff=0.7495
bk0: 31a 405161i bk1: 25a 404941i bk2: 54a 401977i bk3: 56a 401534i bk4: 66a 401341i bk5: 71a 400338i bk6: 34a 399129i bk7: 29a 399908i bk8: 8a 403841i bk9: 8a 403984i bk10: 11a 405086i bk11: 9a 404465i bk12: 2a 407224i bk13: 4a 406022i bk14: 4a 406221i bk15: 4a 404533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879215
Row_Buffer_Locality_read = 0.819712
Row_Buffer_Locality_write = 0.899588
Bank_Level_Parallism = 7.706503
Bank_Level_Parallism_Col = 7.892649
Bank_Level_Parallism_Ready = 5.992996
write_to_read_ratio_blp_rw_average = 0.883617
GrpLevelPara = 3.420490 

BW Util details:
bwutil = 0.050789 
total_CMD = 415525 
util_bw = 21104 
Wasted_Col = 3001 
Wasted_Row = 1390 
Idle = 390030 

BW Util Bottlenecks: 
RCDc_limit = 1591 
RCDWRc_limit = 585 
WTRc_limit = 659 
RTWc_limit = 1140 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 628 
RTWc_limit_alone = 1063 

Commands details: 
total_CMD = 415525 
n_nop = 409850 
Read = 416 
Write = 0 
L2_Alloc = 0 
L2_WB = 4860 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1631 
total_req = 5276 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 5276 
Row_Bus_Util =  0.000987 
CoL_Bus_Util = 0.012697 
Either_Row_CoL_Bus_Util = 0.013657 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001938 
queue_avg = 2.607773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60777
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409939 n_act=196 n_pre=180 n_ref_event=0 n_req=1611 n_rd=407 n_rd_L2_A=0 n_write=0 n_wr_bk=4816 bw_util=0.05028
n_activity=27942 dram_eff=0.7477
bk0: 23a 405680i bk1: 16a 405664i bk2: 61a 403382i bk3: 53a 403359i bk4: 72a 401812i bk5: 73a 400983i bk6: 31a 400172i bk7: 29a 399503i bk8: 6a 402643i bk9: 4a 403415i bk10: 6a 405144i bk11: 7a 403255i bk12: 6a 405846i bk13: 9a 404610i bk14: 8a 404809i bk15: 3a 404855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888268
Row_Buffer_Locality_read = 0.832924
Row_Buffer_Locality_write = 0.906977
Bank_Level_Parallism = 7.872555
Bank_Level_Parallism_Col = 8.124369
Bank_Level_Parallism_Ready = 6.146710
write_to_read_ratio_blp_rw_average = 0.893886
GrpLevelPara = 3.454808 

BW Util details:
bwutil = 0.050279 
total_CMD = 415525 
util_bw = 20892 
Wasted_Col = 2724 
Wasted_Row = 1444 
Idle = 390465 

BW Util Bottlenecks: 
RCDc_limit = 1457 
RCDWRc_limit = 512 
WTRc_limit = 491 
RTWc_limit = 964 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 451 
RTWc_limit_alone = 906 

Commands details: 
total_CMD = 415525 
n_nop = 409939 
Read = 407 
Write = 0 
L2_Alloc = 0 
L2_WB = 4816 
n_act = 196 
n_pre = 180 
n_ref = 0 
n_req = 1611 
total_req = 5223 

Dual Bus Interface Util: 
issued_total_row = 376 
issued_total_col = 5223 
Row_Bus_Util =  0.000905 
CoL_Bus_Util = 0.012570 
Either_Row_CoL_Bus_Util = 0.013443 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.002327 
queue_avg = 2.633558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409879 n_act=186 n_pre=170 n_ref_event=0 n_req=1666 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=4852 bw_util=0.05107
n_activity=27349 dram_eff=0.7759
bk0: 32a 405445i bk1: 37a 404759i bk2: 60a 402032i bk3: 66a 401321i bk4: 70a 400634i bk5: 76a 399710i bk6: 41a 399974i bk7: 38a 399929i bk8: 4a 403896i bk9: 5a 403884i bk10: 6a 404294i bk11: 5a 404198i bk12: 2a 406244i bk13: 1a 405856i bk14: 0a 406285i bk15: 10a 405704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.871965
Row_Buffer_Locality_write = 0.907667
Bank_Level_Parallism = 7.954896
Bank_Level_Parallism_Col = 8.150875
Bank_Level_Parallism_Ready = 6.037093
write_to_read_ratio_blp_rw_average = 0.892673
GrpLevelPara = 3.501269 

BW Util details:
bwutil = 0.051068 
total_CMD = 415525 
util_bw = 21220 
Wasted_Col = 2420 
Wasted_Row = 1244 
Idle = 390641 

BW Util Bottlenecks: 
RCDc_limit = 1176 
RCDWRc_limit = 474 
WTRc_limit = 620 
RTWc_limit = 825 
CCDLc_limit = 575 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 569 
RTWc_limit_alone = 780 

Commands details: 
total_CMD = 415525 
n_nop = 409879 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 4852 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 1666 
total_req = 5305 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 5305 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.012767 
Either_Row_CoL_Bus_Util = 0.013588 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.002657 
queue_avg = 2.692478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69248
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409969 n_act=176 n_pre=160 n_ref_event=0 n_req=1620 n_rd=415 n_rd_L2_A=0 n_write=0 n_wr_bk=4820 bw_util=0.05039
n_activity=26495 dram_eff=0.7903
bk0: 29a 405226i bk1: 24a 405324i bk2: 58a 401631i bk3: 52a 402127i bk4: 74a 402202i bk5: 83a 401259i bk6: 37a 400869i bk7: 33a 400304i bk8: 2a 404444i bk9: 2a 404314i bk10: 5a 404850i bk11: 4a 404159i bk12: 1a 406275i bk13: 0a 405846i bk14: 8a 406023i bk15: 3a 405990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901235
Row_Buffer_Locality_read = 0.879518
Row_Buffer_Locality_write = 0.908714
Bank_Level_Parallism = 7.859786
Bank_Level_Parallism_Col = 7.980338
Bank_Level_Parallism_Ready = 5.949237
write_to_read_ratio_blp_rw_average = 0.907492
GrpLevelPara = 3.500654 

BW Util details:
bwutil = 0.050394 
total_CMD = 415525 
util_bw = 20940 
Wasted_Col = 2370 
Wasted_Row = 1010 
Idle = 391205 

BW Util Bottlenecks: 
RCDc_limit = 1043 
RCDWRc_limit = 441 
WTRc_limit = 414 
RTWc_limit = 1053 
CCDLc_limit = 628 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 383 
RTWc_limit_alone = 972 

Commands details: 
total_CMD = 415525 
n_nop = 409969 
Read = 415 
Write = 0 
L2_Alloc = 0 
L2_WB = 4820 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 1620 
total_req = 5235 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 5235 
Row_Bus_Util =  0.000809 
CoL_Bus_Util = 0.012599 
Either_Row_CoL_Bus_Util = 0.013371 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.002700 
queue_avg = 2.634681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409891 n_act=192 n_pre=176 n_ref_event=0 n_req=1644 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=4840 bw_util=0.05077
n_activity=27813 dram_eff=0.7585
bk0: 32a 405694i bk1: 33a 404898i bk2: 53a 401736i bk3: 51a 402652i bk4: 82a 401149i bk5: 74a 400607i bk6: 34a 399919i bk7: 37a 399270i bk8: 2a 402945i bk9: 10a 402858i bk10: 8a 405663i bk11: 9a 405529i bk12: 1a 406507i bk13: 5a 406819i bk14: 2a 405981i bk15: 1a 406300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892944
Row_Buffer_Locality_read = 0.850230
Row_Buffer_Locality_write = 0.908264
Bank_Level_Parallism = 7.700298
Bank_Level_Parallism_Col = 7.894607
Bank_Level_Parallism_Ready = 5.891815
write_to_read_ratio_blp_rw_average = 0.888806
GrpLevelPara = 3.473545 

BW Util details:
bwutil = 0.050770 
total_CMD = 415525 
util_bw = 21096 
Wasted_Col = 2774 
Wasted_Row = 1277 
Idle = 390378 

BW Util Bottlenecks: 
RCDc_limit = 1391 
RCDWRc_limit = 539 
WTRc_limit = 547 
RTWc_limit = 989 
CCDLc_limit = 603 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 508 
RTWc_limit_alone = 939 

Commands details: 
total_CMD = 415525 
n_nop = 409891 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 4840 
n_act = 192 
n_pre = 176 
n_ref = 0 
n_req = 1644 
total_req = 5274 

Dual Bus Interface Util: 
issued_total_row = 368 
issued_total_col = 5274 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.012692 
Either_Row_CoL_Bus_Util = 0.013559 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001420 
queue_avg = 2.646770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409921 n_act=191 n_pre=175 n_ref_event=0 n_req=1616 n_rd=406 n_rd_L2_A=0 n_write=0 n_wr_bk=4840 bw_util=0.0505
n_activity=28342 dram_eff=0.7404
bk0: 25a 404859i bk1: 13a 405485i bk2: 51a 403034i bk3: 45a 403154i bk4: 78a 401038i bk5: 77a 400219i bk6: 34a 399960i bk7: 30a 399164i bk8: 10a 403905i bk9: 7a 403292i bk10: 11a 406101i bk11: 11a 405921i bk12: 2a 405696i bk13: 5a 405963i bk14: 0a 406634i bk15: 7a 406109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891708
Row_Buffer_Locality_read = 0.842365
Row_Buffer_Locality_write = 0.908264
Bank_Level_Parallism = 7.624557
Bank_Level_Parallism_Col = 7.806926
Bank_Level_Parallism_Ready = 5.936381
write_to_read_ratio_blp_rw_average = 0.899959
GrpLevelPara = 3.425675 

BW Util details:
bwutil = 0.050500 
total_CMD = 415525 
util_bw = 20984 
Wasted_Col = 2991 
Wasted_Row = 1206 
Idle = 390344 

BW Util Bottlenecks: 
RCDc_limit = 1421 
RCDWRc_limit = 581 
WTRc_limit = 574 
RTWc_limit = 1176 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 547 
RTWc_limit_alone = 1091 

Commands details: 
total_CMD = 415525 
n_nop = 409921 
Read = 406 
Write = 0 
L2_Alloc = 0 
L2_WB = 4840 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 1616 
total_req = 5246 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 5246 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.012625 
Either_Row_CoL_Bus_Util = 0.013487 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001428 
queue_avg = 2.606223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60622
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=415525 n_nop=409856 n_act=207 n_pre=191 n_ref_event=0 n_req=1654 n_rd=444 n_rd_L2_A=0 n_write=0 n_wr_bk=4840 bw_util=0.05087
n_activity=28949 dram_eff=0.7301
bk0: 41a 404706i bk1: 38a 403961i bk2: 43a 402773i bk3: 46a 401976i bk4: 80a 400891i bk5: 75a 400356i bk6: 35a 401714i bk7: 41a 400624i bk8: 6a 404209i bk9: 6a 404012i bk10: 8a 405445i bk11: 9a 404710i bk12: 5a 406494i bk13: 3a 406088i bk14: 4a 405492i bk15: 4a 405736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884522
Row_Buffer_Locality_read = 0.837838
Row_Buffer_Locality_write = 0.901653
Bank_Level_Parallism = 7.540016
Bank_Level_Parallism_Col = 7.767747
Bank_Level_Parallism_Ready = 5.886682
write_to_read_ratio_blp_rw_average = 0.874694
GrpLevelPara = 3.413058 

BW Util details:
bwutil = 0.050866 
total_CMD = 415525 
util_bw = 21136 
Wasted_Col = 3047 
Wasted_Row = 1473 
Idle = 389869 

BW Util Bottlenecks: 
RCDc_limit = 1616 
RCDWRc_limit = 604 
WTRc_limit = 473 
RTWc_limit = 1075 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 445 
RTWc_limit_alone = 1005 

Commands details: 
total_CMD = 415525 
n_nop = 409856 
Read = 444 
Write = 0 
L2_Alloc = 0 
L2_WB = 4840 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1654 
total_req = 5284 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 5284 
Row_Bus_Util =  0.000958 
CoL_Bus_Util = 0.012716 
Either_Row_CoL_Bus_Util = 0.013643 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.002293 
queue_avg = 2.609566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12726, Miss = 6437, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12729, Miss = 6440, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12698, Miss = 6438, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12706, Miss = 6434, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12673, Miss = 6439, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12680, Miss = 6438, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12731, Miss = 6444, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12779, Miss = 6441, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12778, Miss = 6441, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12751, Miss = 6439, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12699, Miss = 6442, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12786, Miss = 6438, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12808, Miss = 6445, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12758, Miss = 6426, Miss_rate = 0.504, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 12613, Miss = 6447, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12725, Miss = 6470, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14397, Miss = 6442, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12709, Miss = 6429, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 12643, Miss = 6442, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12745, Miss = 6448, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12811, Miss = 6439, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12775, Miss = 6423, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12657, Miss = 6450, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12713, Miss = 6450, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 307090
L2_total_cache_misses = 154582
L2_total_cache_miss_rate = 0.5034
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 154131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 152959
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=307090
icnt_total_pkts_simt_to_mem=307090
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 307090
Req_Network_cycles = 162036
Req_Network_injected_packets_per_cycle =       1.8952 
Req_Network_conflicts_per_cycle =       0.9251
Req_Network_conflicts_per_cycle_util =       3.9868
Req_Bank_Level_Parallism =       8.1671
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2352
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       3.5592

Reply_Network_injected_packets_num = 307090
Reply_Network_cycles = 162036
Reply_Network_injected_packets_per_cycle =        1.8952
Reply_Network_conflicts_per_cycle =        1.6425
Reply_Network_conflicts_per_cycle_util =       6.8104
Reply_Bank_Level_Parallism =       7.8584
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5917
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 28 sec (148 sec)
gpgpu_simulation_rate = 246874 (inst/sec)
gpgpu_simulation_rate = 1094 (cycle/sec)
gpgpu_silicon_slowdown = 1247714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 143636
gpu_sim_insn = 6736844
gpu_ipc =      46.9022
gpu_tot_sim_cycle = 305672
gpu_tot_sim_insn = 43274264
gpu_tot_ipc =     141.5709
gpu_tot_issued_cta = 16359
gpu_occupancy = 21.9445% 
gpu_tot_occupancy = 37.1736% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7985
partiton_level_parallism_total  =       1.3798
partiton_level_parallism_util =       2.3201
partiton_level_parallism_util_total  =       4.8038
L2_BW  =      34.8775 GB/Sec
L2_BW_total  =      60.2716 GB/Sec
gpu_total_sim_rate=188970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16915, Miss = 12493, Miss_rate = 0.739, Pending_hits = 51, Reservation_fails = 6698
	L1D_cache_core[1]: Access = 15201, Miss = 12324, Miss_rate = 0.811, Pending_hits = 37, Reservation_fails = 7400
	L1D_cache_core[2]: Access = 14456, Miss = 11815, Miss_rate = 0.817, Pending_hits = 29, Reservation_fails = 8229
	L1D_cache_core[3]: Access = 15327, Miss = 11965, Miss_rate = 0.781, Pending_hits = 35, Reservation_fails = 7614
	L1D_cache_core[4]: Access = 15520, Miss = 12776, Miss_rate = 0.823, Pending_hits = 41, Reservation_fails = 7362
	L1D_cache_core[5]: Access = 17881, Miss = 12239, Miss_rate = 0.684, Pending_hits = 33, Reservation_fails = 8485
	L1D_cache_core[6]: Access = 15632, Miss = 12555, Miss_rate = 0.803, Pending_hits = 38, Reservation_fails = 8345
	L1D_cache_core[7]: Access = 15885, Miss = 12770, Miss_rate = 0.804, Pending_hits = 38, Reservation_fails = 7734
	L1D_cache_core[8]: Access = 16219, Miss = 12436, Miss_rate = 0.767, Pending_hits = 39, Reservation_fails = 7164
	L1D_cache_core[9]: Access = 17952, Miss = 12341, Miss_rate = 0.687, Pending_hits = 55, Reservation_fails = 7745
	L1D_cache_core[10]: Access = 14885, Miss = 11935, Miss_rate = 0.802, Pending_hits = 38, Reservation_fails = 7427
	L1D_cache_core[11]: Access = 14592, Miss = 11840, Miss_rate = 0.811, Pending_hits = 35, Reservation_fails = 7202
	L1D_cache_core[12]: Access = 14590, Miss = 12266, Miss_rate = 0.841, Pending_hits = 38, Reservation_fails = 7683
	L1D_cache_core[13]: Access = 16219, Miss = 12146, Miss_rate = 0.749, Pending_hits = 40, Reservation_fails = 7001
	L1D_cache_core[14]: Access = 15386, Miss = 12410, Miss_rate = 0.807, Pending_hits = 44, Reservation_fails = 7298
	L1D_cache_core[15]: Access = 15204, Miss = 12183, Miss_rate = 0.801, Pending_hits = 40, Reservation_fails = 6968
	L1D_cache_core[16]: Access = 14960, Miss = 11854, Miss_rate = 0.792, Pending_hits = 39, Reservation_fails = 6987
	L1D_cache_core[17]: Access = 15936, Miss = 12581, Miss_rate = 0.789, Pending_hits = 31, Reservation_fails = 7613
	L1D_cache_core[18]: Access = 15426, Miss = 12601, Miss_rate = 0.817, Pending_hits = 41, Reservation_fails = 8217
	L1D_cache_core[19]: Access = 15009, Miss = 11271, Miss_rate = 0.751, Pending_hits = 34, Reservation_fails = 7598
	L1D_cache_core[20]: Access = 14889, Miss = 11849, Miss_rate = 0.796, Pending_hits = 46, Reservation_fails = 7194
	L1D_cache_core[21]: Access = 14771, Miss = 12130, Miss_rate = 0.821, Pending_hits = 25, Reservation_fails = 7279
	L1D_cache_core[22]: Access = 15568, Miss = 12099, Miss_rate = 0.777, Pending_hits = 54, Reservation_fails = 7526
	L1D_cache_core[23]: Access = 15633, Miss = 11671, Miss_rate = 0.747, Pending_hits = 29, Reservation_fails = 6427
	L1D_cache_core[24]: Access = 16076, Miss = 12123, Miss_rate = 0.754, Pending_hits = 29, Reservation_fails = 6805
	L1D_cache_core[25]: Access = 18602, Miss = 11970, Miss_rate = 0.643, Pending_hits = 37, Reservation_fails = 6795
	L1D_cache_core[26]: Access = 14907, Miss = 11720, Miss_rate = 0.786, Pending_hits = 35, Reservation_fails = 7147
	L1D_cache_core[27]: Access = 14786, Miss = 11757, Miss_rate = 0.795, Pending_hits = 43, Reservation_fails = 7362
	L1D_cache_core[28]: Access = 14416, Miss = 11443, Miss_rate = 0.794, Pending_hits = 38, Reservation_fails = 7242
	L1D_cache_core[29]: Access = 15348, Miss = 11929, Miss_rate = 0.777, Pending_hits = 26, Reservation_fails = 7210
	L1D_total_cache_accesses = 468191
	L1D_total_cache_misses = 363492
	L1D_total_cache_miss_rate = 0.7764
	L1D_total_cache_pending_hits = 1138
	L1D_total_cache_reservation_fails = 221757
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1138
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 285388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182803

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 95248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 16359, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2115, 4344, 2343, 2815, 1769, 2015, 1769, 2596, 1995, 1933, 2451, 2095, 1571, 2351, 2051, 1661, 1430, 1865, 1430, 2820, 1715, 3114, 1109, 1504, 1460, 1474, 2239, 1889, 1483, 1849, 1994, 1673, 
gpgpu_n_tot_thrd_icount = 58381952
gpgpu_n_tot_w_icount = 1824436
gpgpu_n_stall_shd_mem = 35797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238977
gpgpu_n_mem_write_global = 182803
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1625313
gpgpu_n_store_insn = 1231214
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14059392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31474
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4323
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1169207	W0_Idle:6776492	W0_Scoreboard:7019369	W1:345319	W2:42096	W3:12390	W4:4690	W5:2321	W6:1700	W7:878	W8:834	W9:490	W10:399	W11:480	W12:255	W13:327	W14:250	W15:290	W16:89	W17:0	W18:32	W19:0	W20:14	W21:57	W22:0	W23:57	W24:0	W25:0	W26:18	W27:49	W28:0	W29:0	W30:0	W31:5	W32:1411396
single_issue_nums: WS0:437720	WS1:464993	WS2:466984	WS3:454739	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1711104 {8:213888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7312120 {40:182803,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1003560 {40:25089,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8555520 {40:213888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1462424 {8:182803,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1003560 {40:25089,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 348 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 150 
avg_icnt2sh_latency = 16 
mrq_lat_table:18001 	288 	395 	698 	1442 	1501 	2077 	2304 	3665 	3315 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200873 	172945 	30230 	17732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24778 	295 	14 	2 	236157 	67757 	54497 	22425 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	232525 	52573 	42314 	37110 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	465 	65 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        21        59        54        63        64        28        32        16        16        16        16        16        16        16        16 
dram[1]:        31        31        55        54        80        64        36        32        16        16        16        16        16        16        16        16 
dram[2]:        21        16        55        55        80        80        36        44        16        16        16        16        16        16        16        16 
dram[3]:        36        36        55        58        80        60        32        36        16        16        16        16        16        16        16        16 
dram[4]:        36        21        59        54        54        64        32        32        16        16        16        16        16        16        16        16 
dram[5]:        35        30        59        53        42        80        28        24        16        16        16        16        16        16        16        16 
dram[6]:        30        25        57        53        40        64        28        24        16        16        16        16        16        16        16        16 
dram[7]:        45        50        58        60        46        44        36        36        16        16        16        16        16        16        16        16 
dram[8]:        35        30        56        57        43        33        36        32        16        16        21        16        16        16        16        16 
dram[9]:        40        40        55        55        80        80        33        28        16        16        16        16        16        16        16        16 
dram[10]:        30        20        54        50        61        79        24        28        16        16        16        18        16        16        16        16 
dram[11]:        50        50        50        54        80        60        28        24        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12155     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  2.293333  2.393443  3.333333  3.012658  3.259740  2.898876  2.830769  2.702703  2.225352  2.272727  2.175676  1.975000  1.904110  1.918919  2.404255  2.079365 
dram[1]:  2.390625  2.578947  2.974359  3.625000  3.500000  3.162500  3.045455  3.093750  2.352941  2.191781  2.084507  2.218750  2.433962  2.157895  2.200000  2.358490 
dram[2]:  2.000000  2.296875  2.575758  3.065789  3.129412  2.618182  2.227723  2.728395  2.134146  2.304348  2.162162  2.115942  1.971014  2.216667  2.172414  1.871429 
dram[3]:  2.166667  2.369863  3.982456  3.120000  2.800000  3.794118  3.029851  2.773333  2.362319  2.023809  2.100000  2.130435  1.861111  1.714286  2.049180  2.050000 
dram[4]:  3.127660  2.242857  2.964286  2.905882  3.341772  3.386667  2.816901  2.900000  2.655172  2.270270  2.095238  1.968085  1.934211  2.066667  2.450980  2.147541 
dram[5]:  2.877193  2.391304  2.622222  2.536083  4.000000  3.058140  2.983607  2.937500  2.000000  2.011111  1.988636  2.412699  2.100000  1.880000  2.081967  2.050848 
dram[6]:  2.857143  2.600000  2.847826  3.300000  3.295775  3.378378  2.983051  2.657534  2.400000  2.900000  2.535714  2.062500  2.339623  2.272727  2.050848  2.189655 
dram[7]:  2.839286  3.090909  2.931035  2.872093  2.877778  3.113636  2.710526  2.750000  2.213333  2.378378  2.175676  1.987500  2.510638  1.959459  2.309091  1.867647 
dram[8]:  2.500000  2.807692  2.590476  2.888889  2.762376  2.504348  2.684932  3.384615  2.128205  2.433333  2.109589  2.142857  1.760870  1.969697  2.242424  1.855263 
dram[9]:  3.306123  2.779661  3.430769  3.123288  2.762376  3.120482  3.840909  3.232143  2.272727  2.253165  1.930233  2.039474  1.941176  3.000000  2.160714  2.500000 
dram[10]:  2.202532  2.308824  3.285714  3.108108  3.200000  2.835052  3.137931  3.531915  2.416667  2.462687  2.205882  2.152778  2.921053  2.285714  1.952381  1.873239 
dram[11]:  2.636364  2.652174  3.176471  3.070423  3.765625  4.290909  3.928571  3.140351  2.804348  2.563636  1.819149  1.966292  2.363636  2.185185  1.983607  2.172414 
average row locality = 34252/13421 = 2.552120
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        77        50       105       121       129       137        78        91        63        55        67        68        51        55        29        47 
dram[1]:        59        57       107       116       126       129        99        96        66        67        60        53        45        32        43        46 
dram[2]:        64        54       134       113       143       167       113       109        74        61        62        56        48        44        41        47 
dram[3]:        87        76       110       117       158       133        96        95        65        70        54        56        50        57        42        44 
dram[4]:        55        60       125       126       146       134        94        93        61        73        76        89        55        37        41        46 
dram[5]:        69        71       113       122       134       142        79        79        69        84        74        55        41        54        43        36 
dram[6]:        51        52       138       114       117       134        72        87        63        52        53        70        37        42        39        43 
dram[7]:        66        71       130       118       142       154        95        98        76        79        68        67        32        56        39        39 
dram[8]:        70        52       148       135       157       172        85        68        67        52        56        58        64        42        63        59 
dram[9]:        64        69       107       112       158       143        65        76        55        82        77        62        44        22        35        30 
dram[10]:        77        62       116       113       151       158        75        55        76        70        60        61        26        39        39        46 
dram[11]:        84        84        98       101       129       124        63        78        38        47        81        80        22        35        41        41 
total dram reads = 15053
bank skew: 172/22 = 7.82
chip skew: 1348/1146 = 1.18
number of total write accesses:
dram[0]:       380       384       460       468       488       484       424       436       380       380       376       360       352       348       336       336 
dram[1]:       376       360       500       464       476       496       408       408       376       372       352       356       336       364       312       316 
dram[2]:       384       372       484       480       492       484       448       448       404       392       392       360       352       356       340       336 
dram[3]:       380       388       468       468       488       500       428       452       392       400       372       364       336       348       332       316 
dram[4]:       368       388       496       482       472       480       424       440       372       380       400       384       368       348       336       340 
dram[5]:       380       376       492       496       456       484       412       436       388       388       404       388       340       348       336       340 
dram[6]:       356       364       496       468       468       464       416       428       372       372       356       380       348       332       328       336 
dram[7]:       372       396       500       516       468       480       444       444       360       388       372       368       344       356       352       352 
dram[8]:       380       376       496       500       488       464       444       432       396       376       392       368       392       352       340       328 
dram[9]:       392       380       464       464       484       464       416       420       380       384       356       372       352       332       344       300 
dram[10]:       388       380       456       468       484       468       428       444       392       380       360       376       340       356       336       348 
dram[11]:       360       396       472       468       448       448       408       404       364       376       360       380       328       332       320       340 
total dram writes = 76794
bank skew: 516/300 = 1.72
chip skew: 6524/6204 = 1.05
average mf latency per bank:
dram[0]:       1834      1900      1343      1199      1225      1160      1410      1298      1551      1611      1630      1759      1802      1825      2019      1959
dram[1]:       1893      1979      1182      1285      1157      1178      1247      1317      1567      1651      1784      1838      1888      1907      2135      2144
dram[2]:       1846      1899      1227      1222      1149      1177      1217      1178      1447      1576      1571      1751      1887      1839      2005      2010
dram[3]:       1843      1839      1244      1341      1099      1181      1295      1312      1588      1557      1692      1804      1934      1870      1983      2177
dram[4]:       1986      1882      1210      1292      1199      1205      1263      1281      1627      1588      1552      1604      1795      1961      2003      1966
dram[5]:       1939      1978      1269      1200      1260      1230      1420      1307      1569      1523      1561      1686      1947      1873      2052      2066
dram[6]:       2104      2069      1165      1288      1220      1157      1358      1308      1573      1645      1774      1642      1873      1913      2046      1981
dram[7]:       2026      1889      1241      1271      1204      1165      1286      1214      1654      1598      1742      1758      2015      1918      2030      2074
dram[8]:       1890      1997      6897      1132      1161      1206      1222      1303      1501      1639      1645      1781      1615      1907      1970      1995
dram[9]:       1865      1915      1273      1242      1193      1198      1397      1335      1622      1488      1714      1680      1882      2142      2096      2295
dram[10]:       1920      1938      1349      1325      1192      1175      1320      1317      1554      1606      1741      1704      2070      1891      2116      1978
dram[11]:       1914      1675      1310      1232      1281      1262      1376      1410      1711      1640      1699      1599      2141      2029      2173      1967
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       779      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       797       800       950       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412       877       878      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       845      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774016 n_act=1150 n_pre=1134 n_ref_event=0 n_req=2821 n_rd=1223 n_rd_L2_A=0 n_write=0 n_wr_bk=6392 bw_util=0.03886
n_activity=85227 dram_eff=0.3574
bk0: 77a 769268i bk1: 50a 769967i bk2: 105a 767261i bk3: 121a 765569i bk4: 129a 764784i bk5: 137a 763913i bk6: 78a 765034i bk7: 91a 763613i bk8: 63a 766527i bk9: 55a 766850i bk10: 67a 767333i bk11: 68a 767170i bk12: 51a 769967i bk13: 55a 770364i bk14: 29a 770453i bk15: 47a 769557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.598015
Row_Buffer_Locality_read = 0.431725
Row_Buffer_Locality_write = 0.725282
Bank_Level_Parallism = 4.084659
Bank_Level_Parallism_Col = 4.566434
Bank_Level_Parallism_Ready = 4.653590
write_to_read_ratio_blp_rw_average = 0.658955
GrpLevelPara = 2.266351 

BW Util details:
bwutil = 0.038858 
total_CMD = 783873 
util_bw = 30460 
Wasted_Col = 22922 
Wasted_Row = 13533 
Idle = 716958 

BW Util Bottlenecks: 
RCDc_limit = 14832 
RCDWRc_limit = 4366 
WTRc_limit = 4558 
RTWc_limit = 5847 
CCDLc_limit = 3321 
rwq = 0 
CCDLc_limit_alone = 2666 
WTRc_limit_alone = 4239 
RTWc_limit_alone = 5511 

Commands details: 
total_CMD = 783873 
n_nop = 774016 
Read = 1223 
Write = 0 
L2_Alloc = 0 
L2_WB = 6392 
n_act = 1150 
n_pre = 1134 
n_ref = 0 
n_req = 2821 
total_req = 7615 

Dual Bus Interface Util: 
issued_total_row = 2284 
issued_total_col = 7615 
Row_Bus_Util =  0.002914 
CoL_Bus_Util = 0.009715 
Either_Row_CoL_Bus_Util = 0.012575 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.004261 
queue_avg = 1.390438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774337 n_act=1053 n_pre=1037 n_ref_event=0 n_req=2769 n_rd=1201 n_rd_L2_A=0 n_write=0 n_wr_bk=6272 bw_util=0.03813
n_activity=81983 dram_eff=0.3646
bk0: 59a 769269i bk1: 57a 770343i bk2: 107a 767257i bk3: 116a 767680i bk4: 126a 766958i bk5: 129a 765682i bk6: 99a 765438i bk7: 96a 764193i bk8: 66a 767962i bk9: 67a 767246i bk10: 60a 769031i bk11: 53a 768936i bk12: 45a 770955i bk13: 32a 770251i bk14: 43a 769030i bk15: 46a 768933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625497
Row_Buffer_Locality_read = 0.472939
Row_Buffer_Locality_write = 0.742347
Bank_Level_Parallism = 4.101629
Bank_Level_Parallism_Col = 4.597680
Bank_Level_Parallism_Ready = 4.528282
write_to_read_ratio_blp_rw_average = 0.679761
GrpLevelPara = 2.318832 

BW Util details:
bwutil = 0.038134 
total_CMD = 783873 
util_bw = 29892 
Wasted_Col = 21323 
Wasted_Row = 12668 
Idle = 719990 

BW Util Bottlenecks: 
RCDc_limit = 13659 
RCDWRc_limit = 3943 
WTRc_limit = 3908 
RTWc_limit = 5226 
CCDLc_limit = 3157 
rwq = 0 
CCDLc_limit_alone = 2630 
WTRc_limit_alone = 3671 
RTWc_limit_alone = 4936 

Commands details: 
total_CMD = 783873 
n_nop = 774337 
Read = 1201 
Write = 0 
L2_Alloc = 0 
L2_WB = 6272 
n_act = 1053 
n_pre = 1037 
n_ref = 0 
n_req = 2769 
total_req = 7473 

Dual Bus Interface Util: 
issued_total_row = 2090 
issued_total_col = 7473 
Row_Bus_Util =  0.002666 
CoL_Bus_Util = 0.009533 
Either_Row_CoL_Bus_Util = 0.012165 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.002831 
queue_avg = 1.417089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773540 n_act=1263 n_pre=1247 n_ref_event=0 n_req=2961 n_rd=1330 n_rd_L2_A=0 n_write=0 n_wr_bk=6524 bw_util=0.04008
n_activity=92597 dram_eff=0.3393
bk0: 64a 768774i bk1: 54a 770263i bk2: 134a 765227i bk3: 113a 765604i bk4: 143a 764024i bk5: 167a 762403i bk6: 113a 763939i bk7: 109a 763972i bk8: 74a 768004i bk9: 61a 768320i bk10: 62a 769455i bk11: 56a 769786i bk12: 48a 770425i bk13: 44a 770745i bk14: 41a 770195i bk15: 47a 768987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578858
Row_Buffer_Locality_read = 0.403759
Row_Buffer_Locality_write = 0.721643
Bank_Level_Parallism = 3.765350
Bank_Level_Parallism_Col = 4.169395
Bank_Level_Parallism_Ready = 4.385152
write_to_read_ratio_blp_rw_average = 0.638013
GrpLevelPara = 2.169210 

BW Util details:
bwutil = 0.040078 
total_CMD = 783873 
util_bw = 31416 
Wasted_Col = 25765 
Wasted_Row = 14853 
Idle = 711839 

BW Util Bottlenecks: 
RCDc_limit = 17154 
RCDWRc_limit = 4453 
WTRc_limit = 4940 
RTWc_limit = 5924 
CCDLc_limit = 3702 
rwq = 0 
CCDLc_limit_alone = 3017 
WTRc_limit_alone = 4574 
RTWc_limit_alone = 5605 

Commands details: 
total_CMD = 783873 
n_nop = 773540 
Read = 1330 
Write = 0 
L2_Alloc = 0 
L2_WB = 6524 
n_act = 1263 
n_pre = 1247 
n_ref = 0 
n_req = 2961 
total_req = 7854 

Dual Bus Interface Util: 
issued_total_row = 2510 
issued_total_col = 7854 
Row_Bus_Util =  0.003202 
CoL_Bus_Util = 0.010019 
Either_Row_CoL_Bus_Util = 0.013182 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.003000 
queue_avg = 1.397701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773822 n_act=1184 n_pre=1168 n_ref_event=0 n_req=2918 n_rd=1310 n_rd_L2_A=0 n_write=0 n_wr_bk=6432 bw_util=0.03951
n_activity=88852 dram_eff=0.3485
bk0: 87a 768172i bk1: 76a 769184i bk2: 110a 768651i bk3: 117a 767145i bk4: 158a 765848i bk5: 133a 766150i bk6: 96a 764503i bk7: 95a 763380i bk8: 65a 768337i bk9: 70a 767439i bk10: 54a 769323i bk11: 56a 769464i bk12: 50a 769531i bk13: 57a 767854i bk14: 42a 769032i bk15: 44a 768746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599726
Row_Buffer_Locality_read = 0.438168
Row_Buffer_Locality_write = 0.731343
Bank_Level_Parallism = 3.906145
Bank_Level_Parallism_Col = 4.326095
Bank_Level_Parallism_Ready = 4.416076
write_to_read_ratio_blp_rw_average = 0.650297
GrpLevelPara = 2.234128 

BW Util details:
bwutil = 0.039506 
total_CMD = 783873 
util_bw = 30968 
Wasted_Col = 23953 
Wasted_Row = 13859 
Idle = 715093 

BW Util Bottlenecks: 
RCDc_limit = 15837 
RCDWRc_limit = 4211 
WTRc_limit = 4868 
RTWc_limit = 5444 
CCDLc_limit = 3505 
rwq = 0 
CCDLc_limit_alone = 2801 
WTRc_limit_alone = 4446 
RTWc_limit_alone = 5162 

Commands details: 
total_CMD = 783873 
n_nop = 773822 
Read = 1310 
Write = 0 
L2_Alloc = 0 
L2_WB = 6432 
n_act = 1184 
n_pre = 1168 
n_ref = 0 
n_req = 2918 
total_req = 7742 

Dual Bus Interface Util: 
issued_total_row = 2352 
issued_total_col = 7742 
Row_Bus_Util =  0.003000 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.012822 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.004278 
queue_avg = 1.431220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773831 n_act=1155 n_pre=1139 n_ref_event=0 n_req=2931 n_rd=1311 n_rd_L2_A=0 n_write=0 n_wr_bk=6478 bw_util=0.03975
n_activity=88679 dram_eff=0.3513
bk0: 55a 771352i bk1: 60a 769570i bk2: 125a 765145i bk3: 126a 765060i bk4: 146a 766040i bk5: 134a 765078i bk6: 94a 765577i bk7: 93a 765638i bk8: 61a 767967i bk9: 73a 766614i bk10: 76a 768862i bk11: 89a 767941i bk12: 55a 769342i bk13: 37a 770162i bk14: 41a 770644i bk15: 46a 770040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611395
Row_Buffer_Locality_read = 0.469108
Row_Buffer_Locality_write = 0.726543
Bank_Level_Parallism = 3.893870
Bank_Level_Parallism_Col = 4.322893
Bank_Level_Parallism_Ready = 4.381653
write_to_read_ratio_blp_rw_average = 0.661678
GrpLevelPara = 2.233463 

BW Util details:
bwutil = 0.039746 
total_CMD = 783873 
util_bw = 31156 
Wasted_Col = 23706 
Wasted_Row = 13662 
Idle = 715349 

BW Util Bottlenecks: 
RCDc_limit = 14925 
RCDWRc_limit = 4431 
WTRc_limit = 4235 
RTWc_limit = 6285 
CCDLc_limit = 3461 
rwq = 0 
CCDLc_limit_alone = 2753 
WTRc_limit_alone = 3908 
RTWc_limit_alone = 5904 

Commands details: 
total_CMD = 783873 
n_nop = 773831 
Read = 1311 
Write = 0 
L2_Alloc = 0 
L2_WB = 6478 
n_act = 1155 
n_pre = 1139 
n_ref = 0 
n_req = 2931 
total_req = 7789 

Dual Bus Interface Util: 
issued_total_row = 2294 
issued_total_col = 7789 
Row_Bus_Util =  0.002926 
CoL_Bus_Util = 0.009937 
Either_Row_CoL_Bus_Util = 0.012811 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004083 
queue_avg = 1.395729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773828 n_act=1181 n_pre=1165 n_ref_event=0 n_req=2881 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=6464 bw_util=0.03944
n_activity=86466 dram_eff=0.3576
bk0: 69a 770008i bk1: 71a 769066i bk2: 113a 765125i bk3: 122a 764678i bk4: 134a 765901i bk5: 142a 763216i bk6: 79a 764069i bk7: 79a 764657i bk8: 69a 767387i bk9: 84a 767020i bk10: 74a 768466i bk11: 55a 768932i bk12: 41a 771704i bk13: 54a 770440i bk14: 43a 770890i bk15: 36a 769429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.595627
Row_Buffer_Locality_read = 0.433202
Row_Buffer_Locality_write = 0.722772
Bank_Level_Parallism = 3.976910
Bank_Level_Parallism_Col = 4.399953
Bank_Level_Parallism_Ready = 4.424157
write_to_read_ratio_blp_rw_average = 0.655299
GrpLevelPara = 2.250862 

BW Util details:
bwutil = 0.039440 
total_CMD = 783873 
util_bw = 30916 
Wasted_Col = 23437 
Wasted_Row = 13571 
Idle = 715949 

BW Util Bottlenecks: 
RCDc_limit = 15324 
RCDWRc_limit = 4421 
WTRc_limit = 4791 
RTWc_limit = 6051 
CCDLc_limit = 3372 
rwq = 0 
CCDLc_limit_alone = 2687 
WTRc_limit_alone = 4494 
RTWc_limit_alone = 5663 

Commands details: 
total_CMD = 783873 
n_nop = 773828 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 6464 
n_act = 1181 
n_pre = 1165 
n_ref = 0 
n_req = 2881 
total_req = 7729 

Dual Bus Interface Util: 
issued_total_row = 2346 
issued_total_col = 7729 
Row_Bus_Util =  0.002993 
CoL_Bus_Util = 0.009860 
Either_Row_CoL_Bus_Util = 0.012815 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.002987 
queue_avg = 1.390784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774393 n_act=1035 n_pre=1019 n_ref_event=0 n_req=2735 n_rd=1164 n_rd_L2_A=0 n_write=0 n_wr_bk=6284 bw_util=0.03801
n_activity=82072 dram_eff=0.363
bk0: 51a 771270i bk1: 52a 770533i bk2: 138a 766893i bk3: 114a 767641i bk4: 117a 766698i bk5: 134a 765428i bk6: 72a 765217i bk7: 87a 763587i bk8: 63a 767416i bk9: 52a 768516i bk10: 53a 770082i bk11: 70a 767078i bk12: 37a 771236i bk13: 42a 769857i bk14: 39a 769981i bk15: 43a 769489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627422
Row_Buffer_Locality_read = 0.471649
Row_Buffer_Locality_write = 0.742839
Bank_Level_Parallism = 4.091097
Bank_Level_Parallism_Col = 4.599871
Bank_Level_Parallism_Ready = 4.618537
write_to_read_ratio_blp_rw_average = 0.678214
GrpLevelPara = 2.284830 

BW Util details:
bwutil = 0.038006 
total_CMD = 783873 
util_bw = 29792 
Wasted_Col = 21141 
Wasted_Row = 12696 
Idle = 720244 

BW Util Bottlenecks: 
RCDc_limit = 13246 
RCDWRc_limit = 4003 
WTRc_limit = 4048 
RTWc_limit = 4992 
CCDLc_limit = 3187 
rwq = 0 
CCDLc_limit_alone = 2554 
WTRc_limit_alone = 3692 
RTWc_limit_alone = 4715 

Commands details: 
total_CMD = 783873 
n_nop = 774393 
Read = 1164 
Write = 0 
L2_Alloc = 0 
L2_WB = 6284 
n_act = 1035 
n_pre = 1019 
n_ref = 0 
n_req = 2735 
total_req = 7448 

Dual Bus Interface Util: 
issued_total_row = 2054 
issued_total_col = 7448 
Row_Bus_Util =  0.002620 
CoL_Bus_Util = 0.009502 
Either_Row_CoL_Bus_Util = 0.012094 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002321 
queue_avg = 1.402181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773733 n_act=1177 n_pre=1161 n_ref_event=0 n_req=2958 n_rd=1330 n_rd_L2_A=0 n_write=0 n_wr_bk=6512 bw_util=0.04002
n_activity=87271 dram_eff=0.3594
bk0: 66a 769970i bk1: 71a 769425i bk2: 130a 764836i bk3: 118a 764571i bk4: 142a 763697i bk5: 154a 763057i bk6: 95a 763641i bk7: 98a 763319i bk8: 76a 767787i bk9: 79a 767664i bk10: 68a 768009i bk11: 67a 767824i bk12: 32a 771068i bk13: 56a 769628i bk14: 39a 770656i bk15: 39a 769961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607505
Row_Buffer_Locality_read = 0.453383
Row_Buffer_Locality_write = 0.733415
Bank_Level_Parallism = 4.036761
Bank_Level_Parallism_Col = 4.479017
Bank_Level_Parallism_Ready = 4.441707
write_to_read_ratio_blp_rw_average = 0.642428
GrpLevelPara = 2.280758 

BW Util details:
bwutil = 0.040017 
total_CMD = 783873 
util_bw = 31368 
Wasted_Col = 23395 
Wasted_Row = 13678 
Idle = 715432 

BW Util Bottlenecks: 
RCDc_limit = 15444 
RCDWRc_limit = 4128 
WTRc_limit = 5382 
RTWc_limit = 5516 
CCDLc_limit = 3441 
rwq = 0 
CCDLc_limit_alone = 2695 
WTRc_limit_alone = 4906 
RTWc_limit_alone = 5246 

Commands details: 
total_CMD = 783873 
n_nop = 773733 
Read = 1330 
Write = 0 
L2_Alloc = 0 
L2_WB = 6512 
n_act = 1177 
n_pre = 1161 
n_ref = 0 
n_req = 2958 
total_req = 7842 

Dual Bus Interface Util: 
issued_total_row = 2338 
issued_total_col = 7842 
Row_Bus_Util =  0.002983 
CoL_Bus_Util = 0.010004 
Either_Row_CoL_Bus_Util = 0.012936 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003945 
queue_avg = 1.440754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44075
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=773561 n_act=1251 n_pre=1235 n_ref_event=0 n_req=2979 n_rd=1348 n_rd_L2_A=0 n_write=0 n_wr_bk=6524 bw_util=0.04017
n_activity=90164 dram_eff=0.3492
bk0: 70a 769565i bk1: 52a 770239i bk2: 148a 764404i bk3: 135a 764714i bk4: 157a 764207i bk5: 172a 763769i bk6: 85a 764478i bk7: 68a 765557i bk8: 67a 768195i bk9: 52a 769247i bk10: 56a 768555i bk11: 58a 768437i bk12: 64a 768719i bk13: 42a 769982i bk14: 63a 770013i bk15: 59a 769557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585431
Row_Buffer_Locality_read = 0.430267
Row_Buffer_Locality_write = 0.713673
Bank_Level_Parallism = 3.851287
Bank_Level_Parallism_Col = 4.242363
Bank_Level_Parallism_Ready = 4.307974
write_to_read_ratio_blp_rw_average = 0.647608
GrpLevelPara = 2.227993 

BW Util details:
bwutil = 0.040170 
total_CMD = 783873 
util_bw = 31488 
Wasted_Col = 24825 
Wasted_Row = 14221 
Idle = 713339 

BW Util Bottlenecks: 
RCDc_limit = 16350 
RCDWRc_limit = 4555 
WTRc_limit = 4976 
RTWc_limit = 6261 
CCDLc_limit = 3543 
rwq = 0 
CCDLc_limit_alone = 2827 
WTRc_limit_alone = 4602 
RTWc_limit_alone = 5919 

Commands details: 
total_CMD = 783873 
n_nop = 773561 
Read = 1348 
Write = 0 
L2_Alloc = 0 
L2_WB = 6524 
n_act = 1251 
n_pre = 1235 
n_ref = 0 
n_req = 2979 
total_req = 7872 

Dual Bus Interface Util: 
issued_total_row = 2486 
issued_total_col = 7872 
Row_Bus_Util =  0.003171 
CoL_Bus_Util = 0.010042 
Either_Row_CoL_Bus_Util = 0.013155 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.004461 
queue_avg = 1.405547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774304 n_act=1054 n_pre=1038 n_ref_event=0 n_req=2777 n_rd=1201 n_rd_L2_A=0 n_write=0 n_wr_bk=6304 bw_util=0.0383
n_activity=81736 dram_eff=0.3673
bk0: 64a 771022i bk1: 69a 769886i bk2: 107a 766225i bk3: 112a 766499i bk4: 158a 764070i bk5: 143a 764354i bk6: 65a 765652i bk7: 76a 764607i bk8: 55a 767485i bk9: 82a 766993i bk10: 77a 769576i bk11: 62a 769646i bk12: 44a 770653i bk13: 22a 773275i bk14: 35a 770671i bk15: 30a 771968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626215
Row_Buffer_Locality_read = 0.472107
Row_Buffer_Locality_write = 0.743655
Bank_Level_Parallism = 4.067920
Bank_Level_Parallism_Col = 4.533183
Bank_Level_Parallism_Ready = 4.446967
write_to_read_ratio_blp_rw_average = 0.668250
GrpLevelPara = 2.324980 

BW Util details:
bwutil = 0.038297 
total_CMD = 783873 
util_bw = 30020 
Wasted_Col = 21171 
Wasted_Row = 12346 
Idle = 720336 

BW Util Bottlenecks: 
RCDc_limit = 13418 
RCDWRc_limit = 4034 
WTRc_limit = 4344 
RTWc_limit = 5053 
CCDLc_limit = 3123 
rwq = 0 
CCDLc_limit_alone = 2609 
WTRc_limit_alone = 4082 
RTWc_limit_alone = 4801 

Commands details: 
total_CMD = 783873 
n_nop = 774304 
Read = 1201 
Write = 0 
L2_Alloc = 0 
L2_WB = 6304 
n_act = 1054 
n_pre = 1038 
n_ref = 0 
n_req = 2777 
total_req = 7505 

Dual Bus Interface Util: 
issued_total_row = 2092 
issued_total_col = 7505 
Row_Bus_Util =  0.002669 
CoL_Bus_Util = 0.009574 
Either_Row_CoL_Bus_Util = 0.012207 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.002926 
queue_avg = 1.410050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41005
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774087 n_act=1101 n_pre=1085 n_ref_event=0 n_req=2825 n_rd=1224 n_rd_L2_A=0 n_write=0 n_wr_bk=6404 bw_util=0.03892
n_activity=84332 dram_eff=0.3618
bk0: 77a 768467i bk1: 62a 769665i bk2: 116a 767378i bk3: 113a 766926i bk4: 151a 764336i bk5: 158a 763262i bk6: 75a 765035i bk7: 55a 764371i bk8: 76a 768497i bk9: 70a 767700i bk10: 60a 770684i bk11: 61a 770154i bk12: 26a 771855i bk13: 39a 770861i bk14: 39a 770473i bk15: 46a 770458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615929
Row_Buffer_Locality_read = 0.461601
Row_Buffer_Locality_write = 0.733916
Bank_Level_Parallism = 3.971437
Bank_Level_Parallism_Col = 4.404393
Bank_Level_Parallism_Ready = 4.412771
write_to_read_ratio_blp_rw_average = 0.673891
GrpLevelPara = 2.271331 

BW Util details:
bwutil = 0.038925 
total_CMD = 783873 
util_bw = 30512 
Wasted_Col = 22499 
Wasted_Row = 12749 
Idle = 718113 

BW Util Bottlenecks: 
RCDc_limit = 14191 
RCDWRc_limit = 4241 
WTRc_limit = 4314 
RTWc_limit = 5762 
CCDLc_limit = 3452 
rwq = 0 
CCDLc_limit_alone = 2803 
WTRc_limit_alone = 3992 
RTWc_limit_alone = 5435 

Commands details: 
total_CMD = 783873 
n_nop = 774087 
Read = 1224 
Write = 0 
L2_Alloc = 0 
L2_WB = 6404 
n_act = 1101 
n_pre = 1085 
n_ref = 0 
n_req = 2825 
total_req = 7628 

Dual Bus Interface Util: 
issued_total_row = 2186 
issued_total_col = 7628 
Row_Bus_Util =  0.002789 
CoL_Bus_Util = 0.009731 
Either_Row_CoL_Bus_Util = 0.012484 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.002861 
queue_avg = 1.389100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3891
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=783873 n_nop=774553 n_act=1009 n_pre=993 n_ref_event=0 n_req=2697 n_rd=1146 n_rd_L2_A=0 n_write=0 n_wr_bk=6204 bw_util=0.03751
n_activity=80350 dram_eff=0.3659
bk0: 84a 769257i bk1: 84a 768290i bk2: 98a 767203i bk3: 101a 765802i bk4: 129a 765938i bk5: 124a 765870i bk6: 63a 767625i bk7: 78a 766255i bk8: 38a 769925i bk9: 47a 769288i bk10: 81a 768567i bk11: 80a 768294i bk12: 22a 772287i bk13: 35a 771438i bk14: 41a 770426i bk15: 41a 770254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631813
Row_Buffer_Locality_read = 0.481675
Row_Buffer_Locality_write = 0.742747
Bank_Level_Parallism = 4.120889
Bank_Level_Parallism_Col = 4.591190
Bank_Level_Parallism_Ready = 4.521155
write_to_read_ratio_blp_rw_average = 0.677448
GrpLevelPara = 2.332866 

BW Util details:
bwutil = 0.037506 
total_CMD = 783873 
util_bw = 29400 
Wasted_Col = 20445 
Wasted_Row = 11926 
Idle = 722102 

BW Util Bottlenecks: 
RCDc_limit = 12933 
RCDWRc_limit = 3851 
WTRc_limit = 3776 
RTWc_limit = 5201 
CCDLc_limit = 2835 
rwq = 0 
CCDLc_limit_alone = 2332 
WTRc_limit_alone = 3547 
RTWc_limit_alone = 4927 

Commands details: 
total_CMD = 783873 
n_nop = 774553 
Read = 1146 
Write = 0 
L2_Alloc = 0 
L2_WB = 6204 
n_act = 1009 
n_pre = 993 
n_ref = 0 
n_req = 2697 
total_req = 7350 

Dual Bus Interface Util: 
issued_total_row = 2002 
issued_total_col = 7350 
Row_Bus_Util =  0.002554 
CoL_Bus_Util = 0.009377 
Either_Row_CoL_Bus_Util = 0.011890 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.003433 
queue_avg = 1.389660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16935, Miss = 6831, Miss_rate = 0.403, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 16880, Miss = 6856, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16655, Miss = 6837, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 16890, Miss = 6828, Miss_rate = 0.404, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 16568, Miss = 6911, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16763, Miss = 6883, Miss_rate = 0.411, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 16939, Miss = 6894, Miss_rate = 0.407, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 16998, Miss = 6880, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16811, Miss = 6885, Miss_rate = 0.410, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 17115, Miss = 6890, Miss_rate = 0.403, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 16915, Miss = 6854, Miss_rate = 0.405, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 17022, Miss = 6875, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 16926, Miss = 6802, Miss_rate = 0.402, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 17109, Miss = 6826, Miss_rate = 0.399, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 16775, Miss = 6880, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 16981, Miss = 6914, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32952, Miss = 6938, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 16917, Miss = 6866, Miss_rate = 0.406, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 16753, Miss = 6833, Miss_rate = 0.408, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 17128, Miss = 6824, Miss_rate = 0.398, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 17368, Miss = 6848, Miss_rate = 0.394, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 16888, Miss = 6832, Miss_rate = 0.405, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 16603, Miss = 6784, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16889, Miss = 6818, Miss_rate = 0.404, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 421780
L2_total_cache_misses = 164589
L2_total_cache_miss_rate = 0.3902
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 238977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182803
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=421780
icnt_total_pkts_simt_to_mem=421780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 421780
Req_Network_cycles = 305672
Req_Network_injected_packets_per_cycle =       1.3798 
Req_Network_conflicts_per_cycle =       0.5311
Req_Network_conflicts_per_cycle_util =       1.8653
Req_Bank_Level_Parallism =       4.8462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2165
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.9023

Reply_Network_injected_packets_num = 421780
Reply_Network_cycles = 305672
Reply_Network_injected_packets_per_cycle =        1.3798
Reply_Network_conflicts_per_cycle =        0.9148
Reply_Network_conflicts_per_cycle_util =       3.1572
Reply_Bank_Level_Parallism =       4.7620
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8490
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0460
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 188970 (inst/sec)
gpgpu_simulation_rate = 1334 (cycle/sec)
gpgpu_silicon_slowdown = 1023238x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 181703
gpu_sim_insn = 9504450
gpu_ipc =      52.3076
gpu_tot_sim_cycle = 487375
gpu_tot_sim_insn = 52778714
gpu_tot_ipc =     108.2918
gpu_tot_issued_cta = 18696
gpu_occupancy = 48.3541% 
gpu_tot_occupancy = 43.2321% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6773
partiton_level_parallism_total  =       1.8636
partiton_level_parallism_util =       3.1591
partiton_level_parallism_util_total  =       3.7563
L2_BW  =     116.9456 GB/Sec
L2_BW_total  =      81.4008 GB/Sec
gpu_total_sim_rate=120775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 49996, Miss = 19812, Miss_rate = 0.396, Pending_hits = 272, Reservation_fails = 6837
	L1D_cache_core[1]: Access = 40752, Miss = 19330, Miss_rate = 0.474, Pending_hits = 289, Reservation_fails = 7544
	L1D_cache_core[2]: Access = 41723, Miss = 19505, Miss_rate = 0.467, Pending_hits = 322, Reservation_fails = 8368
	L1D_cache_core[3]: Access = 38687, Miss = 18956, Miss_rate = 0.490, Pending_hits = 326, Reservation_fails = 7780
	L1D_cache_core[4]: Access = 42627, Miss = 20388, Miss_rate = 0.478, Pending_hits = 326, Reservation_fails = 7516
	L1D_cache_core[5]: Access = 47018, Miss = 20292, Miss_rate = 0.432, Pending_hits = 318, Reservation_fails = 8644
	L1D_cache_core[6]: Access = 40875, Miss = 19935, Miss_rate = 0.488, Pending_hits = 346, Reservation_fails = 8521
	L1D_cache_core[7]: Access = 41739, Miss = 20326, Miss_rate = 0.487, Pending_hits = 317, Reservation_fails = 7895
	L1D_cache_core[8]: Access = 44761, Miss = 20368, Miss_rate = 0.455, Pending_hits = 321, Reservation_fails = 7309
	L1D_cache_core[9]: Access = 44907, Miss = 19782, Miss_rate = 0.441, Pending_hits = 353, Reservation_fails = 7921
	L1D_cache_core[10]: Access = 36879, Miss = 18329, Miss_rate = 0.497, Pending_hits = 304, Reservation_fails = 7571
	L1D_cache_core[11]: Access = 38993, Miss = 19019, Miss_rate = 0.488, Pending_hits = 315, Reservation_fails = 7352
	L1D_cache_core[12]: Access = 40177, Miss = 19594, Miss_rate = 0.488, Pending_hits = 297, Reservation_fails = 7828
	L1D_cache_core[13]: Access = 44503, Miss = 20185, Miss_rate = 0.454, Pending_hits = 350, Reservation_fails = 7140
	L1D_cache_core[14]: Access = 39907, Miss = 19431, Miss_rate = 0.487, Pending_hits = 321, Reservation_fails = 7462
	L1D_cache_core[15]: Access = 41964, Miss = 19646, Miss_rate = 0.468, Pending_hits = 284, Reservation_fails = 7124
	L1D_cache_core[16]: Access = 40796, Miss = 18981, Miss_rate = 0.465, Pending_hits = 321, Reservation_fails = 7140
	L1D_cache_core[17]: Access = 39543, Miss = 19407, Miss_rate = 0.491, Pending_hits = 294, Reservation_fails = 7780
	L1D_cache_core[18]: Access = 41594, Miss = 20013, Miss_rate = 0.481, Pending_hits = 316, Reservation_fails = 8362
	L1D_cache_core[19]: Access = 41424, Miss = 18643, Miss_rate = 0.450, Pending_hits = 285, Reservation_fails = 7749
	L1D_cache_core[20]: Access = 40154, Miss = 19014, Miss_rate = 0.474, Pending_hits = 323, Reservation_fails = 7339
	L1D_cache_core[21]: Access = 39278, Miss = 19654, Miss_rate = 0.500, Pending_hits = 324, Reservation_fails = 7430
	L1D_cache_core[22]: Access = 41392, Miss = 19751, Miss_rate = 0.477, Pending_hits = 359, Reservation_fails = 7700
	L1D_cache_core[23]: Access = 45727, Miss = 19884, Miss_rate = 0.435, Pending_hits = 333, Reservation_fails = 6587
	L1D_cache_core[24]: Access = 42299, Miss = 19673, Miss_rate = 0.465, Pending_hits = 319, Reservation_fails = 6959
	L1D_cache_core[25]: Access = 46710, Miss = 19998, Miss_rate = 0.428, Pending_hits = 327, Reservation_fails = 6954
	L1D_cache_core[26]: Access = 39362, Miss = 18693, Miss_rate = 0.475, Pending_hits = 318, Reservation_fails = 7292
	L1D_cache_core[27]: Access = 37982, Miss = 18725, Miss_rate = 0.493, Pending_hits = 291, Reservation_fails = 7512
	L1D_cache_core[28]: Access = 39429, Miss = 18586, Miss_rate = 0.471, Pending_hits = 327, Reservation_fails = 7407
	L1D_cache_core[29]: Access = 42489, Miss = 19892, Miss_rate = 0.468, Pending_hits = 319, Reservation_fails = 7354
	L1D_total_cache_accesses = 1253687
	L1D_total_cache_misses = 585812
	L1D_total_cache_miss_rate = 0.4673
	L1D_total_cache_pending_hits = 9517
	L1D_total_cache_reservation_fails = 226377
	L1D_cache_data_port_util = 0.072
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 490531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 220849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9517
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 936226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317461

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99868
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 18696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3492, 5110, 3337, 7049, 1791, 3768, 5231, 6772, 4856, 3302, 5352, 3456, 3745, 5041, 3969, 3845, 3987, 5506, 3266, 4821, 4754, 5120, 1645, 3384, 3622, 3675, 5100, 3882, 2778, 4859, 2677, 3210, 
gpgpu_n_tot_thrd_icount = 124128352
gpgpu_n_tot_w_icount = 3879011
gpgpu_n_stall_shd_mem = 158302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 590797
gpgpu_n_mem_write_global = 317461
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2733790
gpgpu_n_store_insn = 1381796
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16452480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 110877
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 47425
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1329979	W0_Idle:7697030	W0_Scoreboard:23741384	W1:1498971	W2:410429	W3:153940	W4:76924	W5:37829	W6:26096	W7:14654	W8:9596	W9:6454	W10:6501	W11:3866	W12:3289	W13:2794	W14:1832	W15:1557	W16:627	W17:612	W18:604	W19:335	W20:409	W21:787	W22:132	W23:256	W24:107	W25:128	W26:124	W27:109	W28:71	W29:989	W30:993	W31:5	W32:1617991
single_issue_nums: WS0:960244	WS1:971152	WS2:977980	WS3:969635	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3489424 {8:436178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12698440 {40:317461,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6184760 {40:154619,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17447120 {40:436178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539688 {8:317461,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6184760 {40:154619,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 295 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 8 
mrq_lat_table:96068 	1178 	1523 	2681 	8795 	3387 	3140 	3455 	4540 	3387 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	599352 	259499 	31660 	17747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	142065 	6253 	2808 	2156 	587913 	72021 	56762 	22425 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	699917 	70364 	43591 	37128 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	761 	122 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        23        59        54        63        64        28        32        16        16        18        16        19        21        38        19 
dram[1]:        31        31        55        54        80        64        36        32        16        16        16        19        16        16        28        27 
dram[2]:        21        16        55        55        80        80        36        44        16        16        16        16        22        16        16        18 
dram[3]:        36        36        55        58        80        60        32        36        16        16        20        16        18        20        30        16 
dram[4]:        36        21        59        54        54        64        32        32        19        16        16        17        17        16        30        16 
dram[5]:        35        30        59        53        42        80        28        24        16        16        19        16        16        16        25        25 
dram[6]:        30        25        57        53        40        64        28        24        16        16        17        22        19        16        35        29 
dram[7]:        45        50        58        60        46        44        36        36        16        16        18        19        16        16        16        17 
dram[8]:        35        30        56        57        43        33        36        32        17        16        21        16        16        16        34        22 
dram[9]:        40        40        55        55        80        80        33        28        16        16        16        23        17        20        16        31 
dram[10]:        30        20        54        50        61        79        25        28        16        17        16        18        16        16        23        20 
dram[11]:        50        50        50        54        80        60        28        24        16        16        16        16        16        16        33        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.466531  1.534521  1.688488  1.655844  1.778589  1.791123  1.638191  1.664835  1.543590  1.481297  1.541284  1.485934  1.473804  1.531579  1.520455  1.518421 
dram[1]:  1.528868  1.610329  1.668874  1.767677  1.800525  1.840425  1.853801  1.796748  1.593583  1.590529  1.528967  1.512249  1.620112  1.506234  1.512315  1.539568 
dram[2]:  1.417166  1.473568  1.650549  1.771053  1.796482  1.907035  1.585624  1.734793  1.545455  1.562025  1.512941  1.535147  1.540682  1.467742  1.496552  1.501355 
dram[3]:  1.528761  1.596330  1.743590  1.665127  1.801887  1.815725  1.652062  1.671717  1.606952  1.581292  1.480088  1.493182  1.412731  1.419865  1.504405  1.538835 
dram[4]:  1.535047  1.514412  1.825316  1.800505  1.745370  1.825472  1.672941  1.643204  1.616505  1.615566  1.452333  1.480435  1.516129  1.430804  1.559278  1.524590 
dram[5]:  1.550885  1.614634  1.765152  1.650000  1.738095  1.727711  1.750725  1.658228  1.528261  1.469345  1.478747  1.529833  1.519084  1.497525  1.442922  1.564593 
dram[6]:  1.536643  1.584383  1.665893  1.701794  1.750000  1.785185  1.642317  1.742857  1.540816  1.587065  1.508046  1.493671  1.544987  1.470874  1.517730  1.487472 
dram[7]:  1.644330  1.592105  1.746696  1.637363  1.771930  1.790361  1.655405  1.646667  1.559242  1.578049  1.608018  1.452489  1.541899  1.527500  1.543269  1.528061 
dram[8]:  1.476395  1.593607  1.682403  1.717391  1.807317  1.753716  1.617371  1.675127  1.534940  1.548387  1.494357  1.514477  1.494975  1.415350  1.545882  1.472727 
dram[9]:  1.650246  1.556485  1.764434  1.695444  1.726269  1.805353  1.689655  1.661728  1.480186  1.510843  1.451193  1.535147  1.465060  1.630986  1.558537  1.533958 
dram[10]:  1.528708  1.527660  1.794667  1.783920  1.792541  1.806373  1.722646  1.755968  1.528436  1.611529  1.422819  1.508314  1.527472  1.508772  1.514151  1.471526 
dram[11]:  1.560748  1.498960  1.734450  1.674528  1.713604  1.867532  1.721180  1.797059  1.530303  1.515625  1.482474  1.491228  1.428230  1.447301  1.484262  1.483568 
average row locality = 128720/80538 = 1.598252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       532       502       557       565       545       513       487       435       432       432       491       423       467       417       487       422 
dram[1]:       478       501       561       517       500       514       458       498       430       409       436       491       407       444       454       476 
dram[2]:       522       478       560       490       532       575       567       533       471       451       466       498       418       463       477       405 
dram[3]:       501       507       547       532       576       553       468       493       443       521       483       483       508       453       512       474 
dram[4]:       471       500       528       529       568       590       539       493       496       518       535       505       432       449       440       485 
dram[5]:       503       480       517       530       543       529       441       486       524       515       475       456       423       431       468       490 
dram[6]:       466       448       530       562       503       532       485       502       438       468       479       522       424       438       474       478 
dram[7]:       454       527       593       550       519       551       556       556       482       476       539       475       393       434       464       425 
dram[8]:       491       495       588       589       550       638       507       486       456       495       494       497       421       450       491       478 
dram[9]:       478       542       573       521       591       564       506       496       464       460       497       499       427       403       476       491 
dram[10]:       457       520       501       525       580       555       499       484       480       481       466       465       382       429       472       471 
dram[11]:       484       526       532       532       530       536       470       442       449       418       539       506       423       396       449       463 
total dram reads = 94449
bank skew: 638/382 = 1.67
chip skew: 8126/7574 = 1.07
number of total write accesses:
dram[0]:       733       711       729       762       704       662       637       660       653       631       696       608       677       634       686       601 
dram[1]:       709       712       731       703       706       691       683       641       639       630       649       704       667       617       619       637 
dram[2]:       728       722       742       698       703       699       698       699       666       642       674       687       635       657       671       587 
dram[3]:       723       720       762       714       717       698       668       661       620       714       708       661       681       659       639       608 
dram[4]:       713       688       739       707       717       716       664       710       658       650       685       679       676       709       634       638 
dram[5]:       751       701       695       739       701       710       631       655       688       692       692       690       658       654       628       631 
dram[6]:       709       683       729       737       717       729       631       642       640       651       680       703       677       638       647       665 
dram[7]:       702       742       753       725       707       721       691       706       663       647       698       638       611       671       667       658 
dram[8]:       748       762       738       768       713       716       697       667       689       679       653       687       651       661       644       655 
dram[9]:       727       769       738       704       723       687       686       669       656       643       662       669       675       669       621       628 
dram[10]:       704       738       655       704       721       705       684       686       650       616       652       645       662       663       647       667 
dram[11]:       706       737       732       674       702       705       663       658       611       636       684       670       663       622       626       657 
total dram writes = 130759
bank skew: 769/587 = 1.31
chip skew: 11128/10738 = 1.04
average mf latency per bank:
dram[0]:       1108      1156      1154      1018      1166      1141      1193      1177      1113      1151      1029      1237      1065      1173      1003      1202
dram[1]:       1155      1135      1107      1184      1103      1122      1063      1122      1161      1172      1144      1057      1079      1157      1125      1142
dram[2]:       1140      1140      1130      1153      1108      1066       988       967      1040      1198      1064      1060      1151      1116      1062      1209
dram[3]:       1198      1165      1060      1184      1022      1097      1098      1091      1239      1008      1000      1075      1045      1113      1066      1144
dram[4]:       1186      1170      1169      1198      1064      1013      1028      1075      1091      1159      1004      1066      1095      1041      1122      1117
dram[5]:       1194      1274      1167      1095      1105      1110      1212      1110      1061      1012      1026      1080      1150      1115      1146      1133
dram[6]:       1274      1269      1143      1135      1092       989      1126      1144      1109      1155      1059       992      1062      1129      1043      1047
dram[7]:       1255      1198      1077      1198      1077      1048      1048       978      1099      1144      1046      1186      1216      1095      1118      1172
dram[8]:       1154      1176     14458      1005      1081      1075       983      1081      1067      1055      1136      1063      1104      1129      1134      1081
dram[9]:       1191      1152      1021      1096      1103      1113      1031      1059      1140      1151      1069      1035      1097      1123      1161      1122
dram[10]:       1258      1156      1275      1208      1043      1084       999      1032      1149      1196      1104      1107      1174      1112      1100      1085
dram[11]:       1163      1040      1144      1140      1107      1057      1089      1148      1149      1189      1031      1074      1106      1224      1148      1067
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1075      1043      1032      1263      1229      1292      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       785       962      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443       867       800       957       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1072      1023      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1111      1076      1111      1116      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192       850      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1111      1079       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069       920      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137       896      1074      1056      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1161      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1218298 n_act=6676 n_pre=6660 n_ref_event=0 n_req=10524 n_rd=7707 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.05918
n_activity=376397 dram_eff=0.1965
bk0: 532a 1206615i bk1: 502a 1209200i bk2: 557a 1207254i bk3: 565a 1204923i bk4: 545a 1207268i bk5: 513a 1209169i bk6: 487a 1206899i bk7: 435a 1208678i bk8: 432a 1209985i bk9: 432a 1209699i bk10: 491a 1207490i bk11: 423a 1211044i bk12: 467a 1211809i bk13: 417a 1214753i bk14: 487a 1209187i bk15: 422a 1214092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.367161
Row_Buffer_Locality_read = 0.335928
Row_Buffer_Locality_write = 0.452609
Bank_Level_Parallism = 2.418988
Bank_Level_Parallism_Col = 2.403392
Bank_Level_Parallism_Ready = 2.659607
write_to_read_ratio_blp_rw_average = 0.366413
GrpLevelPara = 1.584193 

BW Util details:
bwutil = 0.059179 
total_CMD = 1249843 
util_bw = 73964 
Wasted_Col = 128117 
Wasted_Row = 77954 
Idle = 969808 

BW Util Bottlenecks: 
RCDc_limit = 106785 
RCDWRc_limit = 15952 
WTRc_limit = 25375 
RTWc_limit = 23222 
CCDLc_limit = 12626 
rwq = 0 
CCDLc_limit_alone = 9933 
WTRc_limit_alone = 23808 
RTWc_limit_alone = 22096 

Commands details: 
total_CMD = 1249843 
n_nop = 1218298 
Read = 7707 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 6676 
n_pre = 6660 
n_ref = 0 
n_req = 10524 
total_req = 18491 

Dual Bus Interface Util: 
issued_total_row = 13336 
issued_total_col = 18491 
Row_Bus_Util =  0.010670 
CoL_Bus_Util = 0.014795 
Either_Row_CoL_Bus_Util = 0.025239 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.008940 
queue_avg = 1.027596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1219082 n_act=6353 n_pre=6337 n_ref_event=0 n_req=10372 n_rd=7574 n_rd_L2_A=0 n_write=0 n_wr_bk=10738 bw_util=0.05861
n_activity=366932 dram_eff=0.1996
bk0: 478a 1209038i bk1: 501a 1209844i bk2: 561a 1207423i bk3: 517a 1210336i bk4: 500a 1211045i bk5: 514a 1210517i bk6: 458a 1210441i bk7: 498a 1208904i bk8: 430a 1212543i bk9: 409a 1212969i bk10: 436a 1211832i bk11: 491a 1208406i bk12: 407a 1215045i bk13: 444a 1213268i bk14: 454a 1209968i bk15: 476a 1210197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.389028
Row_Buffer_Locality_read = 0.360180
Row_Buffer_Locality_write = 0.467119
Bank_Level_Parallism = 2.403309
Bank_Level_Parallism_Col = 2.388161
Bank_Level_Parallism_Ready = 2.551197
write_to_read_ratio_blp_rw_average = 0.377045
GrpLevelPara = 1.588116 

BW Util details:
bwutil = 0.058606 
total_CMD = 1249843 
util_bw = 73248 
Wasted_Col = 124194 
Wasted_Row = 74467 
Idle = 977934 

BW Util Bottlenecks: 
RCDc_limit = 101644 
RCDWRc_limit = 15467 
WTRc_limit = 24087 
RTWc_limit = 22898 
CCDLc_limit = 12677 
rwq = 0 
CCDLc_limit_alone = 10103 
WTRc_limit_alone = 22620 
RTWc_limit_alone = 21791 

Commands details: 
total_CMD = 1249843 
n_nop = 1219082 
Read = 7574 
Write = 0 
L2_Alloc = 0 
L2_WB = 10738 
n_act = 6353 
n_pre = 6337 
n_ref = 0 
n_req = 10372 
total_req = 18312 

Dual Bus Interface Util: 
issued_total_row = 12690 
issued_total_col = 18312 
Row_Bus_Util =  0.010153 
CoL_Bus_Util = 0.014651 
Either_Row_CoL_Bus_Util = 0.024612 
Issued_on_Two_Bus_Simul_Util = 0.000193 
issued_two_Eff = 0.007835 
queue_avg = 1.053147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217727 n_act=6784 n_pre=6768 n_ref_event=0 n_req=10752 n_rd=7906 n_rd_L2_A=0 n_write=0 n_wr_bk=10908 bw_util=0.06021
n_activity=387012 dram_eff=0.1945
bk0: 522a 1205514i bk1: 478a 1209053i bk2: 560a 1207179i bk3: 490a 1209445i bk4: 532a 1208159i bk5: 575a 1208179i bk6: 567a 1204280i bk7: 533a 1207073i bk8: 471a 1210724i bk9: 451a 1212643i bk10: 466a 1211552i bk11: 498a 1209696i bk12: 418a 1213451i bk13: 463a 1211471i bk14: 477a 1209682i bk15: 405a 1213051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.370536
Row_Buffer_Locality_read = 0.338351
Row_Buffer_Locality_write = 0.459944
Bank_Level_Parallism = 2.348681
Bank_Level_Parallism_Col = 2.319766
Bank_Level_Parallism_Ready = 2.558342
write_to_read_ratio_blp_rw_average = 0.361295
GrpLevelPara = 1.560426 

BW Util details:
bwutil = 0.060212 
total_CMD = 1249843 
util_bw = 75256 
Wasted_Col = 132355 
Wasted_Row = 79608 
Idle = 962624 

BW Util Bottlenecks: 
RCDc_limit = 109948 
RCDWRc_limit = 15966 
WTRc_limit = 26209 
RTWc_limit = 23330 
CCDLc_limit = 13112 
rwq = 0 
CCDLc_limit_alone = 10320 
WTRc_limit_alone = 24558 
RTWc_limit_alone = 22189 

Commands details: 
total_CMD = 1249843 
n_nop = 1217727 
Read = 7906 
Write = 0 
L2_Alloc = 0 
L2_WB = 10908 
n_act = 6784 
n_pre = 6768 
n_ref = 0 
n_req = 10752 
total_req = 18814 

Dual Bus Interface Util: 
issued_total_row = 13552 
issued_total_col = 18814 
Row_Bus_Util =  0.010843 
CoL_Bus_Util = 0.015053 
Either_Row_CoL_Bus_Util = 0.025696 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.007784 
queue_avg = 1.044503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0445
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217353 n_act=6892 n_pre=6876 n_ref_event=0 n_req=10933 n_rd=8054 n_rd_L2_A=0 n_write=0 n_wr_bk=10953 bw_util=0.06083
n_activity=381983 dram_eff=0.199
bk0: 501a 1207861i bk1: 507a 1210154i bk2: 547a 1209018i bk3: 532a 1209314i bk4: 576a 1208657i bk5: 553a 1209010i bk6: 468a 1207867i bk7: 493a 1206368i bk8: 443a 1212983i bk9: 521a 1208476i bk10: 483a 1209015i bk11: 483a 1210519i bk12: 508a 1207583i bk13: 453a 1209255i bk14: 512a 1207464i bk15: 474a 1210906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.371078
Row_Buffer_Locality_read = 0.339955
Row_Buffer_Locality_write = 0.458145
Bank_Level_Parallism = 2.395278
Bank_Level_Parallism_Col = 2.324381
Bank_Level_Parallism_Ready = 2.510982
write_to_read_ratio_blp_rw_average = 0.360172
GrpLevelPara = 1.586161 

BW Util details:
bwutil = 0.060830 
total_CMD = 1249843 
util_bw = 76028 
Wasted_Col = 130996 
Wasted_Row = 77365 
Idle = 965454 

BW Util Bottlenecks: 
RCDc_limit = 110296 
RCDWRc_limit = 16074 
WTRc_limit = 26798 
RTWc_limit = 23259 
CCDLc_limit = 13161 
rwq = 0 
CCDLc_limit_alone = 10332 
WTRc_limit_alone = 25023 
RTWc_limit_alone = 22205 

Commands details: 
total_CMD = 1249843 
n_nop = 1217353 
Read = 8054 
Write = 0 
L2_Alloc = 0 
L2_WB = 10953 
n_act = 6892 
n_pre = 6876 
n_ref = 0 
n_req = 10933 
total_req = 19007 

Dual Bus Interface Util: 
issued_total_row = 13768 
issued_total_col = 19007 
Row_Bus_Util =  0.011016 
CoL_Bus_Util = 0.015208 
Either_Row_CoL_Bus_Util = 0.025995 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.008772 
queue_avg = 1.025236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217413 n_act=6834 n_pre=6818 n_ref_event=0 n_req=10946 n_rd=8078 n_rd_L2_A=0 n_write=0 n_wr_bk=10983 bw_util=0.061
n_activity=382267 dram_eff=0.1995
bk0: 471a 1210511i bk1: 500a 1208409i bk2: 528a 1208180i bk3: 529a 1209175i bk4: 568a 1207173i bk5: 590a 1206825i bk6: 539a 1206430i bk7: 493a 1207822i bk8: 496a 1208230i bk9: 518a 1207656i bk10: 535a 1207196i bk11: 505a 1208284i bk12: 432a 1211930i bk13: 449a 1208805i bk14: 440a 1212010i bk15: 485a 1209912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.377124
Row_Buffer_Locality_read = 0.350210
Row_Buffer_Locality_write = 0.452929
Bank_Level_Parallism = 2.422591
Bank_Level_Parallism_Col = 2.376612
Bank_Level_Parallism_Ready = 2.552020
write_to_read_ratio_blp_rw_average = 0.365360
GrpLevelPara = 1.585029 

BW Util details:
bwutil = 0.061003 
total_CMD = 1249843 
util_bw = 76244 
Wasted_Col = 130541 
Wasted_Row = 77147 
Idle = 965911 

BW Util Bottlenecks: 
RCDc_limit = 108881 
RCDWRc_limit = 16126 
WTRc_limit = 25660 
RTWc_limit = 24931 
CCDLc_limit = 13037 
rwq = 0 
CCDLc_limit_alone = 10225 
WTRc_limit_alone = 24136 
RTWc_limit_alone = 23643 

Commands details: 
total_CMD = 1249843 
n_nop = 1217413 
Read = 8078 
Write = 0 
L2_Alloc = 0 
L2_WB = 10983 
n_act = 6834 
n_pre = 6818 
n_ref = 0 
n_req = 10946 
total_req = 19061 

Dual Bus Interface Util: 
issued_total_row = 13652 
issued_total_col = 19061 
Row_Bus_Util =  0.010923 
CoL_Bus_Util = 0.015251 
Either_Row_CoL_Bus_Util = 0.025947 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.008726 
queue_avg = 1.056025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217915 n_act=6741 n_pre=6725 n_ref_event=0 n_req=10682 n_rd=7811 n_rd_L2_A=0 n_write=0 n_wr_bk=10916 bw_util=0.05993
n_activity=377735 dram_eff=0.1983
bk0: 503a 1209125i bk1: 480a 1211381i bk2: 517a 1209053i bk3: 530a 1206268i bk4: 543a 1207194i bk5: 529a 1207014i bk6: 441a 1209915i bk7: 486a 1206714i bk8: 524a 1207482i bk9: 515a 1207490i bk10: 475a 1210114i bk11: 456a 1211148i bk12: 423a 1215377i bk13: 431a 1213965i bk14: 468a 1211136i bk15: 490a 1210075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.370436
Row_Buffer_Locality_read = 0.336961
Row_Buffer_Locality_write = 0.461512
Bank_Level_Parallism = 2.394931
Bank_Level_Parallism_Col = 2.347028
Bank_Level_Parallism_Ready = 2.525350
write_to_read_ratio_blp_rw_average = 0.363463
GrpLevelPara = 1.589236 

BW Util details:
bwutil = 0.059934 
total_CMD = 1249843 
util_bw = 74908 
Wasted_Col = 128911 
Wasted_Row = 76807 
Idle = 969217 

BW Util Bottlenecks: 
RCDc_limit = 107850 
RCDWRc_limit = 16079 
WTRc_limit = 26491 
RTWc_limit = 22610 
CCDLc_limit = 12507 
rwq = 0 
CCDLc_limit_alone = 9982 
WTRc_limit_alone = 25035 
RTWc_limit_alone = 21541 

Commands details: 
total_CMD = 1249843 
n_nop = 1217915 
Read = 7811 
Write = 0 
L2_Alloc = 0 
L2_WB = 10916 
n_act = 6741 
n_pre = 6725 
n_ref = 0 
n_req = 10682 
total_req = 18727 

Dual Bus Interface Util: 
issued_total_row = 13466 
issued_total_col = 18727 
Row_Bus_Util =  0.010774 
CoL_Bus_Util = 0.014983 
Either_Row_CoL_Bus_Util = 0.025546 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.008300 
queue_avg = 1.012078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1218156 n_act=6662 n_pre=6646 n_ref_event=0 n_req=10603 n_rd=7749 n_rd_L2_A=0 n_write=0 n_wr_bk=10878 bw_util=0.05961
n_activity=377270 dram_eff=0.1975
bk0: 466a 1212101i bk1: 448a 1212700i bk2: 530a 1210427i bk3: 562a 1207135i bk4: 503a 1209502i bk5: 532a 1207907i bk6: 485a 1206423i bk7: 502a 1207585i bk8: 438a 1210854i bk9: 468a 1210996i bk10: 479a 1211298i bk11: 522a 1206406i bk12: 424a 1214215i bk13: 438a 1210988i bk14: 474a 1211964i bk15: 478a 1209485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.373196
Row_Buffer_Locality_read = 0.340560
Row_Buffer_Locality_write = 0.461808
Bank_Level_Parallism = 2.374515
Bank_Level_Parallism_Col = 2.339237
Bank_Level_Parallism_Ready = 2.550515
write_to_read_ratio_blp_rw_average = 0.368798
GrpLevelPara = 1.572668 

BW Util details:
bwutil = 0.059614 
total_CMD = 1249843 
util_bw = 74508 
Wasted_Col = 128876 
Wasted_Row = 76891 
Idle = 969568 

BW Util Bottlenecks: 
RCDc_limit = 107096 
RCDWRc_limit = 16118 
WTRc_limit = 25110 
RTWc_limit = 23096 
CCDLc_limit = 12676 
rwq = 0 
CCDLc_limit_alone = 9859 
WTRc_limit_alone = 23407 
RTWc_limit_alone = 21982 

Commands details: 
total_CMD = 1249843 
n_nop = 1218156 
Read = 7749 
Write = 0 
L2_Alloc = 0 
L2_WB = 10878 
n_act = 6662 
n_pre = 6646 
n_ref = 0 
n_req = 10603 
total_req = 18627 

Dual Bus Interface Util: 
issued_total_row = 13308 
issued_total_col = 18627 
Row_Bus_Util =  0.010648 
CoL_Bus_Util = 0.014903 
Either_Row_CoL_Bus_Util = 0.025353 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.007827 
queue_avg = 1.017932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217606 n_act=6766 n_pre=6750 n_ref_event=0 n_req=10901 n_rd=7994 n_rd_L2_A=0 n_write=0 n_wr_bk=11000 bw_util=0.06079
n_activity=382645 dram_eff=0.1986
bk0: 454a 1212615i bk1: 527a 1207971i bk2: 593a 1204897i bk3: 550a 1205317i bk4: 519a 1206806i bk5: 551a 1206005i bk6: 556a 1204027i bk7: 556a 1202777i bk8: 482a 1209998i bk9: 476a 1210898i bk10: 539a 1207698i bk11: 475a 1209221i bk12: 393a 1215193i bk13: 434a 1212968i bk14: 464a 1212911i bk15: 425a 1213092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.380791
Row_Buffer_Locality_read = 0.352389
Row_Buffer_Locality_write = 0.458892
Bank_Level_Parallism = 2.399665
Bank_Level_Parallism_Col = 2.367871
Bank_Level_Parallism_Ready = 2.546250
write_to_read_ratio_blp_rw_average = 0.366163
GrpLevelPara = 1.591603 

BW Util details:
bwutil = 0.060788 
total_CMD = 1249843 
util_bw = 75976 
Wasted_Col = 129757 
Wasted_Row = 79214 
Idle = 964896 

BW Util Bottlenecks: 
RCDc_limit = 107847 
RCDWRc_limit = 16181 
WTRc_limit = 26693 
RTWc_limit = 23667 
CCDLc_limit = 12634 
rwq = 0 
CCDLc_limit_alone = 9984 
WTRc_limit_alone = 25064 
RTWc_limit_alone = 22646 

Commands details: 
total_CMD = 1249843 
n_nop = 1217606 
Read = 7994 
Write = 0 
L2_Alloc = 0 
L2_WB = 11000 
n_act = 6766 
n_pre = 6750 
n_ref = 0 
n_req = 10901 
total_req = 18994 

Dual Bus Interface Util: 
issued_total_row = 13516 
issued_total_col = 18994 
Row_Bus_Util =  0.010814 
CoL_Bus_Util = 0.015197 
Either_Row_CoL_Bus_Util = 0.025793 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.008469 
queue_avg = 1.049074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04907
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1216883 n_act=6994 n_pre=6978 n_ref_event=0 n_req=11054 n_rd=8126 n_rd_L2_A=0 n_write=0 n_wr_bk=11128 bw_util=0.06162
n_activity=391514 dram_eff=0.1967
bk0: 491a 1207742i bk1: 495a 1208664i bk2: 588a 1204528i bk3: 589a 1204422i bk4: 550a 1207711i bk5: 638a 1204261i bk6: 507a 1205740i bk7: 486a 1208077i bk8: 456a 1210475i bk9: 495a 1209981i bk10: 494a 1209425i bk11: 497a 1208659i bk12: 421a 1214053i bk13: 450a 1210640i bk14: 491a 1211664i bk15: 478a 1211713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.368735
Row_Buffer_Locality_read = 0.340881
Row_Buffer_Locality_write = 0.446038
Bank_Level_Parallism = 2.351721
Bank_Level_Parallism_Col = 2.306605
Bank_Level_Parallism_Ready = 2.478105
write_to_read_ratio_blp_rw_average = 0.362573
GrpLevelPara = 1.577792 

BW Util details:
bwutil = 0.061621 
total_CMD = 1249843 
util_bw = 77016 
Wasted_Col = 135098 
Wasted_Row = 80450 
Idle = 957279 

BW Util Bottlenecks: 
RCDc_limit = 112242 
RCDWRc_limit = 17040 
WTRc_limit = 27475 
RTWc_limit = 24221 
CCDLc_limit = 13050 
rwq = 0 
CCDLc_limit_alone = 10308 
WTRc_limit_alone = 25849 
RTWc_limit_alone = 23105 

Commands details: 
total_CMD = 1249843 
n_nop = 1216883 
Read = 8126 
Write = 0 
L2_Alloc = 0 
L2_WB = 11128 
n_act = 6994 
n_pre = 6978 
n_ref = 0 
n_req = 11054 
total_req = 19254 

Dual Bus Interface Util: 
issued_total_row = 13972 
issued_total_col = 19254 
Row_Bus_Util =  0.011179 
CoL_Bus_Util = 0.015405 
Either_Row_CoL_Bus_Util = 0.026371 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.008070 
queue_avg = 1.019532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01953
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1217649 n_act=6778 n_pre=6762 n_ref_event=0 n_req=10857 n_rd=7988 n_rd_L2_A=0 n_write=0 n_wr_bk=10926 bw_util=0.06053
n_activity=380877 dram_eff=0.1986
bk0: 478a 1210585i bk1: 542a 1206102i bk2: 573a 1204635i bk3: 521a 1207250i bk4: 591a 1204454i bk5: 564a 1206934i bk6: 506a 1206762i bk7: 496a 1205649i bk8: 464a 1208530i bk9: 460a 1208975i bk10: 497a 1208910i bk11: 499a 1210448i bk12: 427a 1211257i bk13: 403a 1216462i bk14: 476a 1211490i bk15: 491a 1209929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.377176
Row_Buffer_Locality_read = 0.346770
Row_Buffer_Locality_write = 0.461833
Bank_Level_Parallism = 2.430915
Bank_Level_Parallism_Col = 2.399346
Bank_Level_Parallism_Ready = 2.524506
write_to_read_ratio_blp_rw_average = 0.359371
GrpLevelPara = 1.599112 

BW Util details:
bwutil = 0.060532 
total_CMD = 1249843 
util_bw = 75656 
Wasted_Col = 129470 
Wasted_Row = 77735 
Idle = 966982 

BW Util Bottlenecks: 
RCDc_limit = 108613 
RCDWRc_limit = 15930 
WTRc_limit = 26445 
RTWc_limit = 23300 
CCDLc_limit = 13001 
rwq = 0 
CCDLc_limit_alone = 10064 
WTRc_limit_alone = 24662 
RTWc_limit_alone = 22146 

Commands details: 
total_CMD = 1249843 
n_nop = 1217649 
Read = 7988 
Write = 0 
L2_Alloc = 0 
L2_WB = 10926 
n_act = 6778 
n_pre = 6762 
n_ref = 0 
n_req = 10857 
total_req = 18914 

Dual Bus Interface Util: 
issued_total_row = 13540 
issued_total_col = 18914 
Row_Bus_Util =  0.010833 
CoL_Bus_Util = 0.015133 
Either_Row_CoL_Bus_Util = 0.025758 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.008076 
queue_avg = 1.086016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08602
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1218334 n_act=6599 n_pre=6583 n_ref_event=0 n_req=10590 n_rd=7767 n_rd_L2_A=0 n_write=0 n_wr_bk=10799 bw_util=0.05942
n_activity=378089 dram_eff=0.1964
bk0: 457a 1211922i bk1: 520a 1207917i bk2: 501a 1212036i bk3: 525a 1209593i bk4: 580a 1206521i bk5: 555a 1206394i bk6: 499a 1207927i bk7: 484a 1206951i bk8: 480a 1210743i bk9: 481a 1210088i bk10: 466a 1211103i bk11: 465a 1212245i bk12: 382a 1215904i bk13: 429a 1213524i bk14: 472a 1212912i bk15: 471a 1212277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.378376
Row_Buffer_Locality_read = 0.348140
Row_Buffer_Locality_write = 0.461566
Bank_Level_Parallism = 2.341245
Bank_Level_Parallism_Col = 2.319659
Bank_Level_Parallism_Ready = 2.508122
write_to_read_ratio_blp_rw_average = 0.366938
GrpLevelPara = 1.572173 

BW Util details:
bwutil = 0.059419 
total_CMD = 1249843 
util_bw = 74264 
Wasted_Col = 128618 
Wasted_Row = 77696 
Idle = 969265 

BW Util Bottlenecks: 
RCDc_limit = 106691 
RCDWRc_limit = 15777 
WTRc_limit = 23590 
RTWc_limit = 22524 
CCDLc_limit = 12551 
rwq = 0 
CCDLc_limit_alone = 10103 
WTRc_limit_alone = 22198 
RTWc_limit_alone = 21468 

Commands details: 
total_CMD = 1249843 
n_nop = 1218334 
Read = 7767 
Write = 0 
L2_Alloc = 0 
L2_WB = 10799 
n_act = 6599 
n_pre = 6583 
n_ref = 0 
n_req = 10590 
total_req = 18566 

Dual Bus Interface Util: 
issued_total_row = 13182 
issued_total_col = 18566 
Row_Bus_Util =  0.010547 
CoL_Bus_Util = 0.014855 
Either_Row_CoL_Bus_Util = 0.025210 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.007585 
queue_avg = 1.032259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03226
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1249843 n_nop=1218381 n_act=6651 n_pre=6635 n_ref_event=0 n_req=10506 n_rd=7695 n_rd_L2_A=0 n_write=0 n_wr_bk=10746 bw_util=0.05902
n_activity=376232 dram_eff=0.1961
bk0: 484a 1209694i bk1: 526a 1205879i bk2: 532a 1207853i bk3: 532a 1206783i bk4: 530a 1207130i bk5: 536a 1208804i bk6: 470a 1210472i bk7: 442a 1211298i bk8: 449a 1212375i bk9: 418a 1212077i bk10: 539a 1208000i bk11: 506a 1209546i bk12: 423a 1212483i bk13: 396a 1214855i bk14: 449a 1210895i bk15: 463a 1211146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.368456
Row_Buffer_Locality_read = 0.336062
Row_Buffer_Locality_write = 0.457133
Bank_Level_Parallism = 2.379424
Bank_Level_Parallism_Col = 2.355052
Bank_Level_Parallism_Ready = 2.522603
write_to_read_ratio_blp_rw_average = 0.361783
GrpLevelPara = 1.583298 

BW Util details:
bwutil = 0.059019 
total_CMD = 1249843 
util_bw = 73764 
Wasted_Col = 127794 
Wasted_Row = 78201 
Idle = 970084 

BW Util Bottlenecks: 
RCDc_limit = 107172 
RCDWRc_limit = 15682 
WTRc_limit = 24702 
RTWc_limit = 21962 
CCDLc_limit = 12591 
rwq = 0 
CCDLc_limit_alone = 10031 
WTRc_limit_alone = 23164 
RTWc_limit_alone = 20940 

Commands details: 
total_CMD = 1249843 
n_nop = 1218381 
Read = 7695 
Write = 0 
L2_Alloc = 0 
L2_WB = 10746 
n_act = 6651 
n_pre = 6635 
n_ref = 0 
n_req = 10506 
total_req = 18441 

Dual Bus Interface Util: 
issued_total_row = 13286 
issued_total_col = 18441 
Row_Bus_Util =  0.010630 
CoL_Bus_Util = 0.014755 
Either_Row_CoL_Bus_Util = 0.025173 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.008423 
queue_avg = 1.029905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35236, Miss = 10230, Miss_rate = 0.290, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 34871, Miss = 9941, Miss_rate = 0.285, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 34392, Miss = 9956, Miss_rate = 0.289, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 34687, Miss = 10082, Miss_rate = 0.291, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[4]: Access = 34222, Miss = 10245, Miss_rate = 0.299, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 34315, Miss = 10125, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 34906, Miss = 10270, Miss_rate = 0.294, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 34337, Miss = 10248, Miss_rate = 0.298, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 34517, Miss = 10241, Miss_rate = 0.297, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 35190, Miss = 10301, Miss_rate = 0.293, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 34926, Miss = 10126, Miss_rate = 0.290, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 34696, Miss = 10149, Miss_rate = 0.293, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 34668, Miss = 10031, Miss_rate = 0.289, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[13]: Access = 35071, Miss = 10182, Miss_rate = 0.290, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[14]: Access = 34456, Miss = 10232, Miss_rate = 0.297, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[15]: Access = 34968, Miss = 10226, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[16]: Access = 110156, Miss = 10226, Miss_rate = 0.093, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 35035, Miss = 10356, Miss_rate = 0.296, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 34329, Miss = 10240, Miss_rate = 0.298, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 35062, Miss = 10204, Miss_rate = 0.291, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 34837, Miss = 10065, Miss_rate = 0.289, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 34796, Miss = 10158, Miss_rate = 0.292, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 34133, Miss = 10104, Miss_rate = 0.296, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 34452, Miss = 10047, Miss_rate = 0.292, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 908258
L2_total_cache_misses = 243985
L2_total_cache_miss_rate = 0.2686
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 496059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 289
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 590797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317461
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=908258
icnt_total_pkts_simt_to_mem=908258
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 908258
Req_Network_cycles = 487375
Req_Network_injected_packets_per_cycle =       1.8636 
Req_Network_conflicts_per_cycle =       0.6441
Req_Network_conflicts_per_cycle_util =       1.3024
Req_Bank_Level_Parallism =       3.7683
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8193
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.2347

Reply_Network_injected_packets_num = 908258
Reply_Network_cycles = 487375
Reply_Network_injected_packets_per_cycle =        1.8636
Reply_Network_conflicts_per_cycle =        0.6881
Reply_Network_conflicts_per_cycle_util =       1.3801
Reply_Bank_Level_Parallism =       3.7375
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5402
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0621
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 17 sec (437 sec)
gpgpu_simulation_rate = 120775 (inst/sec)
gpgpu_simulation_rate = 1115 (cycle/sec)
gpgpu_silicon_slowdown = 1224215x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 217375
gpu_sim_insn = 15304259
gpu_ipc =      70.4049
gpu_tot_sim_cycle = 704750
gpu_tot_sim_insn = 68082973
gpu_tot_ipc =      96.6059
gpu_tot_issued_cta = 21033
gpu_occupancy = 67.4768% 
gpu_tot_occupancy = 53.0841% 
max_total_param_size = 0
gpu_stall_dramfull = 58495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3149
partiton_level_parallism_total  =       2.6197
partiton_level_parallism_util =       4.5620
partiton_level_parallism_util_total  =       4.1265
L2_BW  =     188.4744 GB/Sec
L2_BW_total  =     114.4268 GB/Sec
gpu_total_sim_rate=89465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108496, Miss = 38028, Miss_rate = 0.351, Pending_hits = 1269, Reservation_fails = 7056
	L1D_cache_core[1]: Access = 100758, Miss = 37984, Miss_rate = 0.377, Pending_hits = 1283, Reservation_fails = 7753
	L1D_cache_core[2]: Access = 100390, Miss = 37233, Miss_rate = 0.371, Pending_hits = 1298, Reservation_fails = 8604
	L1D_cache_core[3]: Access = 99497, Miss = 37176, Miss_rate = 0.374, Pending_hits = 1292, Reservation_fails = 7970
	L1D_cache_core[4]: Access = 103827, Miss = 39003, Miss_rate = 0.376, Pending_hits = 1315, Reservation_fails = 7721
	L1D_cache_core[5]: Access = 103522, Miss = 37406, Miss_rate = 0.361, Pending_hits = 1258, Reservation_fails = 8860
	L1D_cache_core[6]: Access = 96199, Miss = 36467, Miss_rate = 0.379, Pending_hits = 1326, Reservation_fails = 8781
	L1D_cache_core[7]: Access = 100878, Miss = 37920, Miss_rate = 0.376, Pending_hits = 1328, Reservation_fails = 8072
	L1D_cache_core[8]: Access = 101076, Miss = 37386, Miss_rate = 0.370, Pending_hits = 1213, Reservation_fails = 7480
	L1D_cache_core[9]: Access = 100446, Miss = 36443, Miss_rate = 0.363, Pending_hits = 1220, Reservation_fails = 8150
	L1D_cache_core[10]: Access = 93881, Miss = 35948, Miss_rate = 0.383, Pending_hits = 1237, Reservation_fails = 7779
	L1D_cache_core[11]: Access = 98037, Miss = 36445, Miss_rate = 0.372, Pending_hits = 1276, Reservation_fails = 7583
	L1D_cache_core[12]: Access = 97594, Miss = 37153, Miss_rate = 0.381, Pending_hits = 1251, Reservation_fails = 8062
	L1D_cache_core[13]: Access = 102572, Miss = 37671, Miss_rate = 0.367, Pending_hits = 1295, Reservation_fails = 7371
	L1D_cache_core[14]: Access = 105446, Miss = 37581, Miss_rate = 0.356, Pending_hits = 1259, Reservation_fails = 7637
	L1D_cache_core[15]: Access = 103002, Miss = 37017, Miss_rate = 0.359, Pending_hits = 1271, Reservation_fails = 7333
	L1D_cache_core[16]: Access = 99701, Miss = 37196, Miss_rate = 0.373, Pending_hits = 1305, Reservation_fails = 7316
	L1D_cache_core[17]: Access = 98067, Miss = 36828, Miss_rate = 0.376, Pending_hits = 1249, Reservation_fails = 7990
	L1D_cache_core[18]: Access = 100096, Miss = 37196, Miss_rate = 0.372, Pending_hits = 1246, Reservation_fails = 8593
	L1D_cache_core[19]: Access = 99780, Miss = 36131, Miss_rate = 0.362, Pending_hits = 1254, Reservation_fails = 7924
	L1D_cache_core[20]: Access = 95977, Miss = 35915, Miss_rate = 0.374, Pending_hits = 1259, Reservation_fails = 7534
	L1D_cache_core[21]: Access = 97825, Miss = 37449, Miss_rate = 0.383, Pending_hits = 1297, Reservation_fails = 7642
	L1D_cache_core[22]: Access = 97397, Miss = 36366, Miss_rate = 0.373, Pending_hits = 1300, Reservation_fails = 7891
	L1D_cache_core[23]: Access = 103072, Miss = 37167, Miss_rate = 0.361, Pending_hits = 1333, Reservation_fails = 6751
	L1D_cache_core[24]: Access = 96572, Miss = 36083, Miss_rate = 0.374, Pending_hits = 1260, Reservation_fails = 7174
	L1D_cache_core[25]: Access = 106743, Miss = 37827, Miss_rate = 0.354, Pending_hits = 1315, Reservation_fails = 7183
	L1D_cache_core[26]: Access = 98161, Miss = 37177, Miss_rate = 0.379, Pending_hits = 1291, Reservation_fails = 7508
	L1D_cache_core[27]: Access = 97776, Miss = 37072, Miss_rate = 0.379, Pending_hits = 1257, Reservation_fails = 7720
	L1D_cache_core[28]: Access = 98948, Miss = 36071, Miss_rate = 0.365, Pending_hits = 1274, Reservation_fails = 7613
	L1D_cache_core[29]: Access = 101372, Miss = 37901, Miss_rate = 0.374, Pending_hits = 1335, Reservation_fails = 7549
	L1D_total_cache_accesses = 3007108
	L1D_total_cache_misses = 1113240
	L1D_total_cache_miss_rate = 0.3702
	L1D_total_cache_pending_hits = 38366
	L1D_total_cache_reservation_fails = 232600
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1481636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 577239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 106091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 386337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38366
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 373866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2483578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523530

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 106091
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 21033, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5548, 8468, 5598, 11769, 4847, 6916, 8239, 10446, 7860, 5810, 8179, 6611, 7475, 7865, 6707, 7056, 6939, 8640, 7297, 8342, 8751, 8280, 4622, 6225, 7611, 6472, 8437, 6709, 6227, 8000, 6352, 5736, 
gpgpu_n_tot_thrd_icount = 223410400
gpgpu_n_tot_w_icount = 6981575
gpgpu_n_stall_shd_mem = 563883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1322677
gpgpu_n_mem_write_global = 523530
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5047325
gpgpu_n_store_insn = 1623760
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18845568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 413747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1500832	W0_Idle:7916724	W0_Scoreboard:45333273	W1:2703248	W2:929958	W3:458132	W4:272157	W5:183086	W6:137893	W7:103384	W8:80567	W9:61419	W10:49334	W11:38488	W12:31663	W13:22548	W14:18758	W15:13475	W16:10312	W17:8020	W18:6565	W19:5060	W20:4216	W21:4030	W22:1793	W23:2833	W24:1209	W25:1508	W26:1003	W27:1369	W28:692	W29:1532	W30:1262	W31:302	W32:1825759
single_issue_nums: WS0:1745919	WS1:1739879	WS2:1749504	WS3:1746273	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7708608 {8:963576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20941200 {40:523530,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14364040 {40:359101,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38543040 {40:963576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4188240 {8:523530,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14364040 {40:359101,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 283 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 5 
mrq_lat_table:292580 	4231 	6486 	12067 	35566 	13623 	8528 	8212 	7179 	3577 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1216838 	569649 	41700 	18020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	300427 	17277 	6614 	7526 	1254616 	131270 	88027 	24595 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1559327 	139252 	52984 	37386 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	931 	374 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        63        64        46        51        18        16        18        20        19        21        38        31 
dram[1]:        31        31        55        54        80        64        47        50        27        31        16        19        16        16        28        27 
dram[2]:        21        17        55        55        80        80        44        47        20        16        21        16        22        17        18        18 
dram[3]:        36        36        55        58        80        60        41        44        16        21        20        16        18        20        30        20 
dram[4]:        36        24        59        54        54        64        36        44        19        23        16        17        17        16        30        23 
dram[5]:        35        30        59        53        51        80        47        47        24        20        19        19        16        21        25        25 
dram[6]:        30        25        57        53        48        64        52        44        16        22        17        22        19        17        35        29 
dram[7]:        45        50        58        60        46        44        50        46        21        23        21        23        22        27        28        26 
dram[8]:        35        30        56        57        60        33        36        45        18        35        21        18        17        22        34        22 
dram[9]:        40        40        55        55        80        80        46        37        35        34        16        23        17        20        28        31 
dram[10]:        30        25        54        50        61        79        45        47        24        22        16        18        20        16        23        20 
dram[11]:        50        50        50        54        80        60        48        43        21        29        17        16        30        22        33        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.503254  1.540984  1.622537  1.593258  1.623987  1.637255  1.613821  1.587662  1.526632  1.475204  1.517217  1.526559  1.466951  1.509652  1.540984  1.527120 
dram[1]:  1.519034  1.553585  1.552593  1.585441  1.655618  1.698049  1.632305  1.634647  1.583792  1.557753  1.541731  1.537258  1.501115  1.479740  1.550310  1.529101 
dram[2]:  1.485533  1.462069  1.588924  1.602999  1.703797  1.645800  1.580371  1.616535  1.504811  1.499237  1.499645  1.496847  1.518270  1.505415  1.494792  1.469853 
dram[3]:  1.518651  1.503881  1.595599  1.587241  1.686144  1.645933  1.587163  1.640920  1.584577  1.499268  1.507570  1.447924  1.447945  1.477745  1.535903  1.545385 
dram[4]:  1.500000  1.514412  1.664809  1.715126  1.637820  1.725820  1.596323  1.646604  1.582470  1.654591  1.481074  1.506522  1.518154  1.488423  1.550423  1.514784 
dram[5]:  1.518028  1.553614  1.665041  1.616747  1.689132  1.660454  1.651361  1.580446  1.545124  1.498899  1.498941  1.532939  1.512783  1.516081  1.478614  1.566112 
dram[6]:  1.546072  1.498532  1.625501  1.653344  1.657303  1.577296  1.572312  1.638158  1.518605  1.551963  1.471108  1.512346  1.492451  1.518489  1.500725  1.528648 
dram[7]:  1.522777  1.541271  1.611952  1.598032  1.606977  1.638365  1.565649  1.640784  1.511559  1.483444  1.512295  1.499283  1.559348  1.496372  1.509776  1.506767 
dram[8]:  1.496454  1.545455  1.620716  1.645412  1.666391  1.656800  1.596477  1.581699  1.529052  1.555898  1.485734  1.500721  1.504707  1.521148  1.518328  1.504876 
dram[9]:  1.588325  1.515040  1.619442  1.610484  1.645799  1.665835  1.615321  1.583806  1.497394  1.515152  1.466523  1.486219  1.484654  1.606159  1.496403  1.508525 
dram[10]:  1.517162  1.527838  1.665549  1.596774  1.667466  1.665068  1.622656  1.581112  1.525229  1.535094  1.493061  1.510838  1.509188  1.502841  1.505891  1.523602 
dram[11]:  1.528846  1.515449  1.598173  1.607875  1.640784  1.682043  1.651361  1.612013  1.510671  1.500725  1.441080  1.508646  1.520369  1.498854  1.552877  1.463842 
average row locality = 392615/252534 = 1.554702
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1734      1724      1712      1771      1664      1674      1674      1638      1700      1669      1767      1662      1706      1628      1732      1686 
dram[1]:      1726      1740      1727      1726      1704      1683      1700      1670      1693      1659      1669      1708      1677      1717      1689      1692 
dram[2]:      1760      1764      1693      1682      1699      1734      1715      1720      1706      1650      1758      1785      1707      1756      1680      1674 
dram[3]:      1756      1778      1738      1707      1686      1722      1680      1668      1608      1705      1751      1771      1768      1661      1704      1702 
dram[4]:      1616      1708      1744      1707      1716      1717      1675      1601      1668      1658      1796      1752      1665      1712      1684      1670 
dram[5]:      1697      1620      1707      1655      1682      1707      1639      1717      1796      1719      1774      1723      1736      1687      1670      1666 
dram[6]:      1697      1691      1678      1689      1724      1764      1713      1679      1643      1688      1805      1836      1717      1605      1737      1678 
dram[7]:      1741      1750      1771      1751      1726      1741      1729      1758      1696      1684      1846      1739      1692      1715      1729      1685 
dram[8]:      1751      1698      1780      1764      1688      1735      1673      1617      1669      1703      1801      1736      1730      1680      1730      1687 
dram[9]:      1742      1717      1786      1659      1671      1678      1634      1632      1699      1681      1706      1751      1730      1650      1740      1711 
dram[10]:      1651      1747      1660      1726      1752      1755      1737      1739      1685      1714      1694      1740      1640      1769      1700      1755 
dram[11]:      1720      1797      1737      1644      1751      1718      1634      1651      1664      1740      1814      1745      1664      1641      1685      1667 
total dram reads = 327955
bank skew: 1846/1601 = 1.15
chip skew: 27753/27089 = 1.02
number of total write accesses:
dram[0]:      1182      1158      1158      1203      1130      1096      1045      1065      1142      1103      1150      1100      1177      1072      1111      1075 
dram[1]:      1159      1201      1177      1136      1147      1085      1082      1087      1098      1052      1111      1136      1139      1098      1073      1098 
dram[2]:      1190      1180      1145      1165      1087      1121      1103      1128      1105      1076      1187      1168      1094      1102      1101      1087 
dram[3]:      1208      1191      1240      1161      1114      1141      1100      1118      1045      1144      1125      1154      1141      1093      1089      1082 
dram[4]:      1169      1165      1152      1136      1109      1143      1107      1084      1104      1053      1172      1106      1098      1125      1112      1080 
dram[5]:      1195      1138      1142      1171      1094      1151      1049      1120      1129      1093      1168      1132      1099      1130      1110      1039 
dram[6]:      1163      1170      1192      1136      1124      1177      1090      1072      1089      1115      1163      1218      1174      1085      1117      1118 
dram[7]:      1194      1200      1192      1171      1129      1129      1111      1123      1113      1117      1215      1170      1095      1128      1159      1079 
dram[8]:      1218      1195      1182      1198      1082      1130      1094      1088      1112      1094      1132      1127      1132      1095      1139      1094 
dram[9]:      1183      1169      1215      1114      1095      1095      1091      1090      1073      1072      1106      1152      1144      1102      1120      1085 
dram[10]:      1151      1199      1086      1175      1138      1112      1137      1137      1090      1066      1166      1146      1088      1170      1139      1146 
dram[11]:      1183      1240      1195      1076      1129      1117      1048      1115      1069      1114      1201      1136      1070      1063      1028      1125 
total dram writes = 216507
bank skew: 1240/1028 = 1.21
chip skew: 18325/17879 = 1.02
average mf latency per bank:
dram[0]:        907       937       961       913      1005       978       975       966       843       866       814       876       806       895       799       837
dram[1]:        912       904       979       995       934       961       907       927       884       889       868       834       821       840       839       839
dram[2]:        928       922       985       933       949       916       872       863       823       921       810       831       837       847       808       821
dram[3]:        932       897       934       987       938       922       919       900       932       810       823       803       810       860       835       817
dram[4]:        935       904       970       992       931       934       893       962       885       948       784       848       827       821       816       834
dram[5]:        977       998       981       955       994       918       967       881       866       856       793       834       851       828       851       869
dram[6]:        972       937       987      1018       950       871       915       937       875       891       799       767       786       894       788       805
dram[7]:        956       932       959      1011       918       931       906       861       865       873       803       848       859       803       803       861
dram[8]:        911       962     14231       909       990       951       902       931       879       866       837       855       816       861       817       823
dram[9]:        943       969       884       954       997       960       893       892       916       893       851       804       821       834       823       835
dram[10]:        988       924      1034       993       904       921       829       870       891       902       825       809       873       792       795       794
dram[11]:        912       816       972      1007       920       920       918       915       882       851       799       834       870       898       859       788
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450       915      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069       920      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1721565 n_act=20995 n_pre=20979 n_ref_event=0 n_req=32494 n_rd=27141 n_rd_L2_A=0 n_write=0 n_wr_bk=17967 bw_util=0.09984
n_activity=868647 dram_eff=0.2077
bk0: 1734a 1698831i bk1: 1724a 1700503i bk2: 1712a 1702182i bk3: 1771a 1696138i bk4: 1664a 1701734i bk5: 1674a 1702587i bk6: 1674a 1700900i bk7: 1638a 1702110i bk8: 1700a 1696852i bk9: 1669a 1697609i bk10: 1767a 1692762i bk11: 1662a 1699762i bk12: 1706a 1696757i bk13: 1628a 1706219i bk14: 1732a 1698595i bk15: 1686a 1701676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.354373
Row_Buffer_Locality_read = 0.365793
Row_Buffer_Locality_write = 0.296469
Bank_Level_Parallism = 2.550170
Bank_Level_Parallism_Col = 2.062701
Bank_Level_Parallism_Ready = 1.853698
write_to_read_ratio_blp_rw_average = 0.264955
GrpLevelPara = 1.533515 

BW Util details:
bwutil = 0.099836 
total_CMD = 1807292 
util_bw = 180432 
Wasted_Col = 349752 
Wasted_Row = 170403 
Idle = 1106705 

BW Util Bottlenecks: 
RCDc_limit = 332941 
RCDWRc_limit = 37628 
WTRc_limit = 90122 
RTWc_limit = 71792 
CCDLc_limit = 34262 
rwq = 0 
CCDLc_limit_alone = 26169 
WTRc_limit_alone = 85422 
RTWc_limit_alone = 68399 

Commands details: 
total_CMD = 1807292 
n_nop = 1721565 
Read = 27141 
Write = 0 
L2_Alloc = 0 
L2_WB = 17967 
n_act = 20995 
n_pre = 20979 
n_ref = 0 
n_req = 32494 
total_req = 45108 

Dual Bus Interface Util: 
issued_total_row = 41974 
issued_total_col = 45108 
Row_Bus_Util =  0.023225 
CoL_Bus_Util = 0.024959 
Either_Row_CoL_Bus_Util = 0.047434 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.015806 
queue_avg = 1.196252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1722114 n_act=20769 n_pre=20753 n_ref_event=0 n_req=32524 n_rd=27180 n_rd_L2_A=0 n_write=0 n_wr_bk=17879 bw_util=0.09973
n_activity=859273 dram_eff=0.2098
bk0: 1726a 1693923i bk1: 1740a 1697440i bk2: 1727a 1698486i bk3: 1726a 1699523i bk4: 1704a 1703275i bk5: 1683a 1706156i bk6: 1700a 1699206i bk7: 1670a 1701580i bk8: 1693a 1703755i bk9: 1659a 1701283i bk10: 1669a 1701928i bk11: 1708a 1699053i bk12: 1677a 1699703i bk13: 1717a 1698365i bk14: 1689a 1700032i bk15: 1692a 1698817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.361917
Row_Buffer_Locality_read = 0.372848
Row_Buffer_Locality_write = 0.306325
Bank_Level_Parallism = 2.566602
Bank_Level_Parallism_Col = 2.067662
Bank_Level_Parallism_Ready = 1.822065
write_to_read_ratio_blp_rw_average = 0.267078
GrpLevelPara = 1.537654 

BW Util details:
bwutil = 0.099727 
total_CMD = 1807292 
util_bw = 180236 
Wasted_Col = 345379 
Wasted_Row = 167378 
Idle = 1114299 

BW Util Bottlenecks: 
RCDc_limit = 329660 
RCDWRc_limit = 36525 
WTRc_limit = 87808 
RTWc_limit = 69975 
CCDLc_limit = 34379 
rwq = 0 
CCDLc_limit_alone = 26384 
WTRc_limit_alone = 83051 
RTWc_limit_alone = 66737 

Commands details: 
total_CMD = 1807292 
n_nop = 1722114 
Read = 27180 
Write = 0 
L2_Alloc = 0 
L2_WB = 17879 
n_act = 20769 
n_pre = 20753 
n_ref = 0 
n_req = 32524 
total_req = 45059 

Dual Bus Interface Util: 
issued_total_row = 41522 
issued_total_col = 45059 
Row_Bus_Util =  0.022975 
CoL_Bus_Util = 0.024932 
Either_Row_CoL_Bus_Util = 0.047130 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.016471 
queue_avg = 1.200732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1720424 n_act=21368 n_pre=21352 n_ref_event=0 n_req=32859 n_rd=27483 n_rd_L2_A=0 n_write=0 n_wr_bk=18039 bw_util=0.1008
n_activity=879788 dram_eff=0.207
bk0: 1760a 1694503i bk1: 1764a 1693885i bk2: 1693a 1703852i bk3: 1682a 1702406i bk4: 1699a 1706369i bk5: 1734a 1700396i bk6: 1715a 1700076i bk7: 1720a 1699172i bk8: 1706a 1697161i bk9: 1650a 1703575i bk10: 1758a 1697266i bk11: 1785a 1695011i bk12: 1707a 1700775i bk13: 1756a 1698596i bk14: 1680a 1700313i bk15: 1674a 1696363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.350193
Row_Buffer_Locality_read = 0.361387
Row_Buffer_Locality_write = 0.292969
Bank_Level_Parallism = 2.520447
Bank_Level_Parallism_Col = 2.019211
Bank_Level_Parallism_Ready = 1.795064
write_to_read_ratio_blp_rw_average = 0.262206
GrpLevelPara = 1.527393 

BW Util details:
bwutil = 0.100752 
total_CMD = 1807292 
util_bw = 182088 
Wasted_Col = 356534 
Wasted_Row = 172185 
Idle = 1096485 

BW Util Bottlenecks: 
RCDc_limit = 339974 
RCDWRc_limit = 37891 
WTRc_limit = 94140 
RTWc_limit = 72691 
CCDLc_limit = 35458 
rwq = 0 
CCDLc_limit_alone = 26917 
WTRc_limit_alone = 89054 
RTWc_limit_alone = 69236 

Commands details: 
total_CMD = 1807292 
n_nop = 1720424 
Read = 27483 
Write = 0 
L2_Alloc = 0 
L2_WB = 18039 
n_act = 21368 
n_pre = 21352 
n_ref = 0 
n_req = 32859 
total_req = 45522 

Dual Bus Interface Util: 
issued_total_row = 42720 
issued_total_col = 45522 
Row_Bus_Util =  0.023638 
CoL_Bus_Util = 0.025188 
Either_Row_CoL_Bus_Util = 0.048065 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.015817 
queue_avg = 1.121290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1720591 n_act=21247 n_pre=21231 n_ref_event=0 n_req=32841 n_rd=27405 n_rd_L2_A=0 n_write=0 n_wr_bk=18146 bw_util=0.1008
n_activity=873142 dram_eff=0.2087
bk0: 1756a 1696566i bk1: 1778a 1698131i bk2: 1738a 1700836i bk3: 1707a 1705009i bk4: 1686a 1707477i bk5: 1722a 1703689i bk6: 1680a 1699611i bk7: 1668a 1701207i bk8: 1608a 1709422i bk9: 1705a 1699590i bk10: 1751a 1698695i bk11: 1771a 1694969i bk12: 1768a 1694279i bk13: 1661a 1701058i bk14: 1704a 1701620i bk15: 1702a 1703321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.353522
Row_Buffer_Locality_read = 0.364897
Row_Buffer_Locality_write = 0.296174
Bank_Level_Parallism = 2.507647
Bank_Level_Parallism_Col = 1.999675
Bank_Level_Parallism_Ready = 1.763399
write_to_read_ratio_blp_rw_average = 0.265035
GrpLevelPara = 1.530398 

BW Util details:
bwutil = 0.100816 
total_CMD = 1807292 
util_bw = 182204 
Wasted_Col = 352968 
Wasted_Row = 168856 
Idle = 1103264 

BW Util Bottlenecks: 
RCDc_limit = 336500 
RCDWRc_limit = 37969 
WTRc_limit = 93212 
RTWc_limit = 70765 
CCDLc_limit = 35062 
rwq = 0 
CCDLc_limit_alone = 26617 
WTRc_limit_alone = 87925 
RTWc_limit_alone = 67607 

Commands details: 
total_CMD = 1807292 
n_nop = 1720591 
Read = 27405 
Write = 0 
L2_Alloc = 0 
L2_WB = 18146 
n_act = 21247 
n_pre = 21231 
n_ref = 0 
n_req = 32841 
total_req = 45551 

Dual Bus Interface Util: 
issued_total_row = 42478 
issued_total_col = 45551 
Row_Bus_Util =  0.023504 
CoL_Bus_Util = 0.025204 
Either_Row_CoL_Bus_Util = 0.047973 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.015317 
queue_avg = 1.069147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1722398 n_act=20571 n_pre=20555 n_ref_event=0 n_req=32408 n_rd=27089 n_rd_L2_A=0 n_write=0 n_wr_bk=17915 bw_util=0.09961
n_activity=871242 dram_eff=0.2066
bk0: 1616a 1704295i bk1: 1708a 1698842i bk2: 1744a 1702538i bk3: 1707a 1708795i bk4: 1716a 1703694i bk5: 1717a 1703833i bk6: 1675a 1701366i bk7: 1601a 1708427i bk8: 1668a 1702296i bk9: 1658a 1708128i bk10: 1796a 1696512i bk11: 1752a 1697860i bk12: 1665a 1704385i bk13: 1712a 1699115i bk14: 1684a 1703344i bk15: 1670a 1703604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.365743
Row_Buffer_Locality_read = 0.379010
Row_Buffer_Locality_write = 0.298176
Bank_Level_Parallism = 2.483994
Bank_Level_Parallism_Col = 2.011200
Bank_Level_Parallism_Ready = 1.788551
write_to_read_ratio_blp_rw_average = 0.267680
GrpLevelPara = 1.521525 

BW Util details:
bwutil = 0.099605 
total_CMD = 1807292 
util_bw = 180016 
Wasted_Col = 346903 
Wasted_Row = 171446 
Idle = 1108927 

BW Util Bottlenecks: 
RCDc_limit = 326217 
RCDWRc_limit = 37140 
WTRc_limit = 87164 
RTWc_limit = 71155 
CCDLc_limit = 34260 
rwq = 0 
CCDLc_limit_alone = 26293 
WTRc_limit_alone = 82489 
RTWc_limit_alone = 67863 

Commands details: 
total_CMD = 1807292 
n_nop = 1722398 
Read = 27089 
Write = 0 
L2_Alloc = 0 
L2_WB = 17915 
n_act = 20571 
n_pre = 20555 
n_ref = 0 
n_req = 32408 
total_req = 45004 

Dual Bus Interface Util: 
issued_total_row = 41126 
issued_total_col = 45004 
Row_Bus_Util =  0.022756 
CoL_Bus_Util = 0.024901 
Either_Row_CoL_Bus_Util = 0.046973 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.014559 
queue_avg = 1.090786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1721805 n_act=20832 n_pre=20816 n_ref_event=0 n_req=32566 n_rd=27195 n_rd_L2_A=0 n_write=0 n_wr_bk=17960 bw_util=0.09994
n_activity=869432 dram_eff=0.2077
bk0: 1697a 1700741i bk1: 1620a 1705845i bk2: 1707a 1705256i bk3: 1655a 1704211i bk4: 1682a 1705114i bk5: 1707a 1702438i bk6: 1639a 1704681i bk7: 1717a 1695149i bk8: 1796a 1696623i bk9: 1719a 1699284i bk10: 1774a 1697757i bk11: 1723a 1700805i bk12: 1736a 1701529i bk13: 1687a 1702565i bk14: 1670a 1700414i bk15: 1666a 1705062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.360806
Row_Buffer_Locality_read = 0.372716
Row_Buffer_Locality_write = 0.300503
Bank_Level_Parallism = 2.506227
Bank_Level_Parallism_Col = 2.028502
Bank_Level_Parallism_Ready = 1.799896
write_to_read_ratio_blp_rw_average = 0.264355
GrpLevelPara = 1.530639 

BW Util details:
bwutil = 0.099940 
total_CMD = 1807292 
util_bw = 180620 
Wasted_Col = 348118 
Wasted_Row = 171174 
Idle = 1107380 

BW Util Bottlenecks: 
RCDc_limit = 330149 
RCDWRc_limit = 37723 
WTRc_limit = 89986 
RTWc_limit = 68443 
CCDLc_limit = 33646 
rwq = 0 
CCDLc_limit_alone = 26056 
WTRc_limit_alone = 85401 
RTWc_limit_alone = 65438 

Commands details: 
total_CMD = 1807292 
n_nop = 1721805 
Read = 27195 
Write = 0 
L2_Alloc = 0 
L2_WB = 17960 
n_act = 20832 
n_pre = 20816 
n_ref = 0 
n_req = 32566 
total_req = 45155 

Dual Bus Interface Util: 
issued_total_row = 41648 
issued_total_col = 45155 
Row_Bus_Util =  0.023044 
CoL_Bus_Util = 0.024985 
Either_Row_CoL_Bus_Util = 0.047301 
Issued_on_Two_Bus_Simul_Util = 0.000728 
issued_two_Eff = 0.015394 
queue_avg = 1.136440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1720824 n_act=21138 n_pre=21122 n_ref_event=0 n_req=32766 n_rd=27344 n_rd_L2_A=0 n_write=0 n_wr_bk=18203 bw_util=0.1008
n_activity=869417 dram_eff=0.2096
bk0: 1697a 1703133i bk1: 1691a 1698977i bk2: 1678a 1705050i bk3: 1689a 1706112i bk4: 1724a 1702498i bk5: 1764a 1695460i bk6: 1713a 1695735i bk7: 1679a 1701071i bk8: 1643a 1702627i bk9: 1688a 1701406i bk10: 1805a 1692396i bk11: 1836a 1690489i bk12: 1717a 1697316i bk13: 1605a 1703711i bk14: 1737a 1700034i bk15: 1678a 1701342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.355368
Row_Buffer_Locality_read = 0.366625
Row_Buffer_Locality_write = 0.298598
Bank_Level_Parallism = 2.535507
Bank_Level_Parallism_Col = 2.034020
Bank_Level_Parallism_Ready = 1.804106
write_to_read_ratio_blp_rw_average = 0.266180
GrpLevelPara = 1.533548 

BW Util details:
bwutil = 0.100807 
total_CMD = 1807292 
util_bw = 182188 
Wasted_Col = 351813 
Wasted_Row = 169534 
Idle = 1103757 

BW Util Bottlenecks: 
RCDc_limit = 334842 
RCDWRc_limit = 38034 
WTRc_limit = 90546 
RTWc_limit = 72096 
CCDLc_limit = 34584 
rwq = 0 
CCDLc_limit_alone = 26289 
WTRc_limit_alone = 85364 
RTWc_limit_alone = 68983 

Commands details: 
total_CMD = 1807292 
n_nop = 1720824 
Read = 27344 
Write = 0 
L2_Alloc = 0 
L2_WB = 18203 
n_act = 21138 
n_pre = 21122 
n_ref = 0 
n_req = 32766 
total_req = 45547 

Dual Bus Interface Util: 
issued_total_row = 42260 
issued_total_col = 45547 
Row_Bus_Util =  0.023383 
CoL_Bus_Util = 0.025202 
Either_Row_CoL_Bus_Util = 0.047844 
Issued_on_Two_Bus_Simul_Util = 0.000741 
issued_two_Eff = 0.015485 
queue_avg = 1.166625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1719662 n_act=21494 n_pre=21478 n_ref_event=0 n_req=33266 n_rd=27753 n_rd_L2_A=0 n_write=0 n_wr_bk=18325 bw_util=0.102
n_activity=876290 dram_eff=0.2103
bk0: 1741a 1696409i bk1: 1750a 1698594i bk2: 1771a 1696671i bk3: 1751a 1698111i bk4: 1726a 1697978i bk5: 1741a 1699210i bk6: 1729a 1698060i bk7: 1758a 1698302i bk8: 1696a 1699743i bk9: 1684a 1700174i bk10: 1846a 1690453i bk11: 1739a 1696302i bk12: 1692a 1703806i bk13: 1715a 1699142i bk14: 1729a 1697526i bk15: 1685a 1702283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.354356
Row_Buffer_Locality_read = 0.365870
Row_Buffer_Locality_write = 0.296390
Bank_Level_Parallism = 2.545727
Bank_Level_Parallism_Col = 2.031304
Bank_Level_Parallism_Ready = 1.778360
write_to_read_ratio_blp_rw_average = 0.263958
GrpLevelPara = 1.541535 

BW Util details:
bwutil = 0.101982 
total_CMD = 1807292 
util_bw = 184312 
Wasted_Col = 354948 
Wasted_Row = 171210 
Idle = 1096822 

BW Util Bottlenecks: 
RCDc_limit = 339357 
RCDWRc_limit = 38342 
WTRc_limit = 96466 
RTWc_limit = 72207 
CCDLc_limit = 34919 
rwq = 0 
CCDLc_limit_alone = 26557 
WTRc_limit_alone = 91330 
RTWc_limit_alone = 68981 

Commands details: 
total_CMD = 1807292 
n_nop = 1719662 
Read = 27753 
Write = 0 
L2_Alloc = 0 
L2_WB = 18325 
n_act = 21494 
n_pre = 21478 
n_ref = 0 
n_req = 33266 
total_req = 46078 

Dual Bus Interface Util: 
issued_total_row = 42972 
issued_total_col = 46078 
Row_Bus_Util =  0.023777 
CoL_Bus_Util = 0.025496 
Either_Row_CoL_Bus_Util = 0.048487 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.016204 
queue_avg = 1.121590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12159
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1720835 n_act=21119 n_pre=21103 n_ref_event=0 n_req=32830 n_rd=27442 n_rd_L2_A=0 n_write=0 n_wr_bk=18112 bw_util=0.1008
n_activity=883188 dram_eff=0.2063
bk0: 1751a 1695882i bk1: 1698a 1701125i bk2: 1780a 1699391i bk3: 1764a 1701155i bk4: 1688a 1705531i bk5: 1735a 1702846i bk6: 1673a 1701712i bk7: 1617a 1703876i bk8: 1669a 1702065i bk9: 1703a 1704480i bk10: 1801a 1694801i bk11: 1736a 1697972i bk12: 1730a 1699379i bk13: 1680a 1701701i bk14: 1730a 1700817i bk15: 1687a 1704112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.357204
Row_Buffer_Locality_read = 0.369980
Row_Buffer_Locality_write = 0.292131
Bank_Level_Parallism = 2.479351
Bank_Level_Parallism_Col = 1.989874
Bank_Level_Parallism_Ready = 1.765674
write_to_read_ratio_blp_rw_average = 0.266908
GrpLevelPara = 1.524417 

BW Util details:
bwutil = 0.100823 
total_CMD = 1807292 
util_bw = 182216 
Wasted_Col = 355885 
Wasted_Row = 173513 
Idle = 1095678 

BW Util Bottlenecks: 
RCDc_limit = 335974 
RCDWRc_limit = 38245 
WTRc_limit = 89446 
RTWc_limit = 72550 
CCDLc_limit = 34258 
rwq = 0 
CCDLc_limit_alone = 26226 
WTRc_limit_alone = 84769 
RTWc_limit_alone = 69195 

Commands details: 
total_CMD = 1807292 
n_nop = 1720835 
Read = 27442 
Write = 0 
L2_Alloc = 0 
L2_WB = 18112 
n_act = 21119 
n_pre = 21103 
n_ref = 0 
n_req = 32830 
total_req = 45554 

Dual Bus Interface Util: 
issued_total_row = 42222 
issued_total_col = 45554 
Row_Bus_Util =  0.023362 
CoL_Bus_Util = 0.025206 
Either_Row_CoL_Bus_Util = 0.047838 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.015256 
queue_avg = 1.086591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08659
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1721597 n_act=20972 n_pre=20956 n_ref_event=0 n_req=32553 n_rd=27187 n_rd_L2_A=0 n_write=0 n_wr_bk=17906 bw_util=0.0998
n_activity=873345 dram_eff=0.2065
bk0: 1742a 1702612i bk1: 1717a 1699875i bk2: 1786a 1696866i bk3: 1659a 1704854i bk4: 1671a 1705963i bk5: 1678a 1704931i bk6: 1634a 1704599i bk7: 1632a 1701803i bk8: 1699a 1700591i bk9: 1681a 1701635i bk10: 1706a 1700532i bk11: 1751a 1697457i bk12: 1730a 1697270i bk13: 1650a 1707812i bk14: 1740a 1698770i bk15: 1711a 1699692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.356250
Row_Buffer_Locality_read = 0.367418
Row_Buffer_Locality_write = 0.299665
Bank_Level_Parallism = 2.493140
Bank_Level_Parallism_Col = 2.004826
Bank_Level_Parallism_Ready = 1.763794
write_to_read_ratio_blp_rw_average = 0.265054
GrpLevelPara = 1.526233 

BW Util details:
bwutil = 0.099802 
total_CMD = 1807292 
util_bw = 180372 
Wasted_Col = 351400 
Wasted_Row = 172248 
Idle = 1103272 

BW Util Bottlenecks: 
RCDc_limit = 333336 
RCDWRc_limit = 37688 
WTRc_limit = 88101 
RTWc_limit = 72215 
CCDLc_limit = 34337 
rwq = 0 
CCDLc_limit_alone = 26280 
WTRc_limit_alone = 83364 
RTWc_limit_alone = 68895 

Commands details: 
total_CMD = 1807292 
n_nop = 1721597 
Read = 27187 
Write = 0 
L2_Alloc = 0 
L2_WB = 17906 
n_act = 20972 
n_pre = 20956 
n_ref = 0 
n_req = 32553 
total_req = 45093 

Dual Bus Interface Util: 
issued_total_row = 41928 
issued_total_col = 45093 
Row_Bus_Util =  0.023199 
CoL_Bus_Util = 0.024951 
Either_Row_CoL_Bus_Util = 0.047416 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.015473 
queue_avg = 1.097177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09718
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1720771 n_act=21135 n_pre=21119 n_ref_event=0 n_req=32884 n_rd=27464 n_rd_L2_A=0 n_write=0 n_wr_bk=18146 bw_util=0.1009
n_activity=870075 dram_eff=0.2097
bk0: 1651a 1701900i bk1: 1747a 1698166i bk2: 1660a 1707144i bk3: 1726a 1700747i bk4: 1752a 1702800i bk5: 1755a 1699714i bk6: 1737a 1696760i bk7: 1739a 1695194i bk8: 1685a 1700782i bk9: 1714a 1699087i bk10: 1694a 1698321i bk11: 1740a 1697808i bk12: 1640a 1703912i bk13: 1769a 1696816i bk14: 1700a 1701202i bk15: 1755a 1698324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.357773
Row_Buffer_Locality_read = 0.370703
Row_Buffer_Locality_write = 0.292251
Bank_Level_Parallism = 2.540299
Bank_Level_Parallism_Col = 2.033865
Bank_Level_Parallism_Ready = 1.786805
write_to_read_ratio_blp_rw_average = 0.263996
GrpLevelPara = 1.531602 

BW Util details:
bwutil = 0.100947 
total_CMD = 1807292 
util_bw = 182440 
Wasted_Col = 350302 
Wasted_Row = 169108 
Idle = 1105442 

BW Util Bottlenecks: 
RCDc_limit = 333619 
RCDWRc_limit = 37776 
WTRc_limit = 90177 
RTWc_limit = 70783 
CCDLc_limit = 34679 
rwq = 0 
CCDLc_limit_alone = 26637 
WTRc_limit_alone = 85282 
RTWc_limit_alone = 67636 

Commands details: 
total_CMD = 1807292 
n_nop = 1720771 
Read = 27464 
Write = 0 
L2_Alloc = 0 
L2_WB = 18146 
n_act = 21135 
n_pre = 21119 
n_ref = 0 
n_req = 32884 
total_req = 45610 

Dual Bus Interface Util: 
issued_total_row = 42254 
issued_total_col = 45610 
Row_Bus_Util =  0.023380 
CoL_Bus_Util = 0.025237 
Either_Row_CoL_Bus_Util = 0.047873 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.015522 
queue_avg = 1.180793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18079
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1807292 n_nop=1721294 n_act=21086 n_pre=21070 n_ref_event=0 n_req=32624 n_rd=27272 n_rd_L2_A=0 n_write=0 n_wr_bk=17909 bw_util=0.1
n_activity=866473 dram_eff=0.2086
bk0: 1720a 1698398i bk1: 1797a 1693179i bk2: 1737a 1699573i bk3: 1644a 1706354i bk4: 1751a 1699553i bk5: 1718a 1704821i bk6: 1634a 1706850i bk7: 1651a 1702279i bk8: 1664a 1701242i bk9: 1740a 1697330i bk10: 1814a 1689271i bk11: 1745a 1698190i bk12: 1664a 1704332i bk13: 1641a 1703109i bk14: 1685a 1702855i bk15: 1667a 1699423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.354156
Row_Buffer_Locality_read = 0.365943
Row_Buffer_Locality_write = 0.294096
Bank_Level_Parallism = 2.535868
Bank_Level_Parallism_Col = 2.034316
Bank_Level_Parallism_Ready = 1.776778
write_to_read_ratio_blp_rw_average = 0.264883
GrpLevelPara = 1.537603 

BW Util details:
bwutil = 0.099997 
total_CMD = 1807292 
util_bw = 180724 
Wasted_Col = 349298 
Wasted_Row = 169572 
Idle = 1107698 

BW Util Bottlenecks: 
RCDc_limit = 334082 
RCDWRc_limit = 37275 
WTRc_limit = 90412 
RTWc_limit = 71944 
CCDLc_limit = 34476 
rwq = 0 
CCDLc_limit_alone = 26523 
WTRc_limit_alone = 85719 
RTWc_limit_alone = 68684 

Commands details: 
total_CMD = 1807292 
n_nop = 1721294 
Read = 27272 
Write = 0 
L2_Alloc = 0 
L2_WB = 17909 
n_act = 21086 
n_pre = 21070 
n_ref = 0 
n_req = 32624 
total_req = 45181 

Dual Bus Interface Util: 
issued_total_row = 42156 
issued_total_col = 45181 
Row_Bus_Util =  0.023326 
CoL_Bus_Util = 0.024999 
Either_Row_CoL_Bus_Util = 0.047584 
Issued_on_Two_Bus_Simul_Util = 0.000741 
issued_two_Eff = 0.015570 
queue_avg = 1.115553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70410, Miss = 19921, Miss_rate = 0.283, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[1]: Access = 70930, Miss = 19684, Miss_rate = 0.278, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[2]: Access = 70617, Miss = 19817, Miss_rate = 0.281, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[3]: Access = 70262, Miss = 19827, Miss_rate = 0.282, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 69148, Miss = 19950, Miss_rate = 0.289, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[5]: Access = 69976, Miss = 19997, Miss_rate = 0.286, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[6]: Access = 70816, Miss = 19923, Miss_rate = 0.281, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[7]: Access = 68907, Miss = 19946, Miss_rate = 0.289, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[8]: Access = 69181, Miss = 19796, Miss_rate = 0.286, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 70799, Miss = 19757, Miss_rate = 0.279, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[10]: Access = 71572, Miss = 19933, Miss_rate = 0.279, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[11]: Access = 69569, Miss = 19727, Miss_rate = 0.284, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 70499, Miss = 19946, Miss_rate = 0.283, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[13]: Access = 70711, Miss = 19862, Miss_rate = 0.281, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[14]: Access = 70225, Miss = 20162, Miss_rate = 0.287, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 70271, Miss = 20055, Miss_rate = 0.285, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[16]: Access = 232569, Miss = 20050, Miss_rate = 0.086, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[17]: Access = 70621, Miss = 19848, Miss_rate = 0.281, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[18]: Access = 70092, Miss = 19936, Miss_rate = 0.284, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[19]: Access = 70039, Miss = 19707, Miss_rate = 0.281, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[20]: Access = 69755, Miss = 19747, Miss_rate = 0.283, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[21]: Access = 70061, Miss = 20173, Miss_rate = 0.288, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[22]: Access = 69793, Miss = 19897, Miss_rate = 0.285, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[23]: Access = 69384, Miss = 19831, Miss_rate = 0.286, Pending_hits = 39, Reservation_fails = 0
L2_total_cache_accesses = 1846207
L2_total_cache_misses = 477492
L2_total_cache_miss_rate = 0.2586
L2_total_cache_pending_hits = 1308
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 993414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 119562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 208393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1308
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 373993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1322677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523530
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1846207
icnt_total_pkts_simt_to_mem=1846207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1846207
Req_Network_cycles = 704750
Req_Network_injected_packets_per_cycle =       2.6197 
Req_Network_conflicts_per_cycle =       1.2589
Req_Network_conflicts_per_cycle_util =       1.9865
Req_Bank_Level_Parallism =       4.1336
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0264
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.9093

Reply_Network_injected_packets_num = 1846207
Reply_Network_cycles = 704750
Reply_Network_injected_packets_per_cycle =        2.6197
Reply_Network_conflicts_per_cycle =        0.7666
Reply_Network_conflicts_per_cycle_util =       1.2033
Reply_Bank_Level_Parallism =       4.1122
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3951
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0873
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 41 sec (761 sec)
gpgpu_simulation_rate = 89465 (inst/sec)
gpgpu_simulation_rate = 926 (cycle/sec)
gpgpu_silicon_slowdown = 1474082x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 141194
gpu_sim_insn = 14932678
gpu_ipc =     105.7600
gpu_tot_sim_cycle = 845944
gpu_tot_sim_insn = 83015651
gpu_tot_ipc =      98.1337
gpu_tot_issued_cta = 23370
gpu_occupancy = 68.4826% 
gpu_tot_occupancy = 56.2795% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3272
partiton_level_parallism_total  =       2.9047
partiton_level_parallism_util =       4.6169
partiton_level_parallism_util_total  =       4.2385
L2_BW  =     189.0119 GB/Sec
L2_BW_total  =     126.8756 GB/Sec
gpu_total_sim_rate=84194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 150590, Miss = 51445, Miss_rate = 0.342, Pending_hits = 2467, Reservation_fails = 7283
	L1D_cache_core[1]: Access = 144396, Miss = 51788, Miss_rate = 0.359, Pending_hits = 2542, Reservation_fails = 7965
	L1D_cache_core[2]: Access = 142957, Miss = 50796, Miss_rate = 0.355, Pending_hits = 2521, Reservation_fails = 8776
	L1D_cache_core[3]: Access = 143648, Miss = 50912, Miss_rate = 0.354, Pending_hits = 2464, Reservation_fails = 8159
	L1D_cache_core[4]: Access = 145379, Miss = 52237, Miss_rate = 0.359, Pending_hits = 2543, Reservation_fails = 7950
	L1D_cache_core[5]: Access = 144619, Miss = 50889, Miss_rate = 0.352, Pending_hits = 2488, Reservation_fails = 9138
	L1D_cache_core[6]: Access = 136663, Miss = 49556, Miss_rate = 0.363, Pending_hits = 2496, Reservation_fails = 8967
	L1D_cache_core[7]: Access = 144190, Miss = 50842, Miss_rate = 0.353, Pending_hits = 2436, Reservation_fails = 8249
	L1D_cache_core[8]: Access = 144243, Miss = 51152, Miss_rate = 0.355, Pending_hits = 2447, Reservation_fails = 7737
	L1D_cache_core[9]: Access = 144139, Miss = 50552, Miss_rate = 0.351, Pending_hits = 2484, Reservation_fails = 8379
	L1D_cache_core[10]: Access = 135968, Miss = 49500, Miss_rate = 0.364, Pending_hits = 2500, Reservation_fails = 7974
	L1D_cache_core[11]: Access = 142047, Miss = 50576, Miss_rate = 0.356, Pending_hits = 2488, Reservation_fails = 7809
	L1D_cache_core[12]: Access = 137678, Miss = 50241, Miss_rate = 0.365, Pending_hits = 2422, Reservation_fails = 8252
	L1D_cache_core[13]: Access = 144115, Miss = 50844, Miss_rate = 0.353, Pending_hits = 2438, Reservation_fails = 7558
	L1D_cache_core[14]: Access = 148959, Miss = 51614, Miss_rate = 0.346, Pending_hits = 2537, Reservation_fails = 7843
	L1D_cache_core[15]: Access = 143532, Miss = 50341, Miss_rate = 0.351, Pending_hits = 2512, Reservation_fails = 7526
	L1D_cache_core[16]: Access = 141876, Miss = 50770, Miss_rate = 0.358, Pending_hits = 2544, Reservation_fails = 7534
	L1D_cache_core[17]: Access = 140481, Miss = 50494, Miss_rate = 0.359, Pending_hits = 2442, Reservation_fails = 8229
	L1D_cache_core[18]: Access = 144131, Miss = 51044, Miss_rate = 0.354, Pending_hits = 2462, Reservation_fails = 8799
	L1D_cache_core[19]: Access = 144024, Miss = 50504, Miss_rate = 0.351, Pending_hits = 2555, Reservation_fails = 8116
	L1D_cache_core[20]: Access = 138288, Miss = 49149, Miss_rate = 0.355, Pending_hits = 2405, Reservation_fails = 7737
	L1D_cache_core[21]: Access = 139824, Miss = 50986, Miss_rate = 0.365, Pending_hits = 2522, Reservation_fails = 7839
	L1D_cache_core[22]: Access = 139373, Miss = 49899, Miss_rate = 0.358, Pending_hits = 2514, Reservation_fails = 8102
	L1D_cache_core[23]: Access = 147720, Miss = 51234, Miss_rate = 0.347, Pending_hits = 2573, Reservation_fails = 6994
	L1D_cache_core[24]: Access = 139854, Miss = 50342, Miss_rate = 0.360, Pending_hits = 2512, Reservation_fails = 7383
	L1D_cache_core[25]: Access = 151468, Miss = 51869, Miss_rate = 0.342, Pending_hits = 2614, Reservation_fails = 7375
	L1D_cache_core[26]: Access = 141453, Miss = 50758, Miss_rate = 0.359, Pending_hits = 2515, Reservation_fails = 7752
	L1D_cache_core[27]: Access = 140107, Miss = 50614, Miss_rate = 0.361, Pending_hits = 2440, Reservation_fails = 7912
	L1D_cache_core[28]: Access = 142401, Miss = 50104, Miss_rate = 0.352, Pending_hits = 2502, Reservation_fails = 7826
	L1D_cache_core[29]: Access = 146390, Miss = 51430, Miss_rate = 0.351, Pending_hits = 2508, Reservation_fails = 7694
	L1D_total_cache_accesses = 4290513
	L1D_total_cache_misses = 1522482
	L1D_total_cache_miss_rate = 0.3548
	L1D_total_cache_pending_hits = 74893
	L1D_total_cache_reservation_fails = 238857
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2207139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 836716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 536072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74893
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 485999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3654820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 635693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 112348
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 23370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7732, 11242, 7494, 14199, 6991, 9066, 10127, 13128, 10183, 8341, 10247, 9304, 9608, 10006, 9215, 9306, 9415, 10730, 9559, 10495, 11169, 10016, 6478, 8461, 10016, 8904, 10692, 9005, 8248, 10855, 8707, 7972, 
gpgpu_n_tot_thrd_icount = 292365344
gpgpu_n_tot_w_icount = 9136417
gpgpu_n_stall_shd_mem = 839738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1821488
gpgpu_n_mem_write_global = 635693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7023846
gpgpu_n_store_insn = 1752550
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21238656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 633496
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 206242
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674485	W0_Idle:8079226	W0_Scoreboard:59006816	W1:3395358	W2:1200916	W3:607387	W4:385670	W5:272167	W6:220018	W7:178269	W8:148926	W9:126578	W10:106519	W11:88845	W12:78815	W13:60660	W14:53217	W15:40459	W16:31412	W17:25868	W18:20117	W19:15780	W20:11615	W21:10014	W22:5751	W23:5830	W24:3458	W25:2698	W26:1862	W27:1851	W28:1174	W29:1643	W30:1402	W31:346	W32:2031792
single_issue_nums: WS0:2288064	WS1:2281219	WS2:2283059	WS3:2284075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10982304 {8:1372788,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25427720 {40:635693,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17948000 {40:448700,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54911520 {40:1372788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5085544 {8:635693,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17948000 {40:448700,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 282 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 4 
mrq_lat_table:454621 	8180 	11911 	21736 	65764 	25623 	13216 	11578 	8750 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1611801 	780705 	46625 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	383939 	22559 	7259 	7669 	1771210 	133887 	90208 	24595 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2137592 	170235 	54652 	37444 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	938 	637 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        63        64        52        51        51        32        49        21        44        25        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        26        21        20        28        30 
dram[2]:        36        24        55        55        80        80        50        47        37        28        21        30        24        33        22        20 
dram[3]:        36        36        55        58        80        60        48        48        25        35        25        25        20        43        31        22 
dram[4]:        36        40        59        54        54        64        46        44        43        37        23        27        20        22        31        28 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        25        21        25        25 
dram[6]:        30        48        57        53        48        64        52        49        35        26        46        33        27        27        35        29 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        20        43        26        20        37        23        34        23 
dram[9]:        40        40        55        55        80        80        46        46        43        34        19        32        17        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        22        26        23        20        29        23        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.590607  1.632127  1.726691  1.723459  1.717052  1.733620  1.730159  1.694851  1.647358  1.596979  1.597322  1.630282  1.618712  1.625127  1.642048  1.646578 
dram[1]:  1.597036  1.643869  1.671192  1.686406  1.766205  1.807995  1.758188  1.753906  1.664252  1.655445  1.708200  1.634778  1.654702  1.595620  1.670146  1.632075 
dram[2]:  1.618472  1.584790  1.701004  1.735184  1.782030  1.732652  1.682632  1.730603  1.605613  1.638846  1.604352  1.592575  1.618011  1.612774  1.594688  1.597847 
dram[3]:  1.630117  1.589144  1.672353  1.682573  1.739978  1.705296  1.693277  1.775181  1.654334  1.623153  1.608354  1.557610  1.561195  1.617032  1.618762  1.655402 
dram[4]:  1.616822  1.610951  1.775177  1.761419  1.709850  1.769358  1.688735  1.741699  1.671696  1.715909  1.578228  1.620655  1.631899  1.596712  1.650730  1.628426 
dram[5]:  1.632524  1.665116  1.753521  1.725363  1.786203  1.729393  1.704286  1.649196  1.637525  1.622402  1.616740  1.653030  1.610128  1.639494  1.587654  1.679025 
dram[6]:  1.615273  1.601744  1.711721  1.732754  1.752712  1.688912  1.685097  1.747622  1.617011  1.666667  1.591643  1.605042  1.602864  1.681624  1.607843  1.624086 
dram[7]:  1.643617  1.614320  1.687050  1.699897  1.720573  1.728342  1.671988  1.731217  1.633977  1.617736  1.611605  1.606075  1.663212  1.619823  1.584042  1.633384 
dram[8]:  1.599715  1.668687  1.740470  1.749201  1.747536  1.720191  1.700959  1.690217  1.640041  1.644172  1.605327  1.615423  1.638677  1.630534  1.623953  1.633618 
dram[9]:  1.674752  1.619903  1.722251  1.720447  1.719545  1.749296  1.713531  1.708712  1.591182  1.618855  1.592016  1.599052  1.622696  1.690243  1.581341  1.606420 
dram[10]:  1.611440  1.640488  1.768013  1.712215  1.740364  1.753185  1.731335  1.681864  1.621472  1.619215  1.617476  1.606311  1.671369  1.631049  1.593196  1.612235 
dram[11]:  1.614487  1.611820  1.695292  1.698225  1.730727  1.761129  1.711717  1.709609  1.605354  1.595353  1.537766  1.632127  1.661434  1.630897  1.666495  1.587915 
average row locality = 625594/377145 = 1.658763
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2886      2822      2784      2857      2741      2782      2741      2703      2807      2837      2870      2806      2762      2752      2881      2788 
dram[1]:      2857      2873      2839      2814      2735      2771      2808      2715      2799      2727      2780      2817      2811      2831      2776      2830 
dram[2]:      2883      2879      2760      2784      2780      2769      2762      2778      2828      2766      2774      2845      2832      2791      2792      2821 
dram[3]:      2863      2924      2850      2772      2772      2801      2793      2758      2711      2836      2817      2820      2829      2724      2796      2795 
dram[4]:      2814      2880      2815      2827      2755      2764      2746      2674      2787      2762      2881      2818      2762      2838      2834      2758 
dram[5]:      2875      2777      2788      2731      2711      2750      2722      2741      2886      2776      2844      2811      2821      2779      2764      2743 
dram[6]:      2861      2837      2780      2736      2789      2830      2778      2709      2783      2808      2876      2953      2871      2715      2821      2870 
dram[7]:      2911      2893      2804      2837      2799      2795      2811      2840      2856      2795      2962      2814      2777      2821      2868      2800 
dram[8]:      2886      2833      2858      2821      2756      2806      2768      2696      2766      2790      2873      2798      2763      2748      2840      2801 
dram[9]:      2903      2856      2864      2775      2748      2681      2790      2772      2749      2777      2817      2891      2871      2821      2897      2811 
dram[10]:      2805      2884      2791      2836      2810      2861      2850      2864      2796      2794      2863      2843      2750      2936      2855      2940 
dram[11]:      2855      2926      2797      2718      2756      2815      2729      2803      2791      2853      2906      2828      2741      2714      2811      2759 
total dram reads = 539047
bank skew: 2962/2674 = 1.11
chip skew: 45478/44519 = 1.02
number of total write accesses:
dram[0]:      1498      1471      1411      1440      1376      1359      1318      1330      1368      1370      1439      1358      1407      1329      1406      1373 
dram[1]:      1493      1500      1435      1410      1402      1385      1336      1319      1341      1325      1350      1386      1415      1401      1350      1393 
dram[2]:      1489      1470      1425      1415      1334      1396      1353      1378      1370      1322      1430      1429      1368      1377      1378      1385 
dram[3]:      1488      1471      1512      1410      1381      1393      1372      1350      1301      1431      1395      1418      1423      1379      1359      1370 
dram[4]:      1487      1478      1394      1418      1361      1375      1329      1318      1359      1318      1436      1394      1378      1414      1395      1356 
dram[5]:      1498      1420      1406      1421      1311      1387      1314      1346      1414      1350      1422      1407      1385      1404      1398      1328 
dram[6]:      1492      1435      1456      1396      1353      1413      1335      1292      1380      1382      1435      1491      1474      1339      1409      1454 
dram[7]:      1492      1510      1460      1436      1361      1360      1371      1342      1383      1334      1472      1436      1375      1432      1479      1361 
dram[8]:      1504      1485      1453      1450      1330      1349      1333      1310      1372      1383      1394      1373      1390      1373      1406      1400 
dram[9]:      1495      1499      1475      1401      1315      1317      1369      1328      1347      1309      1385      1455      1459      1388      1436      1383 
dram[10]:      1453      1474      1386      1452      1373      1370      1380      1408      1358      1311      1438      1404      1347      1440      1448      1464 
dram[11]:      1465      1507      1447      1370      1344      1358      1277      1353      1371      1380      1498      1386      1355      1309      1332      1383 
total dram writes = 268134
bank skew: 1512/1277 = 1.18
chip skew: 22604/22135 = 1.02
average mf latency per bank:
dram[0]:        796       823       853       838       882       865       848       851       763       770       735       770       747       783       706       739
dram[1]:        807       814       888       876       857       850       826       839       784       793       786       751       741       741       753       743
dram[2]:        834       821       865       837       851       824       798       786       750       812       759       757       745       750       729       725
dram[3]:        829       796       840       889       841       831       809       809       810       731       749       740       738       766       747       733
dram[4]:        806       784       879       862       845       850       816       851       787       824       722       753       734       740       720       748
dram[5]:        860       867       868       867       892       833       845       804       782       779       731       756       763       748       750       759
dram[6]:        844       830       875       919       860       801       817       841       776       784       728       708       713       787       718       705
dram[7]:        854       829       870       900       840       855       814       801       767       784       731       759       764       720       716       758
dram[8]:        813       854     12682       836       879       864       820       841       787       772       761       780       745       763       732       728
dram[9]:        844       852       812       847       891       875       782       796       811       790       770       720       733       730       723       741
dram[10]:        850       827       896       870       817       809       756       789       785       803       727       731       769       708       708       702
dram[11]:        821       760       878       886       847       822       821       812       781       768       719       760       773       793       754       712
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2041763 n_act=31384 n_pre=31368 n_ref_event=0 n_req=51994 n_rd=44819 n_rd_L2_A=0 n_write=0 n_wr_bk=22253 bw_util=0.1237
n_activity=1194982 dram_eff=0.2245
bk0: 2886a 2005343i bk1: 2822a 2012031i bk2: 2784a 2017143i bk3: 2857a 2011744i bk4: 2741a 2015586i bk5: 2782a 2014419i bk6: 2741a 2015428i bk7: 2703a 2016714i bk8: 2807a 2009810i bk9: 2837a 2008075i bk10: 2870a 2002950i bk11: 2806a 2009989i bk12: 2762a 2014773i bk13: 2752a 2018557i bk14: 2881a 2007863i bk15: 2788a 2013993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.396700
Row_Buffer_Locality_read = 0.420268
Row_Buffer_Locality_write = 0.249477
Bank_Level_Parallism = 2.630080
Bank_Level_Parallism_Col = 2.010891
Bank_Level_Parallism_Ready = 1.657547
write_to_read_ratio_blp_rw_average = 0.246307
GrpLevelPara = 1.543354 

BW Util details:
bwutil = 0.123670 
total_CMD = 2169378 
util_bw = 268288 
Wasted_Col = 499675 
Wasted_Row = 224130 
Idle = 1177285 

BW Util Bottlenecks: 
RCDc_limit = 486746 
RCDWRc_limit = 52654 
WTRc_limit = 137344 
RTWc_limit = 111950 
CCDLc_limit = 52878 
rwq = 0 
CCDLc_limit_alone = 40709 
WTRc_limit_alone = 130425 
RTWc_limit_alone = 106700 

Commands details: 
total_CMD = 2169378 
n_nop = 2041763 
Read = 44819 
Write = 0 
L2_Alloc = 0 
L2_WB = 22253 
n_act = 31384 
n_pre = 31368 
n_ref = 0 
n_req = 51994 
total_req = 67072 

Dual Bus Interface Util: 
issued_total_row = 62752 
issued_total_col = 67072 
Row_Bus_Util =  0.028926 
CoL_Bus_Util = 0.030918 
Either_Row_CoL_Bus_Util = 0.058826 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.017310 
queue_avg = 1.311147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2042670 n_act=30973 n_pre=30957 n_ref_event=0 n_req=51960 n_rd=44783 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1236
n_activity=1183243 dram_eff=0.2266
bk0: 2857a 1999797i bk1: 2873a 2005335i bk2: 2839a 2011577i bk3: 2814a 2012740i bk4: 2735a 2019627i bk5: 2771a 2021060i bk6: 2808a 2013347i bk7: 2715a 2018084i bk8: 2799a 2014581i bk9: 2727a 2013274i bk10: 2780a 2017637i bk11: 2817a 2010740i bk12: 2811a 2013448i bk13: 2831a 2010709i bk14: 2776a 2014811i bk15: 2830a 2007899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.404215
Row_Buffer_Locality_read = 0.427551
Row_Buffer_Locality_write = 0.258604
Bank_Level_Parallism = 2.645005
Bank_Level_Parallism_Col = 2.023028
Bank_Level_Parallism_Ready = 1.646122
write_to_read_ratio_blp_rw_average = 0.248260
GrpLevelPara = 1.545148 

BW Util details:
bwutil = 0.123582 
total_CMD = 2169378 
util_bw = 268096 
Wasted_Col = 494036 
Wasted_Row = 220351 
Idle = 1186895 

BW Util Bottlenecks: 
RCDc_limit = 480266 
RCDWRc_limit = 51399 
WTRc_limit = 133430 
RTWc_limit = 110447 
CCDLc_limit = 53001 
rwq = 0 
CCDLc_limit_alone = 41062 
WTRc_limit_alone = 126580 
RTWc_limit_alone = 105358 

Commands details: 
total_CMD = 2169378 
n_nop = 2042670 
Read = 44783 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 30973 
n_pre = 30957 
n_ref = 0 
n_req = 51960 
total_req = 67024 

Dual Bus Interface Util: 
issued_total_row = 61930 
issued_total_col = 67024 
Row_Bus_Util =  0.028547 
CoL_Bus_Util = 0.030895 
Either_Row_CoL_Bus_Util = 0.058408 
Issued_on_Two_Bus_Simul_Util = 0.001035 
issued_two_Eff = 0.017726 
queue_avg = 1.322317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2041331 n_act=31555 n_pre=31539 n_ref_event=0 n_req=52014 n_rd=44844 n_rd_L2_A=0 n_write=0 n_wr_bk=22319 bw_util=0.1238
n_activity=1204345 dram_eff=0.2231
bk0: 2883a 2006394i bk1: 2879a 2005282i bk2: 2760a 2020010i bk3: 2784a 2017569i bk4: 2780a 2021598i bk5: 2769a 2017043i bk6: 2762a 2017474i bk7: 2778a 2017563i bk8: 2828a 2008843i bk9: 2766a 2018590i bk10: 2774a 2011897i bk11: 2845a 2007977i bk12: 2832a 2011361i bk13: 2791a 2012829i bk14: 2792a 2011781i bk15: 2821a 2006640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393644
Row_Buffer_Locality_read = 0.416778
Row_Buffer_Locality_write = 0.248954
Bank_Level_Parallism = 2.590155
Bank_Level_Parallism_Col = 1.974193
Bank_Level_Parallism_Ready = 1.609766
write_to_read_ratio_blp_rw_average = 0.243998
GrpLevelPara = 1.536677 

BW Util details:
bwutil = 0.123838 
total_CMD = 2169378 
util_bw = 268652 
Wasted_Col = 505917 
Wasted_Row = 225326 
Idle = 1169483 

BW Util Bottlenecks: 
RCDc_limit = 492470 
RCDWRc_limit = 52904 
WTRc_limit = 141428 
RTWc_limit = 113919 
CCDLc_limit = 53870 
rwq = 0 
CCDLc_limit_alone = 41421 
WTRc_limit_alone = 134452 
RTWc_limit_alone = 108446 

Commands details: 
total_CMD = 2169378 
n_nop = 2041331 
Read = 44844 
Write = 0 
L2_Alloc = 0 
L2_WB = 22319 
n_act = 31555 
n_pre = 31539 
n_ref = 0 
n_req = 52014 
total_req = 67163 

Dual Bus Interface Util: 
issued_total_row = 63094 
issued_total_col = 67163 
Row_Bus_Util =  0.029084 
CoL_Bus_Util = 0.030960 
Either_Row_CoL_Bus_Util = 0.059025 
Issued_on_Two_Bus_Simul_Util = 0.001019 
issued_two_Eff = 0.017259 
queue_avg = 1.198810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2040963 n_act=31672 n_pre=31656 n_ref_event=0 n_req=52118 n_rd=44861 n_rd_L2_A=0 n_write=0 n_wr_bk=22453 bw_util=0.1241
n_activity=1199057 dram_eff=0.2246
bk0: 2863a 2009584i bk1: 2924a 2006674i bk2: 2850a 2011039i bk3: 2772a 2018400i bk4: 2772a 2018230i bk5: 2801a 2015363i bk6: 2793a 2010999i bk7: 2758a 2018272i bk8: 2711a 2020889i bk9: 2836a 2011133i bk10: 2817a 2010774i bk11: 2820a 2008668i bk12: 2829a 2007281i bk13: 2724a 2015810i bk14: 2796a 2011654i bk15: 2795a 2014885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.392609
Row_Buffer_Locality_read = 0.415907
Row_Buffer_Locality_write = 0.248588
Bank_Level_Parallism = 2.604517
Bank_Level_Parallism_Col = 1.969776
Bank_Level_Parallism_Ready = 1.598252
write_to_read_ratio_blp_rw_average = 0.246473
GrpLevelPara = 1.545183 

BW Util details:
bwutil = 0.124117 
total_CMD = 2169378 
util_bw = 269256 
Wasted_Col = 503597 
Wasted_Row = 222691 
Idle = 1173834 

BW Util Bottlenecks: 
RCDc_limit = 491497 
RCDWRc_limit = 52710 
WTRc_limit = 140205 
RTWc_limit = 111737 
CCDLc_limit = 53057 
rwq = 0 
CCDLc_limit_alone = 40750 
WTRc_limit_alone = 132885 
RTWc_limit_alone = 106750 

Commands details: 
total_CMD = 2169378 
n_nop = 2040963 
Read = 44861 
Write = 0 
L2_Alloc = 0 
L2_WB = 22453 
n_act = 31672 
n_pre = 31656 
n_ref = 0 
n_req = 52118 
total_req = 67314 

Dual Bus Interface Util: 
issued_total_row = 63328 
issued_total_col = 67314 
Row_Bus_Util =  0.029192 
CoL_Bus_Util = 0.031029 
Either_Row_CoL_Bus_Util = 0.059194 
Issued_on_Two_Bus_Simul_Util = 0.001027 
issued_two_Eff = 0.017342 
queue_avg = 1.193828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2042402 n_act=31061 n_pre=31045 n_ref_event=0 n_req=51841 n_rd=44715 n_rd_L2_A=0 n_write=0 n_wr_bk=22210 bw_util=0.1234
n_activity=1196121 dram_eff=0.2238
bk0: 2814a 2011979i bk1: 2880a 2005615i bk2: 2815a 2018650i bk3: 2827a 2019018i bk4: 2755a 2016457i bk5: 2764a 2017274i bk6: 2746a 2015770i bk7: 2674a 2023510i bk8: 2787a 2012486i bk9: 2762a 2020404i bk10: 2881a 2007818i bk11: 2818a 2011626i bk12: 2762a 2017093i bk13: 2838a 2010128i bk14: 2834a 2013042i bk15: 2758a 2015274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401150
Row_Buffer_Locality_read = 0.425115
Row_Buffer_Locality_write = 0.250772
Bank_Level_Parallism = 2.594869
Bank_Level_Parallism_Col = 1.973577
Bank_Level_Parallism_Ready = 1.611860
write_to_read_ratio_blp_rw_average = 0.246314
GrpLevelPara = 1.537301 

BW Util details:
bwutil = 0.123399 
total_CMD = 2169378 
util_bw = 267700 
Wasted_Col = 497306 
Wasted_Row = 224345 
Idle = 1180027 

BW Util Bottlenecks: 
RCDc_limit = 482143 
RCDWRc_limit = 51676 
WTRc_limit = 135729 
RTWc_limit = 111056 
CCDLc_limit = 52555 
rwq = 0 
CCDLc_limit_alone = 40586 
WTRc_limit_alone = 128811 
RTWc_limit_alone = 106005 

Commands details: 
total_CMD = 2169378 
n_nop = 2042402 
Read = 44715 
Write = 0 
L2_Alloc = 0 
L2_WB = 22210 
n_act = 31061 
n_pre = 31045 
n_ref = 0 
n_req = 51841 
total_req = 66925 

Dual Bus Interface Util: 
issued_total_row = 62106 
issued_total_col = 66925 
Row_Bus_Util =  0.028628 
CoL_Bus_Util = 0.030850 
Either_Row_CoL_Bus_Util = 0.058531 
Issued_on_Two_Bus_Simul_Util = 0.000947 
issued_two_Eff = 0.016184 
queue_avg = 1.191716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19172
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2042730 n_act=31036 n_pre=31020 n_ref_event=0 n_req=51676 n_rd=44519 n_rd_L2_A=0 n_write=0 n_wr_bk=22211 bw_util=0.123
n_activity=1194410 dram_eff=0.2235
bk0: 2875a 2008931i bk1: 2777a 2017398i bk2: 2788a 2020230i bk3: 2731a 2019743i bk4: 2711a 2023000i bk5: 2750a 2017877i bk6: 2722a 2014429i bk7: 2741a 2011452i bk8: 2886a 2009612i bk9: 2776a 2015687i bk10: 2844a 2013068i bk11: 2811a 2014551i bk12: 2821a 2015492i bk13: 2779a 2016134i bk14: 2764a 2012151i bk15: 2743a 2020864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399721
Row_Buffer_Locality_read = 0.423325
Row_Buffer_Locality_write = 0.252899
Bank_Level_Parallism = 2.578673
Bank_Level_Parallism_Col = 1.972218
Bank_Level_Parallism_Ready = 1.609472
write_to_read_ratio_blp_rw_average = 0.245505
GrpLevelPara = 1.536375 

BW Util details:
bwutil = 0.123040 
total_CMD = 2169378 
util_bw = 266920 
Wasted_Col = 497496 
Wasted_Row = 225327 
Idle = 1179635 

BW Util Bottlenecks: 
RCDc_limit = 481940 
RCDWRc_limit = 52054 
WTRc_limit = 135436 
RTWc_limit = 108758 
CCDLc_limit = 52246 
rwq = 0 
CCDLc_limit_alone = 40768 
WTRc_limit_alone = 128794 
RTWc_limit_alone = 103922 

Commands details: 
total_CMD = 2169378 
n_nop = 2042730 
Read = 44519 
Write = 0 
L2_Alloc = 0 
L2_WB = 22211 
n_act = 31036 
n_pre = 31020 
n_ref = 0 
n_req = 51676 
total_req = 66730 

Dual Bus Interface Util: 
issued_total_row = 62056 
issued_total_col = 66730 
Row_Bus_Util =  0.028605 
CoL_Bus_Util = 0.030760 
Either_Row_CoL_Bus_Util = 0.058380 
Issued_on_Two_Bus_Simul_Util = 0.000986 
issued_two_Eff = 0.016881 
queue_avg = 1.215140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2040824 n_act=31605 n_pre=31589 n_ref_event=0 n_req=52295 n_rd=45017 n_rd_L2_A=0 n_write=0 n_wr_bk=22536 bw_util=0.1246
n_activity=1196024 dram_eff=0.2259
bk0: 2861a 2008581i bk1: 2837a 2007371i bk2: 2780a 2017464i bk3: 2736a 2021216i bk4: 2789a 2018098i bk5: 2830a 2010117i bk6: 2778a 2010642i bk7: 2709a 2019509i bk8: 2783a 2011295i bk9: 2808a 2014178i bk10: 2876a 2007378i bk11: 2953a 2000831i bk12: 2871a 2007437i bk13: 2715a 2019744i bk14: 2821a 2011746i bk15: 2870a 2007737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395946
Row_Buffer_Locality_read = 0.419353
Row_Buffer_Locality_write = 0.251168
Bank_Level_Parallism = 2.620786
Bank_Level_Parallism_Col = 1.988522
Bank_Level_Parallism_Ready = 1.620914
write_to_read_ratio_blp_rw_average = 0.247453
GrpLevelPara = 1.542846 

BW Util details:
bwutil = 0.124557 
total_CMD = 2169378 
util_bw = 270212 
Wasted_Col = 502789 
Wasted_Row = 222687 
Idle = 1173690 

BW Util Bottlenecks: 
RCDc_limit = 489528 
RCDWRc_limit = 53351 
WTRc_limit = 138169 
RTWc_limit = 113002 
CCDLc_limit = 52764 
rwq = 0 
CCDLc_limit_alone = 40492 
WTRc_limit_alone = 130860 
RTWc_limit_alone = 108039 

Commands details: 
total_CMD = 2169378 
n_nop = 2040824 
Read = 45017 
Write = 0 
L2_Alloc = 0 
L2_WB = 22536 
n_act = 31605 
n_pre = 31589 
n_ref = 0 
n_req = 52295 
total_req = 67553 

Dual Bus Interface Util: 
issued_total_row = 63194 
issued_total_col = 67553 
Row_Bus_Util =  0.029130 
CoL_Bus_Util = 0.031139 
Either_Row_CoL_Bus_Util = 0.059258 
Issued_on_Two_Bus_Simul_Util = 0.001011 
issued_two_Eff = 0.017059 
queue_avg = 1.251847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25185
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2039897 n_act=31911 n_pre=31895 n_ref_event=0 n_req=52707 n_rd=45383 n_rd_L2_A=0 n_write=0 n_wr_bk=22604 bw_util=0.1254
n_activity=1203301 dram_eff=0.226
bk0: 2911a 2006040i bk1: 2893a 2006720i bk2: 2804a 2011505i bk3: 2837a 2013290i bk4: 2799a 2014512i bk5: 2795a 2015118i bk6: 2811a 2011716i bk7: 2840a 2013640i bk8: 2856a 2010079i bk9: 2795a 2015552i bk10: 2962a 2003813i bk11: 2814a 2009905i bk12: 2777a 2017699i bk13: 2821a 2012608i bk14: 2868a 2005042i bk15: 2800a 2013846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394862
Row_Buffer_Locality_read = 0.418483
Row_Buffer_Locality_write = 0.248498
Bank_Level_Parallism = 2.612721
Bank_Level_Parallism_Col = 1.976986
Bank_Level_Parallism_Ready = 1.600448
write_to_read_ratio_blp_rw_average = 0.245322
GrpLevelPara = 1.548033 

BW Util details:
bwutil = 0.125358 
total_CMD = 2169378 
util_bw = 271948 
Wasted_Col = 506053 
Wasted_Row = 225391 
Idle = 1165986 

BW Util Bottlenecks: 
RCDc_limit = 493933 
RCDWRc_limit = 53555 
WTRc_limit = 142646 
RTWc_limit = 112305 
CCDLc_limit = 53212 
rwq = 0 
CCDLc_limit_alone = 41084 
WTRc_limit_alone = 135551 
RTWc_limit_alone = 107272 

Commands details: 
total_CMD = 2169378 
n_nop = 2039897 
Read = 45383 
Write = 0 
L2_Alloc = 0 
L2_WB = 22604 
n_act = 31911 
n_pre = 31895 
n_ref = 0 
n_req = 52707 
total_req = 67987 

Dual Bus Interface Util: 
issued_total_row = 63806 
issued_total_col = 67987 
Row_Bus_Util =  0.029412 
CoL_Bus_Util = 0.031339 
Either_Row_CoL_Bus_Util = 0.059686 
Issued_on_Two_Bus_Simul_Util = 0.001066 
issued_two_Eff = 0.017856 
queue_avg = 1.192217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19222
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2041887 n_act=31254 n_pre=31238 n_ref_event=0 n_req=51975 n_rd=44803 n_rd_L2_A=0 n_write=0 n_wr_bk=22305 bw_util=0.1237
n_activity=1207257 dram_eff=0.2223
bk0: 2886a 2006340i bk1: 2833a 2013877i bk2: 2858a 2013636i bk3: 2821a 2016771i bk4: 2756a 2019960i bk5: 2806a 2016241i bk6: 2768a 2016731i bk7: 2696a 2018830i bk8: 2766a 2016129i bk9: 2790a 2016077i bk10: 2873a 2010531i bk11: 2798a 2013165i bk12: 2763a 2016891i bk13: 2748a 2015186i bk14: 2840a 2012680i bk15: 2801a 2015739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398980
Row_Buffer_Locality_read = 0.423208
Row_Buffer_Locality_write = 0.247630
Bank_Level_Parallism = 2.565733
Bank_Level_Parallism_Col = 1.952727
Bank_Level_Parallism_Ready = 1.595615
write_to_read_ratio_blp_rw_average = 0.247616
GrpLevelPara = 1.533063 

BW Util details:
bwutil = 0.123737 
total_CMD = 2169378 
util_bw = 268432 
Wasted_Col = 503982 
Wasted_Row = 227138 
Idle = 1169826 

BW Util Bottlenecks: 
RCDc_limit = 487102 
RCDWRc_limit = 53155 
WTRc_limit = 135092 
RTWc_limit = 112807 
CCDLc_limit = 52505 
rwq = 0 
CCDLc_limit_alone = 40262 
WTRc_limit_alone = 128245 
RTWc_limit_alone = 107411 

Commands details: 
total_CMD = 2169378 
n_nop = 2041887 
Read = 44803 
Write = 0 
L2_Alloc = 0 
L2_WB = 22305 
n_act = 31254 
n_pre = 31238 
n_ref = 0 
n_req = 51975 
total_req = 67108 

Dual Bus Interface Util: 
issued_total_row = 62492 
issued_total_col = 67108 
Row_Bus_Util =  0.028806 
CoL_Bus_Util = 0.030934 
Either_Row_CoL_Bus_Util = 0.058768 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.016542 
queue_avg = 1.194659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19466
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2041030 n_act=31586 n_pre=31570 n_ref_event=0 n_req=52267 n_rd=45023 n_rd_L2_A=0 n_write=0 n_wr_bk=22361 bw_util=0.1242
n_activity=1200932 dram_eff=0.2244
bk0: 2903a 2009769i bk1: 2856a 2008948i bk2: 2864a 2011539i bk3: 2775a 2017106i bk4: 2748a 2019943i bk5: 2681a 2022525i bk6: 2790a 2014433i bk7: 2772a 2014650i bk8: 2749a 2012999i bk9: 2777a 2014270i bk10: 2817a 2012636i bk11: 2891a 2007937i bk12: 2871a 2008067i bk13: 2821a 2017651i bk14: 2897a 2005013i bk15: 2811a 2010928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395986
Row_Buffer_Locality_read = 0.419297
Row_Buffer_Locality_write = 0.251104
Bank_Level_Parallism = 2.598073
Bank_Level_Parallism_Col = 1.968121
Bank_Level_Parallism_Ready = 1.588447
write_to_read_ratio_blp_rw_average = 0.246827
GrpLevelPara = 1.542377 

BW Util details:
bwutil = 0.124246 
total_CMD = 2169378 
util_bw = 269536 
Wasted_Col = 503716 
Wasted_Row = 225112 
Idle = 1171014 

BW Util Bottlenecks: 
RCDc_limit = 489478 
RCDWRc_limit = 53190 
WTRc_limit = 138150 
RTWc_limit = 114900 
CCDLc_limit = 53558 
rwq = 0 
CCDLc_limit_alone = 41369 
WTRc_limit_alone = 131358 
RTWc_limit_alone = 109503 

Commands details: 
total_CMD = 2169378 
n_nop = 2041030 
Read = 45023 
Write = 0 
L2_Alloc = 0 
L2_WB = 22361 
n_act = 31586 
n_pre = 31570 
n_ref = 0 
n_req = 52267 
total_req = 67384 

Dual Bus Interface Util: 
issued_total_row = 63156 
issued_total_col = 67384 
Row_Bus_Util =  0.029112 
CoL_Bus_Util = 0.031061 
Either_Row_CoL_Bus_Util = 0.059164 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.017079 
queue_avg = 1.208950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2040037 n_act=31791 n_pre=31775 n_ref_event=0 n_req=52776 n_rd=45478 n_rd_L2_A=0 n_write=0 n_wr_bk=22506 bw_util=0.1254
n_activity=1197473 dram_eff=0.2271
bk0: 2805a 2009503i bk1: 2884a 2009029i bk2: 2791a 2017137i bk3: 2836a 2013071i bk4: 2810a 2014647i bk5: 2861a 2012152i bk6: 2850a 2008983i bk7: 2864a 2006391i bk8: 2796a 2011954i bk9: 2794a 2011893i bk10: 2863a 2008217i bk11: 2843a 2010378i bk12: 2750a 2019040i bk13: 2936a 2006582i bk14: 2855a 2009014i bk15: 2940a 2003423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397927
Row_Buffer_Locality_read = 0.422116
Row_Buffer_Locality_write = 0.247191
Bank_Level_Parallism = 2.637701
Bank_Level_Parallism_Col = 1.991665
Bank_Level_Parallism_Ready = 1.610563
write_to_read_ratio_blp_rw_average = 0.245433
GrpLevelPara = 1.545795 

BW Util details:
bwutil = 0.125352 
total_CMD = 2169378 
util_bw = 271936 
Wasted_Col = 503534 
Wasted_Row = 222173 
Idle = 1171735 

BW Util Bottlenecks: 
RCDc_limit = 490564 
RCDWRc_limit = 53320 
WTRc_limit = 139653 
RTWc_limit = 112969 
CCDLc_limit = 53152 
rwq = 0 
CCDLc_limit_alone = 41130 
WTRc_limit_alone = 132628 
RTWc_limit_alone = 107972 

Commands details: 
total_CMD = 2169378 
n_nop = 2040037 
Read = 45478 
Write = 0 
L2_Alloc = 0 
L2_WB = 22506 
n_act = 31791 
n_pre = 31775 
n_ref = 0 
n_req = 52776 
total_req = 67984 

Dual Bus Interface Util: 
issued_total_row = 63566 
issued_total_col = 67984 
Row_Bus_Util =  0.029301 
CoL_Bus_Util = 0.031338 
Either_Row_CoL_Bus_Util = 0.059621 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.017079 
queue_avg = 1.293085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29308
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2169378 n_nop=2041629 n_act=31509 n_pre=31493 n_ref_event=0 n_req=51971 n_rd=44802 n_rd_L2_A=0 n_write=0 n_wr_bk=22135 bw_util=0.1234
n_activity=1193889 dram_eff=0.2243
bk0: 2855a 2006250i bk1: 2926a 2002770i bk2: 2797a 2014819i bk3: 2718a 2018512i bk4: 2756a 2018962i bk5: 2815a 2019185i bk6: 2729a 2019220i bk7: 2803a 2014094i bk8: 2791a 2009624i bk9: 2853a 2008510i bk10: 2906a 1999474i bk11: 2828a 2012398i bk12: 2741a 2020302i bk13: 2714a 2020505i bk14: 2811a 2014481i bk15: 2759a 2012448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394027
Row_Buffer_Locality_read = 0.417392
Row_Buffer_Locality_write = 0.248012
Bank_Level_Parallism = 2.611056
Bank_Level_Parallism_Col = 1.972006
Bank_Level_Parallism_Ready = 1.588989
write_to_read_ratio_blp_rw_average = 0.246029
GrpLevelPara = 1.543343 

BW Util details:
bwutil = 0.123422 
total_CMD = 2169378 
util_bw = 267748 
Wasted_Col = 501853 
Wasted_Row = 222640 
Idle = 1177137 

BW Util Bottlenecks: 
RCDc_limit = 490961 
RCDWRc_limit = 52416 
WTRc_limit = 138297 
RTWc_limit = 113767 
CCDLc_limit = 52434 
rwq = 0 
CCDLc_limit_alone = 40611 
WTRc_limit_alone = 131677 
RTWc_limit_alone = 108564 

Commands details: 
total_CMD = 2169378 
n_nop = 2041629 
Read = 44802 
Write = 0 
L2_Alloc = 0 
L2_WB = 22135 
n_act = 31509 
n_pre = 31493 
n_ref = 0 
n_req = 51971 
total_req = 66937 

Dual Bus Interface Util: 
issued_total_row = 63002 
issued_total_col = 66937 
Row_Bus_Util =  0.029042 
CoL_Bus_Util = 0.030855 
Either_Row_CoL_Bus_Util = 0.058887 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.017143 
queue_avg = 1.165977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93064, Miss = 28704, Miss_rate = 0.308, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[1]: Access = 94164, Miss = 28579, Miss_rate = 0.304, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[2]: Access = 94914, Miss = 28637, Miss_rate = 0.302, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[3]: Access = 93718, Miss = 28610, Miss_rate = 0.305, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[4]: Access = 92918, Miss = 28643, Miss_rate = 0.308, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[5]: Access = 92781, Miss = 28665, Miss_rate = 0.309, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[6]: Access = 93987, Miss = 28663, Miss_rate = 0.305, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[7]: Access = 92146, Miss = 28662, Miss_rate = 0.311, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[8]: Access = 92477, Miss = 28629, Miss_rate = 0.310, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[9]: Access = 93681, Miss = 28553, Miss_rate = 0.305, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[10]: Access = 94958, Miss = 28643, Miss_rate = 0.302, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[11]: Access = 92987, Miss = 28341, Miss_rate = 0.305, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[12]: Access = 94146, Miss = 28791, Miss_rate = 0.306, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[13]: Access = 94116, Miss = 28691, Miss_rate = 0.305, Pending_hits = 62, Reservation_fails = 125
L2_cache_bank[14]: Access = 94063, Miss = 29020, Miss_rate = 0.309, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[15]: Access = 94070, Miss = 28827, Miss_rate = 0.306, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[16]: Access = 305591, Miss = 28738, Miss_rate = 0.094, Pending_hits = 68, Reservation_fails = 125
L2_cache_bank[17]: Access = 94129, Miss = 28521, Miss_rate = 0.303, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[18]: Access = 93943, Miss = 28867, Miss_rate = 0.307, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[19]: Access = 93433, Miss = 28612, Miss_rate = 0.306, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[20]: Access = 92616, Miss = 28748, Miss_rate = 0.310, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[21]: Access = 92951, Miss = 29186, Miss_rate = 0.314, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[22]: Access = 93456, Miss = 28615, Miss_rate = 0.306, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[23]: Access = 92872, Miss = 28644, Miss_rate = 0.308, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 2457181
L2_total_cache_misses = 688589
L2_total_cache_miss_rate = 0.2802
L2_total_cache_pending_hits = 2628
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1279813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2628
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 486151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1821488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 635693
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=2457181
icnt_total_pkts_simt_to_mem=2457181
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2457181
Req_Network_cycles = 845944
Req_Network_injected_packets_per_cycle =       2.9047 
Req_Network_conflicts_per_cycle =       1.1853
Req_Network_conflicts_per_cycle_util =       1.7319
Req_Bank_Level_Parallism =       4.2441
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8781
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7877

Reply_Network_injected_packets_num = 2457181
Reply_Network_cycles = 845944
Reply_Network_injected_packets_per_cycle =        2.9047
Reply_Network_conflicts_per_cycle =        0.7592
Reply_Network_conflicts_per_cycle_util =       1.1044
Reply_Bank_Level_Parallism =       4.2256
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3370
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0968
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 26 sec (986 sec)
gpgpu_simulation_rate = 84194 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)
gpgpu_silicon_slowdown = 1592765x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 76303
gpu_sim_insn = 9814260
gpu_ipc =     128.6222
gpu_tot_sim_cycle = 922247
gpu_tot_sim_insn = 92829911
gpu_tot_ipc =     100.6562
gpu_tot_issued_cta = 25707
gpu_occupancy = 61.6858% 
gpu_tot_occupancy = 56.8053% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1159
partiton_level_parallism_total  =       2.9221
partiton_level_parallism_util =       3.5581
partiton_level_parallism_util_total  =       4.1682
L2_BW  =     136.1011 GB/Sec
L2_BW_total  =     127.6389 GB/Sec
gpu_total_sim_rate=83857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 167357, Miss = 57322, Miss_rate = 0.343, Pending_hits = 3260, Reservation_fails = 7450
	L1D_cache_core[1]: Access = 159355, Miss = 57361, Miss_rate = 0.360, Pending_hits = 3289, Reservation_fails = 8127
	L1D_cache_core[2]: Access = 158422, Miss = 56717, Miss_rate = 0.358, Pending_hits = 3325, Reservation_fails = 8940
	L1D_cache_core[3]: Access = 160458, Miss = 57064, Miss_rate = 0.356, Pending_hits = 3300, Reservation_fails = 8305
	L1D_cache_core[4]: Access = 160456, Miss = 57953, Miss_rate = 0.361, Pending_hits = 3357, Reservation_fails = 8110
	L1D_cache_core[5]: Access = 159681, Miss = 56693, Miss_rate = 0.355, Pending_hits = 3286, Reservation_fails = 9289
	L1D_cache_core[6]: Access = 152523, Miss = 55425, Miss_rate = 0.363, Pending_hits = 3277, Reservation_fails = 9115
	L1D_cache_core[7]: Access = 160696, Miss = 56856, Miss_rate = 0.354, Pending_hits = 3269, Reservation_fails = 8394
	L1D_cache_core[8]: Access = 160317, Miss = 57074, Miss_rate = 0.356, Pending_hits = 3230, Reservation_fails = 7891
	L1D_cache_core[9]: Access = 159580, Miss = 56504, Miss_rate = 0.354, Pending_hits = 3307, Reservation_fails = 8542
	L1D_cache_core[10]: Access = 152132, Miss = 55568, Miss_rate = 0.365, Pending_hits = 3354, Reservation_fails = 8155
	L1D_cache_core[11]: Access = 158171, Miss = 56602, Miss_rate = 0.358, Pending_hits = 3324, Reservation_fails = 7956
	L1D_cache_core[12]: Access = 154139, Miss = 56280, Miss_rate = 0.365, Pending_hits = 3244, Reservation_fails = 8399
	L1D_cache_core[13]: Access = 160265, Miss = 57060, Miss_rate = 0.356, Pending_hits = 3307, Reservation_fails = 7743
	L1D_cache_core[14]: Access = 165233, Miss = 57729, Miss_rate = 0.349, Pending_hits = 3367, Reservation_fails = 8064
	L1D_cache_core[15]: Access = 159313, Miss = 56425, Miss_rate = 0.354, Pending_hits = 3356, Reservation_fails = 7715
	L1D_cache_core[16]: Access = 157814, Miss = 56683, Miss_rate = 0.359, Pending_hits = 3373, Reservation_fails = 7682
	L1D_cache_core[17]: Access = 156255, Miss = 56579, Miss_rate = 0.362, Pending_hits = 3300, Reservation_fails = 8401
	L1D_cache_core[18]: Access = 159896, Miss = 57084, Miss_rate = 0.357, Pending_hits = 3287, Reservation_fails = 8949
	L1D_cache_core[19]: Access = 159696, Miss = 56551, Miss_rate = 0.354, Pending_hits = 3393, Reservation_fails = 8262
	L1D_cache_core[20]: Access = 153569, Miss = 55082, Miss_rate = 0.359, Pending_hits = 3210, Reservation_fails = 7891
	L1D_cache_core[21]: Access = 155727, Miss = 57123, Miss_rate = 0.367, Pending_hits = 3390, Reservation_fails = 7984
	L1D_cache_core[22]: Access = 154072, Miss = 55556, Miss_rate = 0.361, Pending_hits = 3282, Reservation_fails = 8259
	L1D_cache_core[23]: Access = 164716, Miss = 57664, Miss_rate = 0.350, Pending_hits = 3503, Reservation_fails = 7141
	L1D_cache_core[24]: Access = 156488, Miss = 56486, Miss_rate = 0.361, Pending_hits = 3358, Reservation_fails = 7551
	L1D_cache_core[25]: Access = 167325, Miss = 57853, Miss_rate = 0.346, Pending_hits = 3450, Reservation_fails = 7557
	L1D_cache_core[26]: Access = 156611, Miss = 56559, Miss_rate = 0.361, Pending_hits = 3314, Reservation_fails = 7909
	L1D_cache_core[27]: Access = 156269, Miss = 56609, Miss_rate = 0.362, Pending_hits = 3240, Reservation_fails = 8056
	L1D_cache_core[28]: Access = 157665, Miss = 55989, Miss_rate = 0.355, Pending_hits = 3329, Reservation_fails = 7971
	L1D_cache_core[29]: Access = 161676, Miss = 57117, Miss_rate = 0.353, Pending_hits = 3282, Reservation_fails = 7852
	L1D_total_cache_accesses = 4765877
	L1D_total_cache_misses = 1701568
	L1D_total_cache_miss_rate = 0.3570
	L1D_total_cache_pending_hits = 99563
	L1D_total_cache_reservation_fails = 243660
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2443150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 937538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 614306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 99563
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4094557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 671320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 117151
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 25707, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9202, 12501, 8606, 15661, 7889, 10069, 11360, 14419, 11540, 9531, 11404, 10299, 10498, 11190, 10469, 10377, 10592, 12178, 10726, 11687, 12249, 11335, 7940, 9384, 11369, 10558, 12011, 10197, 9698, 11757, 9978, 9345, 
gpgpu_n_tot_thrd_icount = 330794592
gpgpu_n_tot_w_icount = 10337331
gpgpu_n_stall_shd_mem = 903313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2023611
gpgpu_n_mem_write_global = 671320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7954020
gpgpu_n_store_insn = 1791496
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23631744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 686020
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 217293
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842078	W0_Idle:8217498	W0_Scoreboard:65893769	W1:3736898	W2:1342503	W3:706828	W4:470669	W5:340301	W6:277052	W7:226971	W8:186902	W9:158401	W10:130518	W11:106020	W12:92191	W13:69904	W14:59621	W15:45536	W16:34116	W17:28116	W18:21247	W19:16564	W20:11866	W21:10549	W22:5958	W23:5937	W24:3849	W25:2950	W26:1880	W27:1932	W28:1174	W29:1643	W30:1459	W31:346	W32:2237430
single_issue_nums: WS0:2592764	WS1:2585155	WS2:2580876	WS3:2578536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12414752 {8:1551844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26852800 {40:671320,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 18870680 {40:471767,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62073760 {40:1551844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5370560 {8:671320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 18870680 {40:471767,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 283 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 4 
mrq_lat_table:537525 	11034 	15106 	26785 	85387 	32795 	14923 	12060 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1734887 	895024 	46970 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	406387 	23163 	7274 	7669 	1982476 	135120 	92310 	24677 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2367660 	177305 	55211 	37497 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	943 	774 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        21        20        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        23 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        27        27        30        31        28 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        22        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        21        37        23        34        23 
dram[9]:        40        40        55        55        80        80        46        46        43        34        19        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        23        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.669866  1.720940  1.801216  1.776889  1.803240  1.785143  1.794299  1.754006  1.713973  1.675107  1.656017  1.685193  1.710492  1.697963  1.706485  1.742640 
dram[1]:  1.697198  1.713445  1.740626  1.769161  1.825321  1.895314  1.818138  1.810628  1.731740  1.734940  1.740154  1.685825  1.742079  1.662168  1.728082  1.710740 
dram[2]:  1.705611  1.658616  1.786213  1.821157  1.830125  1.814604  1.755473  1.794145  1.664378  1.734411  1.671245  1.651957  1.678450  1.685428  1.679778  1.671453 
dram[3]:  1.695817  1.665462  1.761651  1.742767  1.804451  1.771784  1.762782  1.812770  1.720270  1.692907  1.674043  1.618791  1.632535  1.704046  1.708405  1.747659 
dram[4]:  1.701315  1.684577  1.831897  1.804124  1.778561  1.825791  1.780894  1.822276  1.743567  1.780420  1.636060  1.688532  1.710330  1.683000  1.731037  1.725481 
dram[5]:  1.691604  1.730922  1.808947  1.784651  1.817199  1.788325  1.769700  1.726316  1.690730  1.693498  1.674839  1.711997  1.699869  1.716174  1.682895  1.752752 
dram[6]:  1.682696  1.680304  1.771914  1.783696  1.811776  1.748309  1.762037  1.811742  1.688266  1.731544  1.652411  1.652491  1.675519  1.756422  1.688062  1.672458 
dram[7]:  1.705686  1.672131  1.750679  1.766292  1.785313  1.794104  1.749216  1.788791  1.703091  1.681517  1.669562  1.673840  1.734291  1.681295  1.664043  1.717971 
dram[8]:  1.671193  1.727813  1.790614  1.800645  1.822542  1.768411  1.785147  1.801553  1.713776  1.702895  1.658784  1.687692  1.699042  1.703542  1.723322  1.702786 
dram[9]:  1.736007  1.706383  1.780576  1.786636  1.791785  1.824155  1.777778  1.793120  1.639792  1.690508  1.646316  1.678557  1.687629  1.743805  1.659951  1.695312 
dram[10]:  1.705731  1.720793  1.835900  1.785295  1.786372  1.818868  1.796767  1.755357  1.669425  1.685403  1.688089  1.675286  1.742431  1.707368  1.660463  1.682836 
dram[11]:  1.683209  1.695218  1.770937  1.772407  1.789775  1.802569  1.778719  1.768129  1.661132  1.649791  1.611178  1.695370  1.748746  1.721617  1.723386  1.683913 
average row locality = 748596/433208 = 1.728029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3462      3480      3342      3449      3284      3291      3295      3235      3403      3400      3445      3381      3406      3334      3484      3406 
dram[1]:      3508      3516      3389      3356      3317      3311      3331      3254      3366      3266      3346      3369      3388      3423      3393      3476 
dram[2]:      3536      3508      3316      3314      3304      3319      3279      3309      3381      3295      3358      3442      3430      3358      3408      3445 
dram[3]:      3459      3588      3420      3318      3306      3328      3342      3285      3331      3395      3416      3379      3429      3363      3437      3424 
dram[4]:      3470      3557      3316      3334      3285      3263      3281      3281      3371      3345      3396      3381      3366      3428      3463      3342 
dram[5]:      3510      3403      3377      3307      3210      3272      3290      3277      3445      3346      3381      3418      3380      3373      3386      3337 
dram[6]:      3533      3446      3331      3335      3251      3351      3319      3261      3370      3361      3408      3527      3491      3335      3429      3424 
dram[7]:      3521      3520      3331      3388      3306      3284      3404      3375      3407      3318      3494      3441      3370      3415      3472      3423 
dram[8]:      3506      3516      3426      3382      3303      3308      3347      3250      3346      3334      3416      3352      3377      3374      3484      3347 
dram[9]:      3586      3472      3425      3350      3297      3287      3356      3327      3285      3353      3384      3503      3527      3421      3499      3402 
dram[10]:      3457      3532      3312      3419      3368      3362      3388      3421      3344      3377      3413      3424      3337      3521      3473      3515 
dram[11]:      3525      3530      3376      3274      3258      3299      3297      3334      3385      3432      3481      3391      3344      3295      3448      3366 
total dram reads = 649800
bank skew: 3588/3210 = 1.12
chip skew: 54663/53712 = 1.02
number of total write accesses:
dram[0]:      1676      1649      1533      1609      1490      1495      1454      1460      1537      1513      1606      1490      1585      1469      1555      1519 
dram[1]:      1636      1675      1603      1537      1546      1494      1482      1463      1474      1444      1510      1533      1523      1556      1508      1551 
dram[2]:      1668      1644      1558      1555      1476      1506      1473      1500      1510      1429      1582      1574      1535      1515      1556      1555 
dram[3]:      1666      1677      1660      1554      1533      1524      1498      1465      1451      1560      1544      1564      1571      1537      1502      1511 
dram[4]:      1639      1657      1539      1554      1498      1493      1444      1461      1486      1454      1563      1527      1526      1554      1547      1510 
dram[5]:      1652      1596      1543      1540      1465      1502      1445      1474      1543      1485      1547      1575      1528      1537      1561      1452 
dram[6]:      1674      1606      1611      1552      1488      1564      1483      1447      1513      1531      1564      1640      1616      1493      1550      1591 
dram[7]:      1673      1678      1587      1606      1507      1474      1511      1474      1512      1471      1600      1582      1525      1572      1604      1507 
dram[8]:      1670      1678      1590      1612      1468      1512      1454      1434      1504      1521      1547      1500      1540      1512      1571      1526 
dram[9]:      1707      1647      1608      1558      1470      1462      1507      1456      1499      1436      1555      1592      1628      1526      1570      1528 
dram[10]:      1632      1642      1497      1591      1541      1493      1502      1530      1502      1479      1554      1542      1491      1576      1628      1597 
dram[11]:      1656      1664      1582      1514      1477      1491      1439      1480      1522      1536      1626      1526      1491      1460      1499      1520 
total dram writes = 295999
bank skew: 1707/1429 = 1.19
chip skew: 24923/24445 = 1.02
average mf latency per bank:
dram[0]:        745       761       804       785       829       819       791       798       717       725       694       730       695       736       670       694
dram[1]:        763       756       829       831       800       803       781       788       737       753       737       711       712       694       707       693
dram[2]:        770       765       812       794       800       786       762       750       711       770       715       714       695       706       681       680
dram[3]:        772       733       793       835       789       786       765       767       754       697       705       705       698       711       703       689
dram[4]:        751       729       829       813       795       811       774       788       740       769       697       715       688       703       677       705
dram[5]:        803       803       818       819       834       789       789       760       740       733       703       708       721       704       700       717
dram[6]:        775       777       819       850       813       762       767       783       732       737       694       674       673       733       679       675
dram[7]:        793       775       825       837       795       814       763       757       727       742       700       711       718       686       681       709
dram[8]:        759       783     11760       786       822       812       773       790       739       729       719       739       700       715       680       695
dram[9]:        775       800       772       794       828       809       740       750       762       745       723       681       685       690       684       699
dram[10]:        789       769       848       816       761       768       723       745       742       749       696       695       722       673       664       670
dram[11]:        762       719       824       829       806       784       764       770       733       725       683       719       727       741       706       674
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2216756 n_act=36060 n_pre=36044 n_ref_event=0 n_req=62316 n_rd=54097 n_rd_L2_A=0 n_write=0 n_wr_bk=24640 bw_util=0.1332
n_activity=1358592 dram_eff=0.2318
bk0: 3462a 2178499i bk1: 3480a 2182809i bk2: 3342a 2193263i bk3: 3449a 2182963i bk4: 3284a 2192688i bk5: 3291a 2189501i bk6: 3295a 2190703i bk7: 3235a 2192180i bk8: 3403a 2181831i bk9: 3400a 2183127i bk10: 3445a 2175005i bk11: 3381a 2182196i bk12: 3406a 2186535i bk13: 3334a 2193748i bk14: 3484a 2180242i bk15: 3406a 2188876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.421593
Row_Buffer_Locality_read = 0.450931
Row_Buffer_Locality_write = 0.228495
Bank_Level_Parallism = 2.616370
Bank_Level_Parallism_Col = 1.976561
Bank_Level_Parallism_Ready = 1.583674
write_to_read_ratio_blp_rw_average = 0.246457
GrpLevelPara = 1.543322 

BW Util details:
bwutil = 0.133167 
total_CMD = 2365053 
util_bw = 314948 
Wasted_Col = 571409 
Wasted_Row = 250619 
Idle = 1228077 

BW Util Bottlenecks: 
RCDc_limit = 551509 
RCDWRc_limit = 61788 
WTRc_limit = 160739 
RTWc_limit = 134387 
CCDLc_limit = 63683 
rwq = 0 
CCDLc_limit_alone = 49547 
WTRc_limit_alone = 152952 
RTWc_limit_alone = 128038 

Commands details: 
total_CMD = 2365053 
n_nop = 2216756 
Read = 54097 
Write = 0 
L2_Alloc = 0 
L2_WB = 24640 
n_act = 36060 
n_pre = 36044 
n_ref = 0 
n_req = 62316 
total_req = 78737 

Dual Bus Interface Util: 
issued_total_row = 72104 
issued_total_col = 78737 
Row_Bus_Util =  0.030487 
CoL_Bus_Util = 0.033292 
Either_Row_CoL_Bus_Util = 0.062703 
Issued_on_Two_Bus_Simul_Util = 0.001076 
issued_two_Eff = 0.017155 
queue_avg = 1.301082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2217836 n_act=35613 n_pre=35597 n_ref_event=0 n_req=62210 n_rd=54009 n_rd_L2_A=0 n_write=0 n_wr_bk=24535 bw_util=0.1328
n_activity=1348882 dram_eff=0.2329
bk0: 3508a 2172561i bk1: 3516a 2176526i bk2: 3389a 2186174i bk3: 3356a 2189729i bk4: 3317a 2193047i bk5: 3311a 2199140i bk6: 3331a 2190096i bk7: 3254a 2192918i bk8: 3366a 2189481i bk9: 3266a 2189792i bk10: 3346a 2189833i bk11: 3369a 2184290i bk12: 3388a 2189819i bk13: 3423a 2183447i bk14: 3393a 2186071i bk15: 3476a 2179436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427793
Row_Buffer_Locality_read = 0.456591
Row_Buffer_Locality_write = 0.238142
Bank_Level_Parallism = 2.619223
Bank_Level_Parallism_Col = 1.981017
Bank_Level_Parallism_Ready = 1.571342
write_to_read_ratio_blp_rw_average = 0.247473
GrpLevelPara = 1.540949 

BW Util details:
bwutil = 0.132841 
total_CMD = 2365053 
util_bw = 314176 
Wasted_Col = 566790 
Wasted_Row = 247725 
Idle = 1236362 

BW Util Bottlenecks: 
RCDc_limit = 545589 
RCDWRc_limit = 60490 
WTRc_limit = 155079 
RTWc_limit = 133453 
CCDLc_limit = 63508 
rwq = 0 
CCDLc_limit_alone = 49752 
WTRc_limit_alone = 147351 
RTWc_limit_alone = 127425 

Commands details: 
total_CMD = 2365053 
n_nop = 2217836 
Read = 54009 
Write = 0 
L2_Alloc = 0 
L2_WB = 24535 
n_act = 35613 
n_pre = 35597 
n_ref = 0 
n_req = 62210 
total_req = 78544 

Dual Bus Interface Util: 
issued_total_row = 71210 
issued_total_col = 78544 
Row_Bus_Util =  0.030109 
CoL_Bus_Util = 0.033210 
Either_Row_CoL_Bus_Util = 0.062247 
Issued_on_Two_Bus_Simul_Util = 0.001073 
issued_two_Eff = 0.017233 
queue_avg = 1.306947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30695
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2216682 n_act=36128 n_pre=36112 n_ref_event=0 n_req=62184 n_rd=54002 n_rd_L2_A=0 n_write=0 n_wr_bk=24636 bw_util=0.133
n_activity=1367483 dram_eff=0.23
bk0: 3536a 2178311i bk1: 3508a 2176383i bk2: 3316a 2196042i bk3: 3314a 2194961i bk4: 3304a 2196738i bk5: 3319a 2193714i bk6: 3279a 2194003i bk7: 3309a 2194333i bk8: 3381a 2182778i bk9: 3295a 2197877i bk10: 3358a 2184920i bk11: 3442a 2179856i bk12: 3430a 2183454i bk13: 3358a 2187456i bk14: 3408a 2183975i bk15: 3445a 2178435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.419272
Row_Buffer_Locality_read = 0.448020
Row_Buffer_Locality_write = 0.229528
Bank_Level_Parallism = 2.574577
Bank_Level_Parallism_Col = 1.942612
Bank_Level_Parallism_Ready = 1.542627
write_to_read_ratio_blp_rw_average = 0.244358
GrpLevelPara = 1.536913 

BW Util details:
bwutil = 0.133000 
total_CMD = 2365053 
util_bw = 314552 
Wasted_Col = 577417 
Wasted_Row = 251795 
Idle = 1221289 

BW Util Bottlenecks: 
RCDc_limit = 557111 
RCDWRc_limit = 61858 
WTRc_limit = 162998 
RTWc_limit = 136308 
CCDLc_limit = 64377 
rwq = 0 
CCDLc_limit_alone = 49885 
WTRc_limit_alone = 155078 
RTWc_limit_alone = 129736 

Commands details: 
total_CMD = 2365053 
n_nop = 2216682 
Read = 54002 
Write = 0 
L2_Alloc = 0 
L2_WB = 24636 
n_act = 36128 
n_pre = 36112 
n_ref = 0 
n_req = 62184 
total_req = 78638 

Dual Bus Interface Util: 
issued_total_row = 72240 
issued_total_col = 78638 
Row_Bus_Util =  0.030545 
CoL_Bus_Util = 0.033250 
Either_Row_CoL_Bus_Util = 0.062735 
Issued_on_Two_Bus_Simul_Util = 0.001060 
issued_two_Eff = 0.016897 
queue_avg = 1.189584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2215743 n_act=36418 n_pre=36402 n_ref_event=0 n_req=62512 n_rd=54220 n_rd_L2_A=0 n_write=0 n_wr_bk=24817 bw_util=0.1337
n_activity=1364400 dram_eff=0.2317
bk0: 3459a 2182561i bk1: 3588a 2176122i bk2: 3420a 2186168i bk3: 3318a 2191912i bk4: 3306a 2193636i bk5: 3328a 2190815i bk6: 3342a 2186609i bk7: 3285a 2192862i bk8: 3331a 2192339i bk9: 3395a 2186265i bk10: 3416a 2183719i bk11: 3379a 2181949i bk12: 3429a 2179692i bk13: 3363a 2188149i bk14: 3437a 2184004i bk15: 3424a 2189067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.417680
Row_Buffer_Locality_read = 0.446385
Row_Buffer_Locality_write = 0.229981
Bank_Level_Parallism = 2.594605
Bank_Level_Parallism_Col = 1.938678
Bank_Level_Parallism_Ready = 1.532359
write_to_read_ratio_blp_rw_average = 0.245721
GrpLevelPara = 1.543239 

BW Util details:
bwutil = 0.133675 
total_CMD = 2365053 
util_bw = 316148 
Wasted_Col = 576800 
Wasted_Row = 248797 
Idle = 1223308 

BW Util Bottlenecks: 
RCDc_limit = 558051 
RCDWRc_limit = 61658 
WTRc_limit = 163240 
RTWc_limit = 134285 
CCDLc_limit = 64001 
rwq = 0 
CCDLc_limit_alone = 49576 
WTRc_limit_alone = 154866 
RTWc_limit_alone = 128234 

Commands details: 
total_CMD = 2365053 
n_nop = 2215743 
Read = 54220 
Write = 0 
L2_Alloc = 0 
L2_WB = 24817 
n_act = 36418 
n_pre = 36402 
n_ref = 0 
n_req = 62512 
total_req = 79037 

Dual Bus Interface Util: 
issued_total_row = 72820 
issued_total_col = 79037 
Row_Bus_Util =  0.030790 
CoL_Bus_Util = 0.033419 
Either_Row_CoL_Bus_Util = 0.063132 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.017058 
queue_avg = 1.197150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2217902 n_act=35591 n_pre=35575 n_ref_event=0 n_req=61990 n_rd=53879 n_rd_L2_A=0 n_write=0 n_wr_bk=24452 bw_util=0.1325
n_activity=1359553 dram_eff=0.2305
bk0: 3470a 2184032i bk1: 3557a 2174323i bk2: 3316a 2195189i bk3: 3334a 2194796i bk4: 3285a 2191993i bk5: 3263a 2195014i bk6: 3281a 2194005i bk7: 3281a 2198555i bk8: 3371a 2186695i bk9: 3345a 2195173i bk10: 3396a 2183094i bk11: 3381a 2186321i bk12: 3366a 2190177i bk13: 3428a 2184889i bk14: 3463a 2185822i bk15: 3342a 2191242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.426117
Row_Buffer_Locality_read = 0.455372
Row_Buffer_Locality_write = 0.231784
Bank_Level_Parallism = 2.575464
Bank_Level_Parallism_Col = 1.937632
Bank_Level_Parallism_Ready = 1.542317
write_to_read_ratio_blp_rw_average = 0.245415
GrpLevelPara = 1.534114 

BW Util details:
bwutil = 0.132481 
total_CMD = 2365053 
util_bw = 313324 
Wasted_Col = 568233 
Wasted_Row = 251213 
Idle = 1232283 

BW Util Bottlenecks: 
RCDc_limit = 545958 
RCDWRc_limit = 60299 
WTRc_limit = 156669 
RTWc_limit = 132297 
CCDLc_limit = 63327 
rwq = 0 
CCDLc_limit_alone = 49461 
WTRc_limit_alone = 148907 
RTWc_limit_alone = 126193 

Commands details: 
total_CMD = 2365053 
n_nop = 2217902 
Read = 53879 
Write = 0 
L2_Alloc = 0 
L2_WB = 24452 
n_act = 35591 
n_pre = 35575 
n_ref = 0 
n_req = 61990 
total_req = 78331 

Dual Bus Interface Util: 
issued_total_row = 71166 
issued_total_col = 78331 
Row_Bus_Util =  0.030091 
CoL_Bus_Util = 0.033120 
Either_Row_CoL_Bus_Util = 0.062219 
Issued_on_Two_Bus_Simul_Util = 0.000992 
issued_two_Eff = 0.015943 
queue_avg = 1.186217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2217885 n_act=35739 n_pre=35723 n_ref_event=0 n_req=61870 n_rd=53712 n_rd_L2_A=0 n_write=0 n_wr_bk=24445 bw_util=0.1322
n_activity=1359499 dram_eff=0.23
bk0: 3510a 2178662i bk1: 3403a 2187575i bk2: 3377a 2194128i bk3: 3307a 2193571i bk4: 3210a 2197760i bk5: 3272a 2193192i bk6: 3290a 2189137i bk7: 3277a 2188429i bk8: 3445a 2183827i bk9: 3346a 2190235i bk10: 3381a 2188141i bk11: 3418a 2186333i bk12: 3380a 2192566i bk13: 3373a 2190454i bk14: 3386a 2185014i bk15: 3337a 2194734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.422612
Row_Buffer_Locality_read = 0.451147
Row_Buffer_Locality_write = 0.234739
Bank_Level_Parallism = 2.565920
Bank_Level_Parallism_Col = 1.936342
Bank_Level_Parallism_Ready = 1.540670
write_to_read_ratio_blp_rw_average = 0.243738
GrpLevelPara = 1.533759 

BW Util details:
bwutil = 0.132186 
total_CMD = 2365053 
util_bw = 312628 
Wasted_Col = 569835 
Wasted_Row = 253338 
Idle = 1229252 

BW Util Bottlenecks: 
RCDc_limit = 548960 
RCDWRc_limit = 60527 
WTRc_limit = 156621 
RTWc_limit = 129752 
CCDLc_limit = 62335 
rwq = 0 
CCDLc_limit_alone = 49043 
WTRc_limit_alone = 149121 
RTWc_limit_alone = 123960 

Commands details: 
total_CMD = 2365053 
n_nop = 2217885 
Read = 53712 
Write = 0 
L2_Alloc = 0 
L2_WB = 24445 
n_act = 35739 
n_pre = 35723 
n_ref = 0 
n_req = 61870 
total_req = 78157 

Dual Bus Interface Util: 
issued_total_row = 71462 
issued_total_col = 78157 
Row_Bus_Util =  0.030216 
CoL_Bus_Util = 0.033047 
Either_Row_CoL_Bus_Util = 0.062226 
Issued_on_Two_Bus_Simul_Util = 0.001036 
issued_two_Eff = 0.016654 
queue_avg = 1.203455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2215834 n_act=36328 n_pre=36312 n_ref_event=0 n_req=62466 n_rd=54172 n_rd_L2_A=0 n_write=0 n_wr_bk=24923 bw_util=0.1338
n_activity=1360381 dram_eff=0.2326
bk0: 3533a 2177425i bk1: 3446a 2179989i bk2: 3331a 2191159i bk3: 3335a 2193449i bk4: 3251a 2195834i bk5: 3351a 2185550i bk6: 3319a 2185851i bk7: 3261a 2195037i bk8: 3370a 2185087i bk9: 3361a 2188848i bk10: 3408a 2183409i bk11: 3527a 2173297i bk12: 3491a 2179990i bk13: 3335a 2192380i bk14: 3429a 2185166i bk15: 3424a 2180022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.418692
Row_Buffer_Locality_read = 0.447224
Row_Buffer_Locality_write = 0.232337
Bank_Level_Parallism = 2.608324
Bank_Level_Parallism_Col = 1.954754
Bank_Level_Parallism_Ready = 1.552211
write_to_read_ratio_blp_rw_average = 0.246387
GrpLevelPara = 1.541341 

BW Util details:
bwutil = 0.133773 
total_CMD = 2365053 
util_bw = 316380 
Wasted_Col = 575593 
Wasted_Row = 248862 
Idle = 1224218 

BW Util Bottlenecks: 
RCDc_limit = 556479 
RCDWRc_limit = 62222 
WTRc_limit = 161119 
RTWc_limit = 134661 
CCDLc_limit = 63556 
rwq = 0 
CCDLc_limit_alone = 49380 
WTRc_limit_alone = 152817 
RTWc_limit_alone = 128787 

Commands details: 
total_CMD = 2365053 
n_nop = 2215834 
Read = 54172 
Write = 0 
L2_Alloc = 0 
L2_WB = 24923 
n_act = 36328 
n_pre = 36312 
n_ref = 0 
n_req = 62466 
total_req = 79095 

Dual Bus Interface Util: 
issued_total_row = 72640 
issued_total_col = 79095 
Row_Bus_Util =  0.030714 
CoL_Bus_Util = 0.033443 
Either_Row_CoL_Bus_Util = 0.063093 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.016861 
queue_avg = 1.247274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24727
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2215258 n_act=36544 n_pre=36528 n_ref_event=0 n_req=62801 n_rd=54469 n_rd_L2_A=0 n_write=0 n_wr_bk=24883 bw_util=0.1342
n_activity=1369108 dram_eff=0.2318
bk0: 3521a 2177404i bk1: 3520a 2177209i bk2: 3331a 2187781i bk3: 3388a 2187728i bk4: 3306a 2191058i bk5: 3284a 2193894i bk6: 3404a 2185790i bk7: 3375a 2189891i bk8: 3407a 2185414i bk9: 3318a 2191159i bk10: 3494a 2179888i bk11: 3441a 2181712i bk12: 3370a 2191580i bk13: 3415a 2185037i bk14: 3472a 2178659i bk15: 3423a 2186922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.418353
Row_Buffer_Locality_read = 0.447062
Row_Buffer_Locality_write = 0.230677
Bank_Level_Parallism = 2.592077
Bank_Level_Parallism_Col = 1.945575
Bank_Level_Parallism_Ready = 1.535378
write_to_read_ratio_blp_rw_average = 0.244921
GrpLevelPara = 1.544513 

BW Util details:
bwutil = 0.134208 
total_CMD = 2365053 
util_bw = 317408 
Wasted_Col = 578150 
Wasted_Row = 252857 
Idle = 1216638 

BW Util Bottlenecks: 
RCDc_limit = 559626 
RCDWRc_limit = 62370 
WTRc_limit = 163972 
RTWc_limit = 134874 
CCDLc_limit = 63587 
rwq = 0 
CCDLc_limit_alone = 49309 
WTRc_limit_alone = 155929 
RTWc_limit_alone = 128639 

Commands details: 
total_CMD = 2365053 
n_nop = 2215258 
Read = 54469 
Write = 0 
L2_Alloc = 0 
L2_WB = 24883 
n_act = 36544 
n_pre = 36528 
n_ref = 0 
n_req = 62801 
total_req = 79352 

Dual Bus Interface Util: 
issued_total_row = 73072 
issued_total_col = 79352 
Row_Bus_Util =  0.030897 
CoL_Bus_Util = 0.033552 
Either_Row_CoL_Bus_Util = 0.063337 
Issued_on_Two_Bus_Simul_Util = 0.001112 
issued_two_Eff = 0.017551 
queue_avg = 1.177415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17741
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2216904 n_act=35942 n_pre=35926 n_ref_event=0 n_req=62262 n_rd=54068 n_rd_L2_A=0 n_write=0 n_wr_bk=24639 bw_util=0.1331
n_activity=1371674 dram_eff=0.2295
bk0: 3506a 2177160i bk1: 3516a 2181621i bk2: 3426a 2186295i bk3: 3382a 2190063i bk4: 3303a 2196025i bk5: 3308a 2191524i bk6: 3347a 2193258i bk7: 3250a 2197858i bk8: 3346a 2191113i bk9: 3334a 2191287i bk10: 3416a 2184444i bk11: 3352a 2188677i bk12: 3377a 2188433i bk13: 3374a 2186863i bk14: 3484a 2186169i bk15: 3347a 2191277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.422987
Row_Buffer_Locality_read = 0.452393
Row_Buffer_Locality_write = 0.228948
Bank_Level_Parallism = 2.556996
Bank_Level_Parallism_Col = 1.923879
Bank_Level_Parallism_Ready = 1.528620
write_to_read_ratio_blp_rw_average = 0.247445
GrpLevelPara = 1.533793 

BW Util details:
bwutil = 0.133117 
total_CMD = 2365053 
util_bw = 314828 
Wasted_Col = 576272 
Wasted_Row = 253443 
Idle = 1220510 

BW Util Bottlenecks: 
RCDc_limit = 553033 
RCDWRc_limit = 62056 
WTRc_limit = 158107 
RTWc_limit = 135459 
CCDLc_limit = 63178 
rwq = 0 
CCDLc_limit_alone = 48926 
WTRc_limit_alone = 150239 
RTWc_limit_alone = 129075 

Commands details: 
total_CMD = 2365053 
n_nop = 2216904 
Read = 54068 
Write = 0 
L2_Alloc = 0 
L2_WB = 24639 
n_act = 35942 
n_pre = 35926 
n_ref = 0 
n_req = 62262 
total_req = 78707 

Dual Bus Interface Util: 
issued_total_row = 71868 
issued_total_col = 78707 
Row_Bus_Util =  0.030387 
CoL_Bus_Util = 0.033279 
Either_Row_CoL_Bus_Util = 0.062641 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.016375 
queue_avg = 1.183879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18388
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2215526 n_act=36413 n_pre=36397 n_ref_event=0 n_req=62783 n_rd=54474 n_rd_L2_A=0 n_write=0 n_wr_bk=24749 bw_util=0.134
n_activity=1367383 dram_eff=0.2318
bk0: 3586a 2176682i bk1: 3472a 2182384i bk2: 3425a 2185012i bk3: 3350a 2190232i bk4: 3297a 2193689i bk5: 3287a 2195977i bk6: 3356a 2188202i bk7: 3327a 2191109i bk8: 3285a 2185893i bk9: 3353a 2188667i bk10: 3384a 2184932i bk11: 3503a 2181271i bk12: 3527a 2177396i bk13: 3421a 2189474i bk14: 3499a 2178102i bk15: 3402a 2184944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.420273
Row_Buffer_Locality_read = 0.448765
Row_Buffer_Locality_write = 0.233482
Bank_Level_Parallism = 2.593992
Bank_Level_Parallism_Col = 1.942190
Bank_Level_Parallism_Ready = 1.526136
write_to_read_ratio_blp_rw_average = 0.246559
GrpLevelPara = 1.544085 

BW Util details:
bwutil = 0.133989 
total_CMD = 2365053 
util_bw = 316892 
Wasted_Col = 577946 
Wasted_Row = 251523 
Idle = 1218692 

BW Util Bottlenecks: 
RCDc_limit = 557450 
RCDWRc_limit = 62250 
WTRc_limit = 161476 
RTWc_limit = 138177 
CCDLc_limit = 64443 
rwq = 0 
CCDLc_limit_alone = 50232 
WTRc_limit_alone = 153749 
RTWc_limit_alone = 131693 

Commands details: 
total_CMD = 2365053 
n_nop = 2215526 
Read = 54474 
Write = 0 
L2_Alloc = 0 
L2_WB = 24749 
n_act = 36413 
n_pre = 36397 
n_ref = 0 
n_req = 62783 
total_req = 79223 

Dual Bus Interface Util: 
issued_total_row = 72810 
issued_total_col = 79223 
Row_Bus_Util =  0.030786 
CoL_Bus_Util = 0.033497 
Either_Row_CoL_Bus_Util = 0.063224 
Issued_on_Two_Bus_Simul_Util = 0.001060 
issued_two_Eff = 0.016760 
queue_avg = 1.207967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20797
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2215301 n_act=36419 n_pre=36403 n_ref_event=0 n_req=62977 n_rd=54663 n_rd_L2_A=0 n_write=0 n_wr_bk=24797 bw_util=0.1344
n_activity=1361051 dram_eff=0.2335
bk0: 3457a 2181237i bk1: 3532a 2179957i bk2: 3312a 2193927i bk3: 3419a 2187274i bk4: 3368a 2186957i bk5: 3362a 2189598i bk6: 3388a 2185114i bk7: 3421a 2181658i bk8: 3344a 2184906i bk9: 3377a 2184842i bk10: 3413a 2183760i bk11: 3424a 2183795i bk12: 3337a 2192014i bk13: 3521a 2180051i bk14: 3473a 2179822i bk15: 3515a 2178073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.421964
Row_Buffer_Locality_read = 0.451055
Row_Buffer_Locality_write = 0.230695
Bank_Level_Parallism = 2.623741
Bank_Level_Parallism_Col = 1.959659
Bank_Level_Parallism_Ready = 1.545220
write_to_read_ratio_blp_rw_average = 0.245727
GrpLevelPara = 1.544370 

BW Util details:
bwutil = 0.134390 
total_CMD = 2365053 
util_bw = 317840 
Wasted_Col = 575932 
Wasted_Row = 247874 
Idle = 1223407 

BW Util Bottlenecks: 
RCDc_limit = 556248 
RCDWRc_limit = 62162 
WTRc_limit = 162161 
RTWc_limit = 135969 
CCDLc_limit = 63598 
rwq = 0 
CCDLc_limit_alone = 49667 
WTRc_limit_alone = 154225 
RTWc_limit_alone = 129974 

Commands details: 
total_CMD = 2365053 
n_nop = 2215301 
Read = 54663 
Write = 0 
L2_Alloc = 0 
L2_WB = 24797 
n_act = 36419 
n_pre = 36403 
n_ref = 0 
n_req = 62977 
total_req = 79460 

Dual Bus Interface Util: 
issued_total_row = 72822 
issued_total_col = 79460 
Row_Bus_Util =  0.030791 
CoL_Bus_Util = 0.033598 
Either_Row_CoL_Bus_Util = 0.063319 
Issued_on_Two_Bus_Simul_Util = 0.001070 
issued_two_Eff = 0.016895 
queue_avg = 1.277831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27783
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2365053 n_nop=2216619 n_act=36205 n_pre=36189 n_ref_event=0 n_req=62225 n_rd=54035 n_rd_L2_A=0 n_write=0 n_wr_bk=24483 bw_util=0.1328
n_activity=1359776 dram_eff=0.231
bk0: 3525a 2173894i bk1: 3530a 2176312i bk2: 3376a 2189607i bk3: 3274a 2193495i bk4: 3258a 2195772i bk5: 3299a 2195701i bk6: 3297a 2194088i bk7: 3334a 2189920i bk8: 3385a 2181372i bk9: 3432a 2180643i bk10: 3481a 2173919i bk11: 3391a 2186784i bk12: 3344a 2195305i bk13: 3295a 2195801i bk14: 3448a 2184487i bk15: 3366a 2187159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.418417
Row_Buffer_Locality_read = 0.447007
Row_Buffer_Locality_write = 0.229792
Bank_Level_Parallism = 2.592412
Bank_Level_Parallism_Col = 1.938944
Bank_Level_Parallism_Ready = 1.524434
write_to_read_ratio_blp_rw_average = 0.245609
GrpLevelPara = 1.540336 

BW Util details:
bwutil = 0.132797 
total_CMD = 2365053 
util_bw = 314072 
Wasted_Col = 575224 
Wasted_Row = 249830 
Idle = 1225927 

BW Util Bottlenecks: 
RCDc_limit = 557722 
RCDWRc_limit = 61240 
WTRc_limit = 160339 
RTWc_limit = 135829 
CCDLc_limit = 62865 
rwq = 0 
CCDLc_limit_alone = 49090 
WTRc_limit_alone = 152782 
RTWc_limit_alone = 129611 

Commands details: 
total_CMD = 2365053 
n_nop = 2216619 
Read = 54035 
Write = 0 
L2_Alloc = 0 
L2_WB = 24483 
n_act = 36205 
n_pre = 36189 
n_ref = 0 
n_req = 62225 
total_req = 78518 

Dual Bus Interface Util: 
issued_total_row = 72394 
issued_total_col = 78518 
Row_Bus_Util =  0.030610 
CoL_Bus_Util = 0.033199 
Either_Row_CoL_Bus_Util = 0.062761 
Issued_on_Two_Bus_Simul_Util = 0.001048 
issued_two_Eff = 0.016694 
queue_avg = 1.158591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 102180, Miss = 33353, Miss_rate = 0.326, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[1]: Access = 103384, Miss = 33208, Miss_rate = 0.321, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[2]: Access = 104399, Miss = 33270, Miss_rate = 0.319, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[3]: Access = 102852, Miss = 33203, Miss_rate = 0.323, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[4]: Access = 101916, Miss = 33244, Miss_rate = 0.326, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[5]: Access = 102107, Miss = 33222, Miss_rate = 0.325, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[6]: Access = 103329, Miss = 33372, Miss_rate = 0.323, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[7]: Access = 101258, Miss = 33312, Miss_rate = 0.329, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[8]: Access = 101531, Miss = 33183, Miss_rate = 0.327, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[9]: Access = 102913, Miss = 33163, Miss_rate = 0.322, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[10]: Access = 104255, Miss = 33211, Miss_rate = 0.319, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 102175, Miss = 32966, Miss_rate = 0.323, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[12]: Access = 103017, Miss = 33364, Miss_rate = 0.324, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[13]: Access = 103322, Miss = 33273, Miss_rate = 0.322, Pending_hits = 77, Reservation_fails = 125
L2_cache_bank[14]: Access = 103240, Miss = 33537, Miss_rate = 0.325, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[15]: Access = 103254, Miss = 33396, Miss_rate = 0.323, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[16]: Access = 331672, Miss = 33433, Miss_rate = 0.101, Pending_hits = 90, Reservation_fails = 125
L2_cache_bank[17]: Access = 103271, Miss = 33091, Miss_rate = 0.320, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[18]: Access = 103228, Miss = 33587, Miss_rate = 0.325, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[19]: Access = 102723, Miss = 33343, Miss_rate = 0.325, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[20]: Access = 101845, Miss = 33320, Miss_rate = 0.327, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[21]: Access = 102000, Miss = 33799, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[22]: Access = 102926, Miss = 33343, Miss_rate = 0.324, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[23]: Access = 102134, Miss = 33149, Miss_rate = 0.325, Pending_hits = 64, Reservation_fails = 0
L2_total_cache_accesses = 2694931
L2_total_cache_misses = 799342
L2_total_cache_miss_rate = 0.2966
L2_total_cache_pending_hits = 3279
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 239553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 410247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2023611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 671320
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2694931
icnt_total_pkts_simt_to_mem=2694931
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2694931
Req_Network_cycles = 922247
Req_Network_injected_packets_per_cycle =       2.9221 
Req_Network_conflicts_per_cycle =       1.1186
Req_Network_conflicts_per_cycle_util =       1.5975
Req_Bank_Level_Parallism =       4.1731
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8173
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7333

Reply_Network_injected_packets_num = 2694931
Reply_Network_cycles = 922247
Reply_Network_injected_packets_per_cycle =        2.9221
Reply_Network_conflicts_per_cycle =        0.7253
Reply_Network_conflicts_per_cycle_util =       1.0314
Reply_Bank_Level_Parallism =       4.1554
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3110
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0974
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 27 sec (1107 sec)
gpgpu_simulation_rate = 83857 (inst/sec)
gpgpu_simulation_rate = 833 (cycle/sec)
gpgpu_silicon_slowdown = 1638655x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 42065
gpu_sim_insn = 7237791
gpu_ipc =     172.0621
gpu_tot_sim_cycle = 964312
gpu_tot_sim_insn = 100067702
gpu_tot_ipc =     103.7711
gpu_tot_issued_cta = 28044
gpu_occupancy = 51.3100% 
gpu_tot_occupancy = 56.5505% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2054
partiton_level_parallism_total  =       2.8909
partiton_level_parallism_util =       2.9425
partiton_level_parallism_util_total  =       4.1112
L2_BW  =      96.3338 GB/Sec
L2_BW_total  =     126.2733 GB/Sec
gpu_total_sim_rate=85747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 172638, Miss = 59878, Miss_rate = 0.347, Pending_hits = 3582, Reservation_fails = 7613
	L1D_cache_core[1]: Access = 164591, Miss = 59853, Miss_rate = 0.364, Pending_hits = 3585, Reservation_fails = 8287
	L1D_cache_core[2]: Access = 163282, Miss = 59189, Miss_rate = 0.362, Pending_hits = 3617, Reservation_fails = 9085
	L1D_cache_core[3]: Access = 165653, Miss = 59774, Miss_rate = 0.361, Pending_hits = 3590, Reservation_fails = 8479
	L1D_cache_core[4]: Access = 165324, Miss = 60552, Miss_rate = 0.366, Pending_hits = 3658, Reservation_fails = 8261
	L1D_cache_core[5]: Access = 164722, Miss = 59356, Miss_rate = 0.360, Pending_hits = 3616, Reservation_fails = 9447
	L1D_cache_core[6]: Access = 157759, Miss = 58081, Miss_rate = 0.368, Pending_hits = 3600, Reservation_fails = 9270
	L1D_cache_core[7]: Access = 165625, Miss = 59357, Miss_rate = 0.358, Pending_hits = 3583, Reservation_fails = 8539
	L1D_cache_core[8]: Access = 165516, Miss = 59613, Miss_rate = 0.360, Pending_hits = 3545, Reservation_fails = 8076
	L1D_cache_core[9]: Access = 164972, Miss = 59095, Miss_rate = 0.358, Pending_hits = 3635, Reservation_fails = 8686
	L1D_cache_core[10]: Access = 157043, Miss = 58098, Miss_rate = 0.370, Pending_hits = 3668, Reservation_fails = 8299
	L1D_cache_core[11]: Access = 163611, Miss = 59414, Miss_rate = 0.363, Pending_hits = 3668, Reservation_fails = 8101
	L1D_cache_core[12]: Access = 159185, Miss = 59029, Miss_rate = 0.371, Pending_hits = 3578, Reservation_fails = 8595
	L1D_cache_core[13]: Access = 165557, Miss = 59571, Miss_rate = 0.360, Pending_hits = 3605, Reservation_fails = 7903
	L1D_cache_core[14]: Access = 170301, Miss = 60360, Miss_rate = 0.354, Pending_hits = 3701, Reservation_fails = 8205
	L1D_cache_core[15]: Access = 164388, Miss = 58930, Miss_rate = 0.358, Pending_hits = 3655, Reservation_fails = 7864
	L1D_cache_core[16]: Access = 163307, Miss = 59401, Miss_rate = 0.364, Pending_hits = 3731, Reservation_fails = 7863
	L1D_cache_core[17]: Access = 161516, Miss = 59309, Miss_rate = 0.367, Pending_hits = 3634, Reservation_fails = 8546
	L1D_cache_core[18]: Access = 165007, Miss = 59659, Miss_rate = 0.362, Pending_hits = 3626, Reservation_fails = 9090
	L1D_cache_core[19]: Access = 165163, Miss = 59271, Miss_rate = 0.359, Pending_hits = 3729, Reservation_fails = 8453
	L1D_cache_core[20]: Access = 158786, Miss = 57783, Miss_rate = 0.364, Pending_hits = 3557, Reservation_fails = 8035
	L1D_cache_core[21]: Access = 161102, Miss = 59764, Miss_rate = 0.371, Pending_hits = 3728, Reservation_fails = 8144
	L1D_cache_core[22]: Access = 158776, Miss = 57752, Miss_rate = 0.364, Pending_hits = 3525, Reservation_fails = 8423
	L1D_cache_core[23]: Access = 169606, Miss = 60315, Miss_rate = 0.356, Pending_hits = 3841, Reservation_fails = 7355
	L1D_cache_core[24]: Access = 161586, Miss = 59210, Miss_rate = 0.366, Pending_hits = 3678, Reservation_fails = 7747
	L1D_cache_core[25]: Access = 172571, Miss = 60598, Miss_rate = 0.351, Pending_hits = 3775, Reservation_fails = 7723
	L1D_cache_core[26]: Access = 161472, Miss = 58995, Miss_rate = 0.365, Pending_hits = 3610, Reservation_fails = 8119
	L1D_cache_core[27]: Access = 161495, Miss = 59192, Miss_rate = 0.367, Pending_hits = 3555, Reservation_fails = 8200
	L1D_cache_core[28]: Access = 162461, Miss = 58661, Miss_rate = 0.361, Pending_hits = 3619, Reservation_fails = 8149
	L1D_cache_core[29]: Access = 166519, Miss = 59720, Miss_rate = 0.359, Pending_hits = 3606, Reservation_fails = 7997
	L1D_total_cache_accesses = 4919534
	L1D_total_cache_misses = 1779780
	L1D_total_cache_miss_rate = 0.3618
	L1D_total_cache_pending_hits = 109100
	L1D_total_cache_reservation_fails = 248554
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2499928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 975486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 122045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 654540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 109100
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 530726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4239054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 680480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 122045
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 28044, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10011, 12972, 9184, 16118, 8388, 10752, 11743, 15258, 12542, 9992, 12078, 10971, 11005, 11743, 11415, 11143, 11467, 12801, 11350, 12418, 12638, 12241, 8339, 9885, 12266, 11227, 12705, 10927, 10405, 12583, 10914, 9691, 
gpgpu_n_tot_thrd_icount = 350616512
gpgpu_n_tot_w_icount = 10956766
gpgpu_n_stall_shd_mem = 911403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2107223
gpgpu_n_mem_write_global = 680480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8417769
gpgpu_n_store_insn = 1801406
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26024832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 692603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 218800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2002269	W0_Idle:8338913	W0_Scoreboard:69188244	W1:3907904	W2:1428654	W3:763974	W4:509815	W5:364889	W6:290411	W7:236091	W8:191835	W9:161923	W10:132289	W11:107092	W12:93025	W13:70404	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1938	W28:1174	W29:1643	W30:1459	W31:346	W32:2443068
single_issue_nums: WS0:2749120	WS1:2742992	WS2:2735425	WS3:2729229	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040208 {8:1630026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27219200 {40:680480,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19087880 {40:477197,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65201040 {40:1630026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5443840 {8:680480,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19087880 {40:477197,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 283 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:571045 	12494 	16227 	28383 	92736 	34546 	15171 	12096 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1782269 	940088 	47296 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	411747 	23232 	7275 	7669 	2066452 	136288 	94508 	24677 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2457038 	180367 	55537 	37503 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	949 	842 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        21        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        27        28        30        31        28 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        21        37        23        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.709265  1.770204  1.848717  1.813220  1.850318  1.808751  1.827697  1.789688  1.751158  1.710689  1.699517  1.718422  1.744370  1.721962  1.740954  1.784799 
dram[1]:  1.729956  1.754513  1.788913  1.799824  1.864631  1.929976  1.851716  1.852022  1.770761  1.767111  1.791685  1.724524  1.783842  1.707009  1.765158  1.737725 
dram[2]:  1.754336  1.716489  1.825911  1.845696  1.853401  1.847637  1.795056  1.817478  1.707357  1.756291  1.695546  1.700724  1.713350  1.725325  1.722085  1.711429 
dram[3]:  1.744233  1.709517  1.794719  1.783784  1.850182  1.797440  1.810536  1.843021  1.757785  1.713513  1.712379  1.648894  1.671571  1.741881  1.749897  1.793637 
dram[4]:  1.743507  1.715686  1.845096  1.840645  1.803886  1.852368  1.826648  1.866204  1.762976  1.810384  1.671371  1.718269  1.744421  1.716865  1.772025  1.771379 
dram[5]:  1.723235  1.769748  1.849040  1.819309  1.840791  1.829447  1.809846  1.767646  1.728369  1.735809  1.705491  1.742833  1.738746  1.753154  1.728856  1.797891 
dram[6]:  1.724922  1.724263  1.803775  1.824186  1.847268  1.781889  1.794746  1.861358  1.725201  1.781088  1.697862  1.685983  1.709742  1.784562  1.722989  1.708809 
dram[7]:  1.737095  1.709828  1.790485  1.795327  1.829191  1.821249  1.781088  1.823843  1.739916  1.714528  1.707766  1.701790  1.773019  1.714925  1.703025  1.759189 
dram[8]:  1.711470  1.766035  1.831588  1.828028  1.846366  1.812808  1.820721  1.846623  1.738310  1.738197  1.697056  1.704698  1.738155  1.731555  1.776804  1.757407 
dram[9]:  1.777027  1.760243  1.806131  1.828698  1.839033  1.854360  1.809881  1.826420  1.674003  1.733135  1.669478  1.712804  1.716088  1.780509  1.705230  1.737416 
dram[10]:  1.734069  1.755565  1.859447  1.827962  1.835488  1.837703  1.828724  1.788841  1.712288  1.737306  1.710938  1.712639  1.777778  1.747356  1.714228  1.715882 
dram[11]:  1.711287  1.731522  1.816681  1.813059  1.823801  1.833257  1.805154  1.791316  1.684384  1.680242  1.628210  1.735208  1.786216  1.754692  1.771034  1.724969 
average row locality = 795679/450922 = 1.764560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3713      3763      3578      3682      3542      3489      3497      3451      3636      3623      3659      3575      3632      3519      3694      3651 
dram[1]:      3759      3784      3616      3548      3560      3517      3550      3506      3601      3478      3579      3613      3615      3652      3619      3707 
dram[2]:      3787      3765      3526      3481      3513      3506      3485      3483      3640      3495      3591      3680      3649      3584      3653      3660 
dram[3]:      3726      3867      3644      3533      3540      3540      3586      3509      3552      3585      3691      3622      3654      3600      3698      3652 
dram[4]:      3717      3791      3499      3570      3473      3479      3479      3528      3568      3523      3601      3597      3598      3640      3708      3579 
dram[5]:      3755      3659      3610      3548      3404      3479      3507      3512      3626      3570      3573      3642      3600      3624      3626      3586 
dram[6]:      3804      3706      3558      3548      3435      3547      3523      3484      3588      3598      3654      3736      3732      3568      3696      3645 
dram[7]:      3756      3796      3542      3586      3519      3482      3602      3594      3617      3528      3710      3636      3623      3664      3708      3635 
dram[8]:      3762      3801      3635      3584      3494      3523      3543      3456      3536      3540      3621      3540      3627      3605      3719      3565 
dram[9]:      3875      3763      3631      3591      3515      3486      3565      3552      3515      3581      3607      3726      3774      3654      3737      3614 
dram[10]:      3681      3770      3518      3640      3592      3550      3581      3633      3539      3630      3612      3619      3557      3737      3704      3726 
dram[11]:      3747      3757      3627      3525      3449      3482      3495      3525      3555      3633      3679      3589      3548      3503      3700      3618 
total dram reads = 692654
bank skew: 3875/3404 = 1.14
chip skew: 58186/57321 = 1.02
number of total write accesses:
dram[0]:      1734      1704      1570      1656      1534      1529      1501      1501      1563      1544      1643      1534      1633      1509      1596      1576 
dram[1]:      1694      1736      1652      1580      1569      1529      1526      1532      1513      1485      1543      1565      1556      1587      1552      1591 
dram[2]:      1725      1712      1587      1615      1517      1528      1514      1536      1551      1485      1623      1626      1577      1548      1598      1594 
dram[3]:      1724      1729      1707      1601      1566      1558      1535      1526      1496      1596      1599      1607      1621      1574      1561      1569 
dram[4]:      1717      1729      1572      1601      1539      1546      1472      1515      1520      1481      1605      1578      1562      1596      1604      1564 
dram[5]:      1726      1653      1597      1616      1502      1560      1480      1532      1579      1515      1580      1613      1578      1584      1603      1511 
dram[6]:      1739      1669      1654      1601      1532      1613      1531      1487      1541      1569      1607      1670      1658      1547      1607      1636 
dram[7]:      1727      1739      1638      1645      1537      1530      1549      1514      1553      1497      1629      1626      1572      1614      1649      1548 
dram[8]:      1729      1727      1643      1656      1508      1540      1513      1467      1541      1551      1580      1557      1604      1564      1605      1576 
dram[9]:      1764      1731      1646      1614      1511      1505      1548      1496      1540      1487      1593      1641      1671      1583      1619      1578 
dram[10]:      1696      1679      1521      1624      1569      1535      1539      1582      1526      1507      1599      1564      1526      1622      1657      1661 
dram[11]:      1709      1719      1623      1578      1508      1529      1479      1532      1551      1589      1648      1567      1545      1494      1550      1573 
total dram writes = 304589
bank skew: 1764/1467 = 1.20
chip skew: 25661/25194 = 1.02
average mf latency per bank:
dram[0]:        731       742       791       771       806       808       775       783       706       715       686       720       683       729       664       680
dram[1]:        750       740       812       818       786       792       764       765       725       741       726       700       703       685       696       685
dram[2]:        753       748       801       784       787       781       750       744       698       755       704       700       686       696       672       674
dram[3]:        755       716       779       820       774       775       750       751       740       691       689       694       688       700       689       677
dram[4]:        732       715       820       795       784       797       763       767       732       764       689       703       680       696       664       691
dram[5]:        785       786       802       797       821       773       775       742       733       724       699       699       710       691       689       701
dram[6]:        756       759       804       835       799       752       752       768       722       723       682       668       664       717       665       667
dram[7]:        778       757       810       824       783       798       751       744       717       733       694       702       704       676       672       699
dram[8]:        744       765     11401       779       810       800       759       776       730       721       710       728       687       704       671       684
dram[9]:        757       773       762       776       813       796       730       737       748       729       714       673       673       677       673       689
dram[10]:        774       757       839       803       750       759       713       731       735       734       688       692       711       664       658       660
dram[11]:        752       709       807       808       798       775       752       757       729       716       680       710       716       731       694       663
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2317455 n_act=37534 n_pre=37518 n_ref_event=0 n_req=66267 n_rd=57704 n_rd_L2_A=0 n_write=0 n_wr_bk=25327 bw_util=0.1343
n_activity=1431996 dram_eff=0.2319
bk0: 3713a 2278708i bk1: 3763a 2282828i bk2: 3578a 2294997i bk3: 3682a 2284360i bk4: 3542a 2293778i bk5: 3489a 2291560i bk6: 3497a 2292541i bk7: 3451a 2293922i bk8: 3636a 2283294i bk9: 3623a 2285117i bk10: 3659a 2277505i bk11: 3575a 2284769i bk12: 3632a 2287263i bk13: 3519a 2295733i bk14: 3694a 2282147i bk15: 3651a 2289609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433836
Row_Buffer_Locality_read = 0.464907
Row_Buffer_Locality_write = 0.224454
Bank_Level_Parallism = 2.580261
Bank_Level_Parallism_Col = 1.951820
Bank_Level_Parallism_Ready = 1.557481
write_to_read_ratio_blp_rw_average = 0.245940
GrpLevelPara = 1.533613 

BW Util details:
bwutil = 0.134304 
total_CMD = 2472925 
util_bw = 332124 
Wasted_Col = 598973 
Wasted_Row = 264187 
Idle = 1277641 

BW Util Bottlenecks: 
RCDc_limit = 574060 
RCDWRc_limit = 64948 
WTRc_limit = 165441 
RTWc_limit = 141240 
CCDLc_limit = 67531 
rwq = 0 
CCDLc_limit_alone = 52914 
WTRc_limit_alone = 157508 
RTWc_limit_alone = 134556 

Commands details: 
total_CMD = 2472925 
n_nop = 2317455 
Read = 57704 
Write = 0 
L2_Alloc = 0 
L2_WB = 25327 
n_act = 37534 
n_pre = 37518 
n_ref = 0 
n_req = 66267 
total_req = 83031 

Dual Bus Interface Util: 
issued_total_row = 75052 
issued_total_col = 83031 
Row_Bus_Util =  0.030349 
CoL_Bus_Util = 0.033576 
Either_Row_CoL_Bus_Util = 0.062869 
Issued_on_Two_Bus_Simul_Util = 0.001057 
issued_two_Eff = 0.016807 
queue_avg = 1.268696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2318422 n_act=37102 n_pre=37086 n_ref_event=0 n_req=66236 n_rd=57704 n_rd_L2_A=0 n_write=0 n_wr_bk=25210 bw_util=0.1341
n_activity=1422225 dram_eff=0.2332
bk0: 3759a 2272595i bk1: 3784a 2276440i bk2: 3616a 2288435i bk3: 3548a 2291758i bk4: 3560a 2294495i bk5: 3517a 2301554i bk6: 3550a 2291535i bk7: 3506a 2293147i bk8: 3601a 2290828i bk9: 3478a 2291316i bk10: 3579a 2292423i bk11: 3613a 2285318i bk12: 3615a 2291582i bk13: 3652a 2285517i bk14: 3619a 2287500i bk15: 3707a 2280295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440093
Row_Buffer_Locality_read = 0.470557
Row_Buffer_Locality_write = 0.234060
Bank_Level_Parallism = 2.584638
Bank_Level_Parallism_Col = 1.957293
Bank_Level_Parallism_Ready = 1.546296
write_to_read_ratio_blp_rw_average = 0.246541
GrpLevelPara = 1.532268 

BW Util details:
bwutil = 0.134115 
total_CMD = 2472925 
util_bw = 331656 
Wasted_Col = 594014 
Wasted_Row = 261183 
Idle = 1286072 

BW Util Bottlenecks: 
RCDc_limit = 568268 
RCDWRc_limit = 63375 
WTRc_limit = 160190 
RTWc_limit = 140001 
CCDLc_limit = 67449 
rwq = 0 
CCDLc_limit_alone = 53115 
WTRc_limit_alone = 152231 
RTWc_limit_alone = 133626 

Commands details: 
total_CMD = 2472925 
n_nop = 2318422 
Read = 57704 
Write = 0 
L2_Alloc = 0 
L2_WB = 25210 
n_act = 37102 
n_pre = 37086 
n_ref = 0 
n_req = 66236 
total_req = 82914 

Dual Bus Interface Util: 
issued_total_row = 74188 
issued_total_col = 82914 
Row_Bus_Util =  0.030000 
CoL_Bus_Util = 0.033529 
Either_Row_CoL_Bus_Util = 0.062478 
Issued_on_Two_Bus_Simul_Util = 0.001051 
issued_two_Eff = 0.016822 
queue_avg = 1.273153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2317567 n_act=37548 n_pre=37532 n_ref_event=0 n_req=66015 n_rd=57498 n_rd_L2_A=0 n_write=0 n_wr_bk=25336 bw_util=0.134
n_activity=1440565 dram_eff=0.23
bk0: 3787a 2279811i bk1: 3765a 2277637i bk2: 3526a 2298619i bk3: 3481a 2297543i bk4: 3513a 2297759i bk5: 3506a 2296864i bk6: 3485a 2296053i bk7: 3483a 2297034i bk8: 3640a 2283264i bk9: 3495a 2299180i bk10: 3591a 2285195i bk11: 3680a 2281814i bk12: 3649a 2285230i bk13: 3584a 2289338i bk14: 3653a 2285115i bk15: 3660a 2280295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431463
Row_Buffer_Locality_read = 0.461964
Row_Buffer_Locality_write = 0.225549
Bank_Level_Parallism = 2.540257
Bank_Level_Parallism_Col = 1.920474
Bank_Level_Parallism_Ready = 1.519767
write_to_read_ratio_blp_rw_average = 0.243729
GrpLevelPara = 1.528330 

BW Util details:
bwutil = 0.133985 
total_CMD = 2472925 
util_bw = 331336 
Wasted_Col = 604227 
Wasted_Row = 265512 
Idle = 1271850 

BW Util Bottlenecks: 
RCDc_limit = 579064 
RCDWRc_limit = 65027 
WTRc_limit = 168046 
RTWc_limit = 142603 
CCDLc_limit = 67957 
rwq = 0 
CCDLc_limit_alone = 52926 
WTRc_limit_alone = 159944 
RTWc_limit_alone = 135674 

Commands details: 
total_CMD = 2472925 
n_nop = 2317567 
Read = 57498 
Write = 0 
L2_Alloc = 0 
L2_WB = 25336 
n_act = 37548 
n_pre = 37532 
n_ref = 0 
n_req = 66015 
total_req = 82834 

Dual Bus Interface Util: 
issued_total_row = 75080 
issued_total_col = 82834 
Row_Bus_Util =  0.030361 
CoL_Bus_Util = 0.033496 
Either_Row_CoL_Bus_Util = 0.062824 
Issued_on_Two_Bus_Simul_Util = 0.001034 
issued_two_Eff = 0.016452 
queue_avg = 1.159560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2315983 n_act=37993 n_pre=37977 n_ref_event=0 n_req=66656 n_rd=57999 n_rd_L2_A=0 n_write=0 n_wr_bk=25569 bw_util=0.1352
n_activity=1439755 dram_eff=0.2322
bk0: 3726a 2283312i bk1: 3867a 2275745i bk2: 3644a 2287638i bk3: 3533a 2294089i bk4: 3540a 2295286i bk5: 3540a 2292171i bk6: 3586a 2287863i bk7: 3509a 2293517i bk8: 3552a 2293703i bk9: 3585a 2288115i bk10: 3691a 2283028i bk11: 3622a 2281998i bk12: 3654a 2280793i bk13: 3600a 2289254i bk14: 3698a 2284036i bk15: 3652a 2290845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.430254
Row_Buffer_Locality_read = 0.460905
Row_Buffer_Locality_write = 0.224905
Bank_Level_Parallism = 2.560980
Bank_Level_Parallism_Col = 1.916616
Bank_Level_Parallism_Ready = 1.508601
write_to_read_ratio_blp_rw_average = 0.244887
GrpLevelPara = 1.534663 

BW Util details:
bwutil = 0.135173 
total_CMD = 2472925 
util_bw = 334272 
Wasted_Col = 605279 
Wasted_Row = 263143 
Idle = 1270231 

BW Util Bottlenecks: 
RCDc_limit = 581750 
RCDWRc_limit = 65196 
WTRc_limit = 169124 
RTWc_limit = 141055 
CCDLc_limit = 67905 
rwq = 0 
CCDLc_limit_alone = 53025 
WTRc_limit_alone = 160598 
RTWc_limit_alone = 134701 

Commands details: 
total_CMD = 2472925 
n_nop = 2315983 
Read = 57999 
Write = 0 
L2_Alloc = 0 
L2_WB = 25569 
n_act = 37993 
n_pre = 37977 
n_ref = 0 
n_req = 66656 
total_req = 83568 

Dual Bus Interface Util: 
issued_total_row = 75970 
issued_total_col = 83568 
Row_Bus_Util =  0.030721 
CoL_Bus_Util = 0.033793 
Either_Row_CoL_Bus_Util = 0.063464 
Issued_on_Two_Bus_Simul_Util = 0.001050 
issued_two_Eff = 0.016541 
queue_avg = 1.173103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2318628 n_act=37086 n_pre=37070 n_ref_event=0 n_req=65837 n_rd=57350 n_rd_L2_A=0 n_write=0 n_wr_bk=25201 bw_util=0.1335
n_activity=1433453 dram_eff=0.2304
bk0: 3717a 2284406i bk1: 3791a 2274277i bk2: 3499a 2296956i bk3: 3570a 2296115i bk4: 3473a 2293897i bk5: 3479a 2296066i bk6: 3479a 2297257i bk7: 3528a 2299503i bk8: 3568a 2288264i bk9: 3523a 2298305i bk10: 3601a 2285096i bk11: 3597a 2287217i bk12: 3598a 2291369i bk13: 3640a 2286124i bk14: 3708a 2287014i bk15: 3579a 2291953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436943
Row_Buffer_Locality_read = 0.467934
Row_Buffer_Locality_write = 0.227524
Bank_Level_Parallism = 2.539598
Bank_Level_Parallism_Col = 1.913996
Bank_Level_Parallism_Ready = 1.518993
write_to_read_ratio_blp_rw_average = 0.245060
GrpLevelPara = 1.524431 

BW Util details:
bwutil = 0.133528 
total_CMD = 2472925 
util_bw = 330204 
Wasted_Col = 596638 
Wasted_Row = 265410 
Idle = 1280673 

BW Util Bottlenecks: 
RCDc_limit = 568640 
RCDWRc_limit = 63840 
WTRc_limit = 162649 
RTWc_limit = 139275 
CCDLc_limit = 67094 
rwq = 0 
CCDLc_limit_alone = 52689 
WTRc_limit_alone = 154652 
RTWc_limit_alone = 132867 

Commands details: 
total_CMD = 2472925 
n_nop = 2318628 
Read = 57350 
Write = 0 
L2_Alloc = 0 
L2_WB = 25201 
n_act = 37086 
n_pre = 37070 
n_ref = 0 
n_req = 65837 
total_req = 82551 

Dual Bus Interface Util: 
issued_total_row = 74156 
issued_total_col = 82551 
Row_Bus_Util =  0.029987 
CoL_Bus_Util = 0.033382 
Either_Row_CoL_Bus_Util = 0.062395 
Issued_on_Two_Bus_Simul_Util = 0.000975 
issued_two_Eff = 0.015619 
queue_avg = 1.157136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2318452 n_act=37221 n_pre=37205 n_ref_event=0 n_req=65835 n_rd=57321 n_rd_L2_A=0 n_write=0 n_wr_bk=25229 bw_util=0.1335
n_activity=1433102 dram_eff=0.2304
bk0: 3755a 2278575i bk1: 3659a 2287334i bk2: 3610a 2295629i bk3: 3548a 2293705i bk4: 3404a 2299660i bk5: 3479a 2295065i bk6: 3507a 2291297i bk7: 3512a 2289744i bk8: 3626a 2287365i bk9: 3570a 2292126i bk10: 3573a 2290803i bk11: 3642a 2287615i bk12: 3600a 2294162i bk13: 3624a 2290437i bk14: 3626a 2286559i bk15: 3586a 2295338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434875
Row_Buffer_Locality_read = 0.465083
Row_Buffer_Locality_write = 0.231501
Bank_Level_Parallism = 2.532813
Bank_Level_Parallism_Col = 1.913268
Bank_Level_Parallism_Ready = 1.516131
write_to_read_ratio_blp_rw_average = 0.243397
GrpLevelPara = 1.524790 

BW Util details:
bwutil = 0.133526 
total_CMD = 2472925 
util_bw = 330200 
Wasted_Col = 598016 
Wasted_Row = 266660 
Idle = 1278049 

BW Util Bottlenecks: 
RCDc_limit = 571477 
RCDWRc_limit = 63785 
WTRc_limit = 162321 
RTWc_limit = 136760 
CCDLc_limit = 66253 
rwq = 0 
CCDLc_limit_alone = 52447 
WTRc_limit_alone = 154592 
RTWc_limit_alone = 130683 

Commands details: 
total_CMD = 2472925 
n_nop = 2318452 
Read = 57321 
Write = 0 
L2_Alloc = 0 
L2_WB = 25229 
n_act = 37221 
n_pre = 37205 
n_ref = 0 
n_req = 65835 
total_req = 82550 

Dual Bus Interface Util: 
issued_total_row = 74426 
issued_total_col = 82550 
Row_Bus_Util =  0.030096 
CoL_Bus_Util = 0.033382 
Either_Row_CoL_Bus_Util = 0.062466 
Issued_on_Two_Bus_Simul_Util = 0.001012 
issued_two_Eff = 0.016203 
queue_avg = 1.177851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2316387 n_act=37823 n_pre=37807 n_ref_event=0 n_req=66474 n_rd=57822 n_rd_L2_A=0 n_write=0 n_wr_bk=25661 bw_util=0.135
n_activity=1434552 dram_eff=0.2328
bk0: 3804a 2277218i bk1: 3706a 2280262i bk2: 3558a 2292185i bk3: 3548a 2295574i bk4: 3435a 2298126i bk5: 3547a 2287600i bk6: 3523a 2288050i bk7: 3484a 2297757i bk8: 3588a 2287475i bk9: 3598a 2291248i bk10: 3654a 2284938i bk11: 3736a 2275321i bk12: 3732a 2280294i bk13: 3568a 2291624i bk14: 3696a 2284111i bk15: 3645a 2281436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431251
Row_Buffer_Locality_read = 0.461606
Row_Buffer_Locality_write = 0.228387
Bank_Level_Parallism = 2.572631
Bank_Level_Parallism_Col = 1.932008
Bank_Level_Parallism_Ready = 1.528631
write_to_read_ratio_blp_rw_average = 0.246192
GrpLevelPara = 1.532489 

BW Util details:
bwutil = 0.135035 
total_CMD = 2472925 
util_bw = 333932 
Wasted_Col = 603744 
Wasted_Row = 262707 
Idle = 1272542 

BW Util Bottlenecks: 
RCDc_limit = 579360 
RCDWRc_limit = 65579 
WTRc_limit = 166002 
RTWc_limit = 141265 
CCDLc_limit = 67269 
rwq = 0 
CCDLc_limit_alone = 52666 
WTRc_limit_alone = 157554 
RTWc_limit_alone = 135110 

Commands details: 
total_CMD = 2472925 
n_nop = 2316387 
Read = 57822 
Write = 0 
L2_Alloc = 0 
L2_WB = 25661 
n_act = 37823 
n_pre = 37807 
n_ref = 0 
n_req = 66474 
total_req = 83483 

Dual Bus Interface Util: 
issued_total_row = 75630 
issued_total_col = 83483 
Row_Bus_Util =  0.030583 
CoL_Bus_Util = 0.033759 
Either_Row_CoL_Bus_Util = 0.063301 
Issued_on_Two_Bus_Simul_Util = 0.001041 
issued_two_Eff = 0.016450 
queue_avg = 1.217946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2316045 n_act=38014 n_pre=37998 n_ref_event=0 n_req=66668 n_rd=57998 n_rd_L2_A=0 n_write=0 n_wr_bk=25567 bw_util=0.1352
n_activity=1442817 dram_eff=0.2317
bk0: 3756a 2277830i bk1: 3796a 2276402i bk2: 3542a 2289825i bk3: 3586a 2289446i bk4: 3519a 2293677i bk5: 3482a 2295182i bk6: 3602a 2287935i bk7: 3594a 2291616i bk8: 3617a 2287723i bk9: 3528a 2293114i bk10: 3710a 2282187i bk11: 3636a 2283547i bk12: 3623a 2292100i bk13: 3664a 2285398i bk14: 3708a 2280231i bk15: 3635a 2288899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.430041
Row_Buffer_Locality_read = 0.460568
Row_Buffer_Locality_write = 0.225836
Bank_Level_Parallism = 2.555891
Bank_Level_Parallism_Col = 1.921722
Bank_Level_Parallism_Ready = 1.512908
write_to_read_ratio_blp_rw_average = 0.244851
GrpLevelPara = 1.534283 

BW Util details:
bwutil = 0.135168 
total_CMD = 2472925 
util_bw = 334260 
Wasted_Col = 606235 
Wasted_Row = 266880 
Idle = 1265550 

BW Util Bottlenecks: 
RCDc_limit = 582169 
RCDWRc_limit = 65559 
WTRc_limit = 169220 
RTWc_limit = 141847 
CCDLc_limit = 67388 
rwq = 0 
CCDLc_limit_alone = 52515 
WTRc_limit_alone = 160950 
RTWc_limit_alone = 135244 

Commands details: 
total_CMD = 2472925 
n_nop = 2316045 
Read = 57998 
Write = 0 
L2_Alloc = 0 
L2_WB = 25567 
n_act = 38014 
n_pre = 37998 
n_ref = 0 
n_req = 66668 
total_req = 83565 

Dual Bus Interface Util: 
issued_total_row = 76012 
issued_total_col = 83565 
Row_Bus_Util =  0.030738 
CoL_Bus_Util = 0.033792 
Either_Row_CoL_Bus_Util = 0.063439 
Issued_on_Two_Bus_Simul_Util = 0.001091 
issued_two_Eff = 0.017191 
queue_avg = 1.147831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2317771 n_act=37367 n_pre=37351 n_ref_event=0 n_req=66099 n_rd=57551 n_rd_L2_A=0 n_write=0 n_wr_bk=25361 bw_util=0.1341
n_activity=1444699 dram_eff=0.2296
bk0: 3762a 2277847i bk1: 3801a 2281166i bk2: 3635a 2288763i bk3: 3584a 2291948i bk4: 3494a 2297953i bk5: 3523a 2294020i bk6: 3543a 2295319i bk7: 3456a 2300859i bk8: 3536a 2293099i bk9: 3540a 2293239i bk10: 3621a 2286675i bk11: 3540a 2289766i bk12: 3627a 2288384i bk13: 3605a 2287452i bk14: 3719a 2288707i bk15: 3565a 2294063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434923
Row_Buffer_Locality_read = 0.466143
Row_Buffer_Locality_write = 0.224731
Bank_Level_Parallism = 2.523243
Bank_Level_Parallism_Col = 1.902379
Bank_Level_Parallism_Ready = 1.506474
write_to_read_ratio_blp_rw_average = 0.247589
GrpLevelPara = 1.525162 

BW Util details:
bwutil = 0.134112 
total_CMD = 2472925 
util_bw = 331648 
Wasted_Col = 603422 
Wasted_Row = 266985 
Idle = 1270870 

BW Util Bottlenecks: 
RCDc_limit = 574755 
RCDWRc_limit = 65262 
WTRc_limit = 163349 
RTWc_limit = 142716 
CCDLc_limit = 66840 
rwq = 0 
CCDLc_limit_alone = 52056 
WTRc_limit_alone = 155293 
RTWc_limit_alone = 135988 

Commands details: 
total_CMD = 2472925 
n_nop = 2317771 
Read = 57551 
Write = 0 
L2_Alloc = 0 
L2_WB = 25361 
n_act = 37367 
n_pre = 37351 
n_ref = 0 
n_req = 66099 
total_req = 82912 

Dual Bus Interface Util: 
issued_total_row = 74718 
issued_total_col = 82912 
Row_Bus_Util =  0.030214 
CoL_Bus_Util = 0.033528 
Either_Row_CoL_Bus_Util = 0.062741 
Issued_on_Two_Bus_Simul_Util = 0.001001 
issued_two_Eff = 0.015958 
queue_avg = 1.154850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2315845 n_act=37978 n_pre=37962 n_ref_event=0 n_req=66887 n_rd=58186 n_rd_L2_A=0 n_write=0 n_wr_bk=25527 bw_util=0.1354
n_activity=1443007 dram_eff=0.2321
bk0: 3875a 2275782i bk1: 3763a 2281911i bk2: 3631a 2286678i bk3: 3591a 2291591i bk4: 3515a 2295878i bk5: 3486a 2297701i bk6: 3565a 2289766i bk7: 3552a 2292353i bk8: 3515a 2286895i bk9: 3581a 2290028i bk10: 3607a 2285561i bk11: 3726a 2282040i bk12: 3774a 2277471i bk13: 3654a 2290414i bk14: 3737a 2278977i bk15: 3614a 2286972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432446
Row_Buffer_Locality_read = 0.462981
Row_Buffer_Locality_write = 0.228250
Bank_Level_Parallism = 2.560050
Bank_Level_Parallism_Col = 1.918900
Bank_Level_Parallism_Ready = 1.502524
write_to_read_ratio_blp_rw_average = 0.246707
GrpLevelPara = 1.534790 

BW Util details:
bwutil = 0.135407 
total_CMD = 2472925 
util_bw = 334852 
Wasted_Col = 607129 
Wasted_Row = 265392 
Idle = 1265552 

BW Util Bottlenecks: 
RCDc_limit = 580844 
RCDWRc_limit = 65871 
WTRc_limit = 166726 
RTWc_limit = 146133 
CCDLc_limit = 68463 
rwq = 0 
CCDLc_limit_alone = 53734 
WTRc_limit_alone = 158838 
RTWc_limit_alone = 139292 

Commands details: 
total_CMD = 2472925 
n_nop = 2315845 
Read = 58186 
Write = 0 
L2_Alloc = 0 
L2_WB = 25527 
n_act = 37978 
n_pre = 37962 
n_ref = 0 
n_req = 66887 
total_req = 83713 

Dual Bus Interface Util: 
issued_total_row = 75940 
issued_total_col = 83713 
Row_Bus_Util =  0.030709 
CoL_Bus_Util = 0.033852 
Either_Row_CoL_Bus_Util = 0.063520 
Issued_on_Two_Bus_Simul_Util = 0.001040 
issued_two_Eff = 0.016380 
queue_avg = 1.184484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18448
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2316452 n_act=37788 n_pre=37772 n_ref_event=0 n_req=66723 n_rd=58089 n_rd_L2_A=0 n_write=0 n_wr_bk=25407 bw_util=0.1351
n_activity=1432640 dram_eff=0.2331
bk0: 3681a 2281910i bk1: 3770a 2281070i bk2: 3518a 2295323i bk3: 3640a 2289460i bk4: 3592a 2289657i bk5: 3550a 2291409i bk6: 3581a 2287465i bk7: 3633a 2282706i bk8: 3539a 2288579i bk9: 3630a 2286902i bk10: 3612a 2285025i bk11: 3619a 2286708i bk12: 3557a 2293522i bk13: 3737a 2282218i bk14: 3704a 2282590i bk15: 3726a 2279035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433898
Row_Buffer_Locality_read = 0.464511
Row_Buffer_Locality_write = 0.227936
Bank_Level_Parallism = 2.586893
Bank_Level_Parallism_Col = 1.937138
Bank_Level_Parallism_Ready = 1.523663
write_to_read_ratio_blp_rw_average = 0.244705
GrpLevelPara = 1.535237 

BW Util details:
bwutil = 0.135056 
total_CMD = 2472925 
util_bw = 333984 
Wasted_Col = 602361 
Wasted_Row = 261337 
Idle = 1275243 

BW Util Bottlenecks: 
RCDc_limit = 577623 
RCDWRc_limit = 65123 
WTRc_limit = 167255 
RTWc_limit = 142052 
CCDLc_limit = 67066 
rwq = 0 
CCDLc_limit_alone = 52662 
WTRc_limit_alone = 159135 
RTWc_limit_alone = 135768 

Commands details: 
total_CMD = 2472925 
n_nop = 2316452 
Read = 58089 
Write = 0 
L2_Alloc = 0 
L2_WB = 25407 
n_act = 37788 
n_pre = 37772 
n_ref = 0 
n_req = 66723 
total_req = 83496 

Dual Bus Interface Util: 
issued_total_row = 75560 
issued_total_col = 83496 
Row_Bus_Util =  0.030555 
CoL_Bus_Util = 0.033764 
Either_Row_CoL_Bus_Util = 0.063274 
Issued_on_Two_Bus_Simul_Util = 0.001045 
issued_two_Eff = 0.016508 
queue_avg = 1.244155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24415
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472925 n_nop=2317530 n_act=37660 n_pre=37644 n_ref_event=0 n_req=65982 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=25194 bw_util=0.1336
n_activity=1433314 dram_eff=0.2306
bk0: 3747a 2274365i bk1: 3757a 2277351i bk2: 3627a 2291133i bk3: 3525a 2293841i bk4: 3449a 2298556i bk5: 3482a 2298005i bk6: 3495a 2296198i bk7: 3525a 2291745i bk8: 3555a 2284228i bk9: 3633a 2282605i bk10: 3679a 2275235i bk11: 3589a 2289464i bk12: 3548a 2297200i bk13: 3503a 2297592i bk14: 3700a 2285545i bk15: 3618a 2287976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.429481
Row_Buffer_Locality_read = 0.459639
Row_Buffer_Locality_write = 0.226901
Bank_Level_Parallism = 2.554526
Bank_Level_Parallism_Col = 1.914551
Bank_Level_Parallism_Ready = 1.501966
write_to_read_ratio_blp_rw_average = 0.245164
GrpLevelPara = 1.530035 

BW Util details:
bwutil = 0.133649 
total_CMD = 2472925 
util_bw = 330504 
Wasted_Col = 603178 
Wasted_Row = 263891 
Idle = 1275352 

BW Util Bottlenecks: 
RCDc_limit = 580348 
RCDWRc_limit = 64449 
WTRc_limit = 165183 
RTWc_limit = 142422 
CCDLc_limit = 66366 
rwq = 0 
CCDLc_limit_alone = 52117 
WTRc_limit_alone = 157454 
RTWc_limit_alone = 135902 

Commands details: 
total_CMD = 2472925 
n_nop = 2317530 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 25194 
n_act = 37660 
n_pre = 37644 
n_ref = 0 
n_req = 65982 
total_req = 82626 

Dual Bus Interface Util: 
issued_total_row = 75304 
issued_total_col = 82626 
Row_Bus_Util =  0.030451 
CoL_Bus_Util = 0.033412 
Either_Row_CoL_Bus_Util = 0.062839 
Issued_on_Two_Bus_Simul_Util = 0.001025 
issued_two_Eff = 0.016313 
queue_avg = 1.129420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105770, Miss = 35183, Miss_rate = 0.333, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 107019, Miss = 34985, Miss_rate = 0.327, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[2]: Access = 108137, Miss = 35131, Miss_rate = 0.325, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[3]: Access = 106591, Miss = 35037, Miss_rate = 0.329, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 105623, Miss = 35076, Miss_rate = 0.332, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 105764, Miss = 34886, Miss_rate = 0.330, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 107117, Miss = 35323, Miss_rate = 0.330, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[7]: Access = 105012, Miss = 35140, Miss_rate = 0.335, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[8]: Access = 105139, Miss = 34878, Miss_rate = 0.332, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 106595, Miss = 34939, Miss_rate = 0.328, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 107992, Miss = 34933, Miss_rate = 0.323, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[11]: Access = 105938, Miss = 34853, Miss_rate = 0.329, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[12]: Access = 106590, Miss = 35222, Miss_rate = 0.330, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[13]: Access = 106996, Miss = 35065, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 125
L2_cache_bank[14]: Access = 106902, Miss = 35309, Miss_rate = 0.330, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[15]: Access = 106843, Miss = 35153, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[16]: Access = 339771, Miss = 35165, Miss_rate = 0.103, Pending_hits = 97, Reservation_fails = 125
L2_cache_bank[17]: Access = 106981, Miss = 34842, Miss_rate = 0.326, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[18]: Access = 106988, Miss = 35447, Miss_rate = 0.331, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[19]: Access = 106372, Miss = 35195, Miss_rate = 0.331, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[20]: Access = 105479, Miss = 35012, Miss_rate = 0.332, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 105591, Miss = 35533, Miss_rate = 0.337, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[22]: Access = 106686, Miss = 35029, Miss_rate = 0.328, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[23]: Access = 105807, Miss = 34860, Miss_rate = 0.329, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 2787703
L2_total_cache_misses = 842196
L2_total_cache_miss_rate = 0.3021
L2_total_cache_pending_hits = 3471
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1411098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 259655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 432999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3471
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 530938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2107223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 680480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2787703
icnt_total_pkts_simt_to_mem=2787703
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2787703
Req_Network_cycles = 964312
Req_Network_injected_packets_per_cycle =       2.8909 
Req_Network_conflicts_per_cycle =       1.0794
Req_Network_conflicts_per_cycle_util =       1.5368
Req_Bank_Level_Parallism =       4.1158
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7910
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7053

Reply_Network_injected_packets_num = 2787703
Reply_Network_cycles = 964312
Reply_Network_injected_packets_per_cycle =        2.8909
Reply_Network_conflicts_per_cycle =        0.7033
Reply_Network_conflicts_per_cycle_util =       0.9968
Reply_Bank_Level_Parallism =       4.0976
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2982
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0964
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 27 sec (1167 sec)
gpgpu_simulation_rate = 85747 (inst/sec)
gpgpu_simulation_rate = 826 (cycle/sec)
gpgpu_silicon_slowdown = 1652542x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 23259
gpu_sim_insn = 6514187
gpu_ipc =     280.0717
gpu_tot_sim_cycle = 987571
gpu_tot_sim_insn = 106581889
gpu_tot_ipc =     107.9233
gpu_tot_issued_cta = 30381
gpu_occupancy = 47.2141% 
gpu_tot_occupancy = 56.3488% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2035
partiton_level_parallism_total  =       2.8747
partiton_level_parallism_util =       3.4991
partiton_level_parallism_util_total  =       4.0982
L2_BW  =      96.2485 GB/Sec
L2_BW_total  =     125.5662 GB/Sec
gpu_total_sim_rate=88744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 174821, Miss = 61438, Miss_rate = 0.351, Pending_hits = 3671, Reservation_fails = 7809
	L1D_cache_core[1]: Access = 166726, Miss = 61393, Miss_rate = 0.368, Pending_hits = 3664, Reservation_fails = 8463
	L1D_cache_core[2]: Access = 165532, Miss = 60853, Miss_rate = 0.368, Pending_hits = 3710, Reservation_fails = 9354
	L1D_cache_core[3]: Access = 167937, Miss = 61491, Miss_rate = 0.366, Pending_hits = 3667, Reservation_fails = 8723
	L1D_cache_core[4]: Access = 167599, Miss = 62126, Miss_rate = 0.371, Pending_hits = 3751, Reservation_fails = 8428
	L1D_cache_core[5]: Access = 166931, Miss = 60964, Miss_rate = 0.365, Pending_hits = 3702, Reservation_fails = 9659
	L1D_cache_core[6]: Access = 160015, Miss = 59740, Miss_rate = 0.373, Pending_hits = 3695, Reservation_fails = 9481
	L1D_cache_core[7]: Access = 167772, Miss = 60780, Miss_rate = 0.362, Pending_hits = 3675, Reservation_fails = 8687
	L1D_cache_core[8]: Access = 167785, Miss = 61243, Miss_rate = 0.365, Pending_hits = 3631, Reservation_fails = 8301
	L1D_cache_core[9]: Access = 167235, Miss = 60562, Miss_rate = 0.362, Pending_hits = 3729, Reservation_fails = 8889
	L1D_cache_core[10]: Access = 159173, Miss = 59682, Miss_rate = 0.375, Pending_hits = 3760, Reservation_fails = 8511
	L1D_cache_core[11]: Access = 165714, Miss = 60951, Miss_rate = 0.368, Pending_hits = 3750, Reservation_fails = 8367
	L1D_cache_core[12]: Access = 161423, Miss = 60666, Miss_rate = 0.376, Pending_hits = 3664, Reservation_fails = 8772
	L1D_cache_core[13]: Access = 167687, Miss = 61219, Miss_rate = 0.365, Pending_hits = 3670, Reservation_fails = 8161
	L1D_cache_core[14]: Access = 172425, Miss = 61966, Miss_rate = 0.359, Pending_hits = 3791, Reservation_fails = 8449
	L1D_cache_core[15]: Access = 166575, Miss = 60392, Miss_rate = 0.363, Pending_hits = 3760, Reservation_fails = 8114
	L1D_cache_core[16]: Access = 165523, Miss = 60980, Miss_rate = 0.368, Pending_hits = 3825, Reservation_fails = 8064
	L1D_cache_core[17]: Access = 163594, Miss = 60853, Miss_rate = 0.372, Pending_hits = 3728, Reservation_fails = 8693
	L1D_cache_core[18]: Access = 167287, Miss = 61362, Miss_rate = 0.367, Pending_hits = 3727, Reservation_fails = 9314
	L1D_cache_core[19]: Access = 167394, Miss = 60891, Miss_rate = 0.364, Pending_hits = 3811, Reservation_fails = 8650
	L1D_cache_core[20]: Access = 160992, Miss = 59340, Miss_rate = 0.369, Pending_hits = 3631, Reservation_fails = 8193
	L1D_cache_core[21]: Access = 163293, Miss = 61228, Miss_rate = 0.375, Pending_hits = 3823, Reservation_fails = 8338
	L1D_cache_core[22]: Access = 160904, Miss = 59328, Miss_rate = 0.369, Pending_hits = 3601, Reservation_fails = 8614
	L1D_cache_core[23]: Access = 171707, Miss = 61808, Miss_rate = 0.360, Pending_hits = 3920, Reservation_fails = 7509
	L1D_cache_core[24]: Access = 163773, Miss = 60805, Miss_rate = 0.371, Pending_hits = 3763, Reservation_fails = 8018
	L1D_cache_core[25]: Access = 174979, Miss = 62196, Miss_rate = 0.355, Pending_hits = 3881, Reservation_fails = 7871
	L1D_cache_core[26]: Access = 163725, Miss = 60557, Miss_rate = 0.370, Pending_hits = 3719, Reservation_fails = 8315
	L1D_cache_core[27]: Access = 163684, Miss = 60890, Miss_rate = 0.372, Pending_hits = 3639, Reservation_fails = 8397
	L1D_cache_core[28]: Access = 164707, Miss = 60359, Miss_rate = 0.366, Pending_hits = 3697, Reservation_fails = 8380
	L1D_cache_core[29]: Access = 168745, Miss = 61439, Miss_rate = 0.364, Pending_hits = 3682, Reservation_fails = 8286
	L1D_total_cache_accesses = 4985657
	L1D_total_cache_misses = 1827502
	L1D_total_cache_miss_rate = 0.3666
	L1D_total_cache_pending_hits = 111737
	L1D_total_cache_reservation_fails = 254810
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2513446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 111737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 992883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 684835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 111737
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 532972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4302901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 682756

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128301
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 30381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10495, 13420, 9518, 16394, 8736, 10982, 12190, 15607, 12947, 10383, 12568, 11376, 11159, 12154, 11626, 11382, 11645, 13202, 11569, 12636, 12936, 12603, 8591, 10291, 12638, 11685, 13123, 11438, 10713, 12859, 11406, 9935, 
gpgpu_n_tot_thrd_icount = 361392896
gpgpu_n_tot_w_icount = 11293528
gpgpu_n_stall_shd_mem = 912403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2156198
gpgpu_n_mem_write_global = 682756
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8756664
gpgpu_n_store_insn = 1803828
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28417920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693331
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2164737	W0_Idle:8439133	W0_Scoreboard:70586954	W1:3975503	W2:1460425	W3:779122	W4:518639	W5:368534	W6:292397	W7:236764	W8:192523	W9:162536	W10:132385	W11:107167	W12:93025	W13:70404	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1944	W28:1174	W29:1643	W30:1459	W31:346	W32:2648706
single_issue_nums: WS0:2833746	WS1:2829092	WS2:2817798	WS3:2812892	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13421744 {8:1677718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27310240 {40:682756,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19139200 {40:478480,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67108720 {40:1677718,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5462048 {8:682756,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19139200 {40:478480,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 283 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:578760 	13096 	16622 	28906 	95059 	35044 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1819382 	953594 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413004 	23258 	7275 	7669 	2112899 	137539 	96778 	24677 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2504717 	183551 	55903 	37525 	26654 	18603 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	968 	859 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.728171  1.785107  1.865239  1.832277  1.866397  1.820856  1.843991  1.799820  1.760770  1.721405  1.708350  1.729583  1.752275  1.730737  1.747553  1.796624 
dram[1]:  1.740229  1.768254  1.806588  1.821273  1.873874  1.938746  1.863967  1.877161  1.785991  1.777533  1.797403  1.735222  1.785472  1.714401  1.769915  1.746553 
dram[2]:  1.764800  1.722353  1.847526  1.870236  1.865393  1.853636  1.806495  1.830333  1.715216  1.771591  1.701776  1.714970  1.723214  1.733250  1.732303  1.720893 
dram[3]:  1.759363  1.725610  1.809664  1.798443  1.867568  1.808715  1.831944  1.854488  1.776637  1.715638  1.724262  1.655944  1.674409  1.752201  1.766367  1.802907 
dram[4]:  1.755823  1.735226  1.856948  1.857967  1.822083  1.869866  1.836464  1.884510  1.768178  1.819643  1.677871  1.729339  1.757399  1.717709  1.773741  1.783312 
dram[5]:  1.734013  1.774502  1.860670  1.830353  1.849188  1.849887  1.820708  1.789703  1.738646  1.741445  1.713813  1.746909  1.743333  1.761964  1.744023  1.807407 
dram[6]:  1.732893  1.737495  1.819686  1.842199  1.871342  1.799481  1.813830  1.874594  1.736402  1.794181  1.709832  1.691919  1.721873  1.785099  1.724568  1.721325 
dram[7]:  1.749505  1.719183  1.810494  1.812043  1.843163  1.838229  1.795639  1.837363  1.752087  1.727004  1.716554  1.707396  1.777447  1.716700  1.708711  1.767112 
dram[8]:  1.721075  1.783773  1.845655  1.839983  1.860455  1.826299  1.838911  1.853118  1.747771  1.751803  1.704858  1.718451  1.742480  1.744514  1.780720  1.764581 
dram[9]:  1.788688  1.774349  1.820273  1.841601  1.851718  1.863532  1.822145  1.840929  1.687064  1.742845  1.674465  1.719652  1.723438  1.788171  1.707584  1.743887 
dram[10]:  1.740501  1.769755  1.862210  1.838654  1.858595  1.853375  1.837034  1.800426  1.721966  1.745106  1.714228  1.713527  1.781787  1.755565  1.719473  1.725615 
dram[11]:  1.716418  1.741386  1.822595  1.826625  1.834628  1.841890  1.819731  1.809335  1.686323  1.693697  1.632179  1.740617  1.792066  1.767432  1.779393  1.730406 
average row locality = 808095/455133 = 1.775514
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3802      3833      3648      3762      3619      3563      3563      3500      3683      3688      3705      3630      3685      3565      3744      3724 
dram[1]:      3826      3862      3693      3628      3624      3572      3600      3599      3662      3535      3631      3673      3662      3711      3660      3762 
dram[2]:      3847      3811      3605      3569      3580      3552      3549      3553      3695      3554      3651      3746      3706      3637      3709      3705 
dram[3]:      3823      3938      3731      3594      3618      3613      3666      3572      3635      3631      3773      3665      3701      3648      3778      3697 
dram[4]:      3790      3875      3556      3641      3554      3540      3526      3607      3622      3584      3647      3651      3666      3680      3754      3638 
dram[5]:      3826      3715      3688      3632      3476      3555      3561      3580      3677      3621      3616      3682      3643      3686      3682      3640 
dram[6]:      3858      3772      3624      3613      3507      3616      3584      3544      3647      3661      3719      3781      3803      3612      3739      3713 
dram[7]:      3826      3870      3612      3649      3593      3552      3673      3672      3672      3582      3765      3692      3659      3707      3763      3702 
dram[8]:      3831      3881      3701      3645      3570      3586      3619      3524      3596      3617      3675      3599      3671      3660      3760      3615 
dram[9]:      3950      3845      3716      3676      3578      3529      3631      3619      3590      3633      3668      3775      3829      3711      3795      3673 
dram[10]:      3741      3838      3571      3704      3676      3628      3617      3692      3594      3677      3659      3650      3605      3777      3745      3778 
dram[11]:      3790      3817      3684      3595      3507      3541      3558      3587      3582      3682      3721      3623      3588      3558      3749      3681 
total dram reads = 704342
bank skew: 3950/3476 = 1.14
chip skew: 59218/58263 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1574      1663      1543      1531      1502      1505      1568      1554      1650      1535      1634      1515      1598      1583 
dram[1]:      1699      1745      1663      1596      1577      1536      1530      1538      1514      1490      1551      1575      1565      1590      1557      1599 
dram[2]:      1732      1721      1602      1622      1519      1538      1519      1542      1563      1490      1634      1630      1587      1555      1609      1602 
dram[3]:      1737      1732      1717      1611      1574      1565      1541      1527      1505      1598      1610      1612      1623      1576      1572      1569 
dram[4]:      1723      1739      1580      1611      1549      1548      1472      1520      1524      1490      1608      1583      1572      1605      1616      1579 
dram[5]:      1733      1660      1599      1625      1514      1562      1481      1535      1587      1521      1584      1618      1592      1589      1613      1515 
dram[6]:      1741      1677      1660      1604      1537      1615      1531      1489      1548      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1749      1644      1646      1544      1541      1557      1519      1556      1501      1635      1638      1573      1628      1652      1553 
dram[8]:      1740      1735      1654      1659      1513      1540      1521      1479      1550      1555      1594      1563      1615      1569      1614      1582 
dram[9]:      1778      1743      1660      1622      1511      1506      1566      1500      1548      1497      1602      1655      1677      1594      1631      1589 
dram[10]:      1697      1688      1529      1628      1579      1539      1540      1589      1534      1513      1610      1568      1535      1627      1661      1661 
dram[11]:      1717      1724      1627      1588      1512      1537      1483      1541      1554      1597      1652      1576      1550      1501      1559      1577 
total dram writes = 305900
bank skew: 1778/1472 = 1.21
chip skew: 25764/25295 = 1.02
average mf latency per bank:
dram[0]:        732       746       795       773       808       813       778       787       712       719       691       726       688       734       670       684
dram[1]:        755       744       813       818       790       796       769       765       730       745       730       704       708       691       703       690
dram[2]:        757       754       802       785       791       786       753       747       701       758       708       703       691       702       676       679
dram[3]:        755       720       781       822       775       778       751       754       741       698       691       700       694       707       692       684
dram[4]:        735       718       824       798       785       801       768       768       737       767       696       708       683       702       669       693
dram[5]:        788       792       807       799       822       776       780       746       736       729       706       705       715       696       692       708
dram[6]:        762       763       807       838       802       756       755       772       726       726       686       674       666       723       671       671
dram[7]:        782       762       814       828       785       801       753       746       721       738       698       706       711       681       678       703
dram[8]:        748       767     11300       785       813       804       759       778       734       723       714       733       692       708       678       690
dram[9]:        759       775       763       779       817       802       731       740       750       733       718       677       677       682       677       694
dram[10]:        780       761       844       807       751       763       720       733       739       740       693       700       717       670       665       666
dram[11]:        759       714       812       811       803       780       755       758       737       720       685       716       722       735       699       668
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2375345 n_act=37870 n_pre=37854 n_ref_event=0 n_req=67332 n_rd=58714 n_rd_L2_A=0 n_write=0 n_wr_bk=25409 bw_util=0.1329
n_activity=1455851 dram_eff=0.2311
bk0: 3802a 2336366i bk1: 3833a 2341053i bk2: 3648a 2353137i bk3: 3762a 2342359i bk4: 3619a 2351498i bk5: 3563a 2349096i bk6: 3563a 2351053i bk7: 3500a 2352504i bk8: 3683a 2341474i bk9: 3688a 2342699i bk10: 3705a 2335597i bk11: 3630a 2343103i bk12: 3685a 2345779i bk13: 3565a 2354000i bk14: 3744a 2340664i bk15: 3724a 2347575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437801
Row_Buffer_Locality_read = 0.469207
Row_Buffer_Locality_write = 0.223834
Bank_Level_Parallism = 2.567687
Bank_Level_Parallism_Col = 1.946737
Bank_Level_Parallism_Ready = 1.551783
write_to_read_ratio_blp_rw_average = 0.245014
GrpLevelPara = 1.530585 

BW Util details:
bwutil = 0.132866 
total_CMD = 2532570 
util_bw = 336492 
Wasted_Col = 606394 
Wasted_Row = 268839 
Idle = 1320845 

BW Util Bottlenecks: 
RCDc_limit = 580314 
RCDWRc_limit = 65449 
WTRc_limit = 165786 
RTWc_limit = 142541 
CCDLc_limit = 68527 
rwq = 0 
CCDLc_limit_alone = 53782 
WTRc_limit_alone = 157843 
RTWc_limit_alone = 135739 

Commands details: 
total_CMD = 2532570 
n_nop = 2375345 
Read = 58714 
Write = 0 
L2_Alloc = 0 
L2_WB = 25409 
n_act = 37870 
n_pre = 37854 
n_ref = 0 
n_req = 67332 
total_req = 84123 

Dual Bus Interface Util: 
issued_total_row = 75724 
issued_total_col = 84123 
Row_Bus_Util =  0.029900 
CoL_Bus_Util = 0.033216 
Either_Row_CoL_Bus_Util = 0.062081 
Issued_on_Two_Bus_Simul_Util = 0.001035 
issued_two_Eff = 0.016677 
queue_avg = 1.249670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2376256 n_act=37455 n_pre=37439 n_ref_event=0 n_req=67293 n_rd=58700 n_rd_L2_A=0 n_write=0 n_wr_bk=25325 bw_util=0.1327
n_activity=1446083 dram_eff=0.2324
bk0: 3826a 2330667i bk1: 3862a 2334213i bk2: 3693a 2346248i bk3: 3628a 2349627i bk4: 3624a 2352103i bk5: 3572a 2359561i bk6: 3600a 2350271i bk7: 3599a 2350651i bk8: 3662a 2349427i bk9: 3535a 2349737i bk10: 3631a 2350604i bk11: 3673a 2343133i bk12: 3662a 2349569i bk13: 3711a 2343286i bk14: 3660a 2345540i bk15: 3762a 2338594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443642
Row_Buffer_Locality_read = 0.474463
Row_Buffer_Locality_write = 0.233097
Bank_Level_Parallism = 2.573170
Bank_Level_Parallism_Col = 1.952835
Bank_Level_Parallism_Ready = 1.541635
write_to_read_ratio_blp_rw_average = 0.245737
GrpLevelPara = 1.530397 

BW Util details:
bwutil = 0.132711 
total_CMD = 2532570 
util_bw = 336100 
Wasted_Col = 601302 
Wasted_Row = 265806 
Idle = 1329362 

BW Util Bottlenecks: 
RCDc_limit = 574453 
RCDWRc_limit = 63973 
WTRc_limit = 160903 
RTWc_limit = 141200 
CCDLc_limit = 68335 
rwq = 0 
CCDLc_limit_alone = 53920 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134758 

Commands details: 
total_CMD = 2532570 
n_nop = 2376256 
Read = 58700 
Write = 0 
L2_Alloc = 0 
L2_WB = 25325 
n_act = 37455 
n_pre = 37439 
n_ref = 0 
n_req = 67293 
total_req = 84025 

Dual Bus Interface Util: 
issued_total_row = 74894 
issued_total_col = 84025 
Row_Bus_Util =  0.029572 
CoL_Bus_Util = 0.033178 
Either_Row_CoL_Bus_Util = 0.061721 
Issued_on_Two_Bus_Simul_Util = 0.001029 
issued_two_Eff = 0.016665 
queue_avg = 1.252583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2375426 n_act=37894 n_pre=37878 n_ref_event=0 n_req=67059 n_rd=58469 n_rd_L2_A=0 n_write=0 n_wr_bk=25465 bw_util=0.1326
n_activity=1464156 dram_eff=0.2293
bk0: 3847a 2337976i bk1: 3811a 2335989i bk2: 3605a 2356502i bk3: 3569a 2355586i bk4: 3580a 2355771i bk5: 3552a 2354925i bk6: 3549a 2354340i bk7: 3553a 2355126i bk8: 3695a 2340937i bk9: 3554a 2357673i bk10: 3651a 2342532i bk11: 3746a 2340122i bk12: 3706a 2343417i bk13: 3637a 2347282i bk14: 3709a 2343056i bk15: 3705a 2338904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435154
Row_Buffer_Locality_read = 0.466110
Row_Buffer_Locality_write = 0.224447
Bank_Level_Parallism = 2.528521
Bank_Level_Parallism_Col = 1.915363
Bank_Level_Parallism_Ready = 1.514359
write_to_read_ratio_blp_rw_average = 0.243362
GrpLevelPara = 1.526190 

BW Util details:
bwutil = 0.132567 
total_CMD = 2532570 
util_bw = 335736 
Wasted_Col = 611559 
Wasted_Row = 270150 
Idle = 1315125 

BW Util Bottlenecks: 
RCDc_limit = 584937 
RCDWRc_limit = 65727 
WTRc_limit = 168654 
RTWc_limit = 144123 
CCDLc_limit = 68959 
rwq = 0 
CCDLc_limit_alone = 53825 
WTRc_limit_alone = 160541 
RTWc_limit_alone = 137102 

Commands details: 
total_CMD = 2532570 
n_nop = 2375426 
Read = 58469 
Write = 0 
L2_Alloc = 0 
L2_WB = 25465 
n_act = 37894 
n_pre = 37878 
n_ref = 0 
n_req = 67059 
total_req = 83934 

Dual Bus Interface Util: 
issued_total_row = 75772 
issued_total_col = 83934 
Row_Bus_Util =  0.029919 
CoL_Bus_Util = 0.033142 
Either_Row_CoL_Bus_Util = 0.062049 
Issued_on_Two_Bus_Simul_Util = 0.001012 
issued_two_Eff = 0.016304 
queue_avg = 1.143828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2373698 n_act=38372 n_pre=38356 n_ref_event=0 n_req=67801 n_rd=59083 n_rd_L2_A=0 n_write=0 n_wr_bk=25669 bw_util=0.1339
n_activity=1464005 dram_eff=0.2316
bk0: 3823a 2340256i bk1: 3938a 2334138i bk2: 3731a 2345063i bk3: 3594a 2352533i bk4: 3618a 2353178i bk5: 3613a 2349727i bk6: 3666a 2346075i bk7: 3572a 2351729i bk8: 3635a 2351633i bk9: 3631a 2346352i bk10: 3773a 2340154i bk11: 3665a 2340105i bk12: 3701a 2339026i bk13: 3648a 2347672i bk14: 3778a 2342024i bk15: 3697a 2349652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434286
Row_Buffer_Locality_read = 0.465278
Row_Buffer_Locality_write = 0.224249
Bank_Level_Parallism = 2.548566
Bank_Level_Parallism_Col = 1.911329
Bank_Level_Parallism_Ready = 1.503515
write_to_read_ratio_blp_rw_average = 0.243853
GrpLevelPara = 1.532736 

BW Util details:
bwutil = 0.133859 
total_CMD = 2532570 
util_bw = 339008 
Wasted_Col = 612734 
Wasted_Row = 268170 
Idle = 1312658 

BW Util Bottlenecks: 
RCDc_limit = 588335 
RCDWRc_limit = 65770 
WTRc_limit = 169896 
RTWc_limit = 142153 
CCDLc_limit = 68842 
rwq = 0 
CCDLc_limit_alone = 53878 
WTRc_limit_alone = 161339 
RTWc_limit_alone = 135746 

Commands details: 
total_CMD = 2532570 
n_nop = 2373698 
Read = 59083 
Write = 0 
L2_Alloc = 0 
L2_WB = 25669 
n_act = 38372 
n_pre = 38356 
n_ref = 0 
n_req = 67801 
total_req = 84752 

Dual Bus Interface Util: 
issued_total_row = 76728 
issued_total_col = 84752 
Row_Bus_Util =  0.030296 
CoL_Bus_Util = 0.033465 
Either_Row_CoL_Bus_Util = 0.062732 
Issued_on_Two_Bus_Simul_Util = 0.001030 
issued_two_Eff = 0.016416 
queue_avg = 1.154943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2376493 n_act=37431 n_pre=37415 n_ref_event=0 n_req=66877 n_rd=58331 n_rd_L2_A=0 n_write=0 n_wr_bk=25319 bw_util=0.1321
n_activity=1456770 dram_eff=0.2297
bk0: 3790a 2342379i bk1: 3875a 2331944i bk2: 3556a 2354708i bk3: 3641a 2354321i bk4: 3554a 2351759i bk5: 3540a 2354559i bk6: 3526a 2356078i bk7: 3607a 2357733i bk8: 3622a 2346325i bk9: 3584a 2355773i bk10: 3647a 2343105i bk11: 3651a 2345412i bk12: 3666a 2349342i bk13: 3680a 2344181i bk14: 3754a 2344703i bk15: 3638a 2349479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440540
Row_Buffer_Locality_read = 0.471807
Row_Buffer_Locality_write = 0.227124
Bank_Level_Parallism = 2.529937
Bank_Level_Parallism_Col = 1.911243
Bank_Level_Parallism_Ready = 1.514089
write_to_read_ratio_blp_rw_average = 0.244611
GrpLevelPara = 1.523053 

BW Util details:
bwutil = 0.132119 
total_CMD = 2532570 
util_bw = 334600 
Wasted_Col = 603823 
Wasted_Row = 269754 
Idle = 1324393 

BW Util Bottlenecks: 
RCDc_limit = 574739 
RCDWRc_limit = 64283 
WTRc_limit = 163289 
RTWc_limit = 140873 
CCDLc_limit = 68091 
rwq = 0 
CCDLc_limit_alone = 53487 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134294 

Commands details: 
total_CMD = 2532570 
n_nop = 2376493 
Read = 58331 
Write = 0 
L2_Alloc = 0 
L2_WB = 25319 
n_act = 37431 
n_pre = 37415 
n_ref = 0 
n_req = 66877 
total_req = 83650 

Dual Bus Interface Util: 
issued_total_row = 74846 
issued_total_col = 83650 
Row_Bus_Util =  0.029553 
CoL_Bus_Util = 0.033030 
Either_Row_CoL_Bus_Util = 0.061628 
Issued_on_Two_Bus_Simul_Util = 0.000955 
issued_two_Eff = 0.015499 
queue_avg = 1.142801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2376343 n_act=37574 n_pre=37558 n_ref_event=0 n_req=66850 n_rd=58280 n_rd_L2_A=0 n_write=0 n_wr_bk=25328 bw_util=0.1321
n_activity=1457554 dram_eff=0.2294
bk0: 3826a 2336241i bk1: 3715a 2344753i bk2: 3688a 2352998i bk3: 3632a 2351033i bk4: 3476a 2357311i bk5: 3555a 2353092i bk6: 3561a 2349554i bk7: 3580a 2348490i bk8: 3677a 2345517i bk9: 3621a 2350320i bk10: 3616a 2349581i bk11: 3682a 2345718i bk12: 3643a 2352377i bk13: 3686a 2348519i bk14: 3682a 2345216i bk15: 3640a 2353858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438175
Row_Buffer_Locality_read = 0.468720
Row_Buffer_Locality_write = 0.230455
Bank_Level_Parallism = 2.520442
Bank_Level_Parallism_Col = 1.907808
Bank_Level_Parallism_Ready = 1.510489
write_to_read_ratio_blp_rw_average = 0.242694
GrpLevelPara = 1.522479 

BW Util details:
bwutil = 0.132052 
total_CMD = 2532570 
util_bw = 334432 
Wasted_Col = 605672 
Wasted_Row = 271561 
Idle = 1320905 

BW Util Bottlenecks: 
RCDc_limit = 577895 
RCDWRc_limit = 64319 
WTRc_limit = 162908 
RTWc_limit = 138730 
CCDLc_limit = 67202 
rwq = 0 
CCDLc_limit_alone = 53275 
WTRc_limit_alone = 155159 
RTWc_limit_alone = 132552 

Commands details: 
total_CMD = 2532570 
n_nop = 2376343 
Read = 58280 
Write = 0 
L2_Alloc = 0 
L2_WB = 25328 
n_act = 37574 
n_pre = 37558 
n_ref = 0 
n_req = 66850 
total_req = 83608 

Dual Bus Interface Util: 
issued_total_row = 75132 
issued_total_col = 83608 
Row_Bus_Util =  0.029666 
CoL_Bus_Util = 0.033013 
Either_Row_CoL_Bus_Util = 0.061687 
Issued_on_Two_Bus_Simul_Util = 0.000992 
issued_two_Eff = 0.016086 
queue_avg = 1.165182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16518
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2374320 n_act=38145 n_pre=38129 n_ref_event=0 n_req=67503 n_rd=58793 n_rd_L2_A=0 n_write=0 n_wr_bk=25764 bw_util=0.1336
n_activity=1457729 dram_eff=0.232
bk0: 3858a 2335678i bk1: 3772a 2338407i bk2: 3624a 2350525i bk3: 3613a 2354034i bk4: 3507a 2356598i bk5: 3616a 2345786i bk6: 3584a 2346984i bk7: 3544a 2356185i bk8: 3647a 2345685i bk9: 3661a 2348969i bk10: 3719a 2342801i bk11: 3781a 2333728i bk12: 3803a 2337738i bk13: 3612a 2348847i bk14: 3739a 2342206i bk15: 3713a 2339556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435151
Row_Buffer_Locality_read = 0.465906
Row_Buffer_Locality_write = 0.227555
Bank_Level_Parallism = 2.561136
Bank_Level_Parallism_Col = 1.927580
Bank_Level_Parallism_Ready = 1.524054
write_to_read_ratio_blp_rw_average = 0.245486
GrpLevelPara = 1.530221 

BW Util details:
bwutil = 0.133551 
total_CMD = 2532570 
util_bw = 338228 
Wasted_Col = 610581 
Wasted_Row = 267317 
Idle = 1316444 

BW Util Bottlenecks: 
RCDc_limit = 585169 
RCDWRc_limit = 66098 
WTRc_limit = 166490 
RTWc_limit = 142363 
CCDLc_limit = 68088 
rwq = 0 
CCDLc_limit_alone = 53395 
WTRc_limit_alone = 158028 
RTWc_limit_alone = 136132 

Commands details: 
total_CMD = 2532570 
n_nop = 2374320 
Read = 58793 
Write = 0 
L2_Alloc = 0 
L2_WB = 25764 
n_act = 38145 
n_pre = 38129 
n_ref = 0 
n_req = 67503 
total_req = 84557 

Dual Bus Interface Util: 
issued_total_row = 76274 
issued_total_col = 84557 
Row_Bus_Util =  0.030117 
CoL_Bus_Util = 0.033388 
Either_Row_CoL_Bus_Util = 0.062486 
Issued_on_Two_Bus_Simul_Util = 0.001019 
issued_two_Eff = 0.016310 
queue_avg = 1.197362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2373889 n_act=38372 n_pre=38356 n_ref_event=0 n_req=67713 n_rd=58989 n_rd_L2_A=0 n_write=0 n_wr_bk=25666 bw_util=0.1337
n_activity=1467018 dram_eff=0.2308
bk0: 3826a 2336005i bk1: 3870a 2333741i bk2: 3612a 2347939i bk3: 3649a 2348032i bk4: 3593a 2351711i bk5: 3552a 2353370i bk6: 3673a 2346064i bk7: 3672a 2349367i bk8: 3672a 2346268i bk9: 3582a 2351654i bk10: 3765a 2340471i bk11: 3692a 2340793i bk12: 3659a 2350778i bk13: 3707a 2342978i bk14: 3763a 2338488i bk15: 3702a 2346662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433550
Row_Buffer_Locality_read = 0.464375
Row_Buffer_Locality_write = 0.225126
Bank_Level_Parallism = 2.543377
Bank_Level_Parallism_Col = 1.916495
Bank_Level_Parallism_Ready = 1.507877
write_to_read_ratio_blp_rw_average = 0.243866
GrpLevelPara = 1.531675 

BW Util details:
bwutil = 0.133706 
total_CMD = 2532570 
util_bw = 338620 
Wasted_Col = 613615 
Wasted_Row = 271911 
Idle = 1308424 

BW Util Bottlenecks: 
RCDc_limit = 588613 
RCDWRc_limit = 66088 
WTRc_limit = 169744 
RTWc_limit = 142789 
CCDLc_limit = 68279 
rwq = 0 
CCDLc_limit_alone = 53310 
WTRc_limit_alone = 161452 
RTWc_limit_alone = 136112 

Commands details: 
total_CMD = 2532570 
n_nop = 2373889 
Read = 58989 
Write = 0 
L2_Alloc = 0 
L2_WB = 25666 
n_act = 38372 
n_pre = 38356 
n_ref = 0 
n_req = 67713 
total_req = 84655 

Dual Bus Interface Util: 
issued_total_row = 76728 
issued_total_col = 84655 
Row_Bus_Util =  0.030296 
CoL_Bus_Util = 0.033427 
Either_Row_CoL_Bus_Util = 0.062656 
Issued_on_Two_Bus_Simul_Util = 0.001067 
issued_two_Eff = 0.017028 
queue_avg = 1.132054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2375589 n_act=37727 n_pre=37711 n_ref_event=0 n_req=67157 n_rd=58550 n_rd_L2_A=0 n_write=0 n_wr_bk=25483 bw_util=0.1327
n_activity=1468573 dram_eff=0.2289
bk0: 3831a 2335661i bk1: 3881a 2339213i bk2: 3701a 2346508i bk3: 3645a 2350332i bk4: 3570a 2355824i bk5: 3586a 2352419i bk6: 3619a 2353582i bk7: 3524a 2357926i bk8: 3596a 2350554i bk9: 3617a 2351156i bk10: 3675a 2344263i bk11: 3599a 2347879i bk12: 3671a 2346654i bk13: 3660a 2345934i bk14: 3760a 2347238i bk15: 3615a 2352477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438465
Row_Buffer_Locality_read = 0.469957
Row_Buffer_Locality_write = 0.224236
Bank_Level_Parallism = 2.512387
Bank_Level_Parallism_Col = 1.897822
Bank_Level_Parallism_Ready = 1.501168
write_to_read_ratio_blp_rw_average = 0.246842
GrpLevelPara = 1.522959 

BW Util details:
bwutil = 0.132724 
total_CMD = 2532570 
util_bw = 336132 
Wasted_Col = 610832 
Wasted_Row = 271632 
Idle = 1313974 

BW Util Bottlenecks: 
RCDc_limit = 581093 
RCDWRc_limit = 65788 
WTRc_limit = 163937 
RTWc_limit = 144116 
CCDLc_limit = 67863 
rwq = 0 
CCDLc_limit_alone = 52984 
WTRc_limit_alone = 155865 
RTWc_limit_alone = 137309 

Commands details: 
total_CMD = 2532570 
n_nop = 2375589 
Read = 58550 
Write = 0 
L2_Alloc = 0 
L2_WB = 25483 
n_act = 37727 
n_pre = 37711 
n_ref = 0 
n_req = 67157 
total_req = 84033 

Dual Bus Interface Util: 
issued_total_row = 75438 
issued_total_col = 84033 
Row_Bus_Util =  0.029787 
CoL_Bus_Util = 0.033181 
Either_Row_CoL_Bus_Util = 0.061985 
Issued_on_Two_Bus_Simul_Util = 0.000983 
issued_two_Eff = 0.015862 
queue_avg = 1.137455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2373484 n_act=38393 n_pre=38377 n_ref_event=0 n_req=67997 n_rd=59218 n_rd_L2_A=0 n_write=0 n_wr_bk=25679 bw_util=0.1341
n_activity=1468294 dram_eff=0.2313
bk0: 3950a 2333384i bk1: 3845a 2339430i bk2: 3716a 2343889i bk3: 3676a 2348721i bk4: 3578a 2354012i bk5: 3529a 2356206i bk6: 3631a 2347465i bk7: 3619a 2350407i bk8: 3590a 2344699i bk9: 3633a 2348329i bk10: 3668a 2343335i bk11: 3775a 2339899i bk12: 3829a 2335581i bk13: 3711a 2348395i bk14: 3795a 2336588i bk15: 3673a 2344840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435607
Row_Buffer_Locality_read = 0.466514
Row_Buffer_Locality_write = 0.227133
Bank_Level_Parallism = 2.547940
Bank_Level_Parallism_Col = 1.913410
Bank_Level_Parallism_Ready = 1.497706
write_to_read_ratio_blp_rw_average = 0.245879
GrpLevelPara = 1.532244 

BW Util details:
bwutil = 0.134088 
total_CMD = 2532570 
util_bw = 339588 
Wasted_Col = 615498 
Wasted_Row = 270409 
Idle = 1307075 

BW Util Bottlenecks: 
RCDc_limit = 588012 
RCDWRc_limit = 66563 
WTRc_limit = 167562 
RTWc_limit = 147675 
CCDLc_limit = 69401 
rwq = 0 
CCDLc_limit_alone = 54570 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140762 

Commands details: 
total_CMD = 2532570 
n_nop = 2373484 
Read = 59218 
Write = 0 
L2_Alloc = 0 
L2_WB = 25679 
n_act = 38393 
n_pre = 38377 
n_ref = 0 
n_req = 67997 
total_req = 84897 

Dual Bus Interface Util: 
issued_total_row = 76770 
issued_total_col = 84897 
Row_Bus_Util =  0.030313 
CoL_Bus_Util = 0.033522 
Either_Row_CoL_Bus_Util = 0.062816 
Issued_on_Two_Bus_Simul_Util = 0.001019 
issued_two_Eff = 0.016224 
queue_avg = 1.171242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17124
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2374494 n_act=38118 n_pre=38102 n_ref_event=0 n_req=67642 n_rd=58952 n_rd_L2_A=0 n_write=0 n_wr_bk=25498 bw_util=0.1334
n_activity=1454880 dram_eff=0.2322
bk0: 3741a 2339648i bk1: 3838a 2339168i bk2: 3571a 2352621i bk3: 3704a 2347658i bk4: 3676a 2347594i bk5: 3628a 2349161i bk6: 3617a 2346455i bk7: 3692a 2340430i bk8: 3594a 2346818i bk9: 3677a 2345382i bk10: 3659a 2342352i bk11: 3650a 2344912i bk12: 3605a 2351615i bk13: 3777a 2340587i bk14: 3745a 2341281i bk15: 3778a 2337787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436711
Row_Buffer_Locality_read = 0.467635
Row_Buffer_Locality_write = 0.226928
Bank_Level_Parallism = 2.576587
Bank_Level_Parallism_Col = 1.933628
Bank_Level_Parallism_Ready = 1.519185
write_to_read_ratio_blp_rw_average = 0.244175
GrpLevelPara = 1.533168 

BW Util details:
bwutil = 0.133382 
total_CMD = 2532570 
util_bw = 337800 
Wasted_Col = 609278 
Wasted_Row = 265828 
Idle = 1319664 

BW Util Bottlenecks: 
RCDc_limit = 583551 
RCDWRc_limit = 65662 
WTRc_limit = 167792 
RTWc_limit = 143342 
CCDLc_limit = 67865 
rwq = 0 
CCDLc_limit_alone = 53369 
WTRc_limit_alone = 159650 
RTWc_limit_alone = 136988 

Commands details: 
total_CMD = 2532570 
n_nop = 2374494 
Read = 58952 
Write = 0 
L2_Alloc = 0 
L2_WB = 25498 
n_act = 38118 
n_pre = 38102 
n_ref = 0 
n_req = 67642 
total_req = 84450 

Dual Bus Interface Util: 
issued_total_row = 76220 
issued_total_col = 84450 
Row_Bus_Util =  0.030096 
CoL_Bus_Util = 0.033346 
Either_Row_CoL_Bus_Util = 0.062417 
Issued_on_Two_Bus_Simul_Util = 0.001024 
issued_two_Eff = 0.016410 
queue_avg = 1.225388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22539
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2532570 n_nop=2375619 n_act=37974 n_pre=37958 n_ref_event=0 n_req=66871 n_rd=58263 n_rd_L2_A=0 n_write=0 n_wr_bk=25295 bw_util=0.132
n_activity=1456067 dram_eff=0.2295
bk0: 3790a 2332772i bk1: 3817a 2335725i bk2: 3684a 2349168i bk3: 3595a 2351707i bk4: 3507a 2356708i bk5: 3541a 2355771i bk6: 3558a 2354513i bk7: 3587a 2350409i bk8: 3582a 2343021i bk9: 3682a 2341449i bk10: 3721a 2333672i bk11: 3623a 2348094i bk12: 3588a 2355927i bk13: 3558a 2356013i bk14: 3749a 2344025i bk15: 3681a 2345881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432370
Row_Buffer_Locality_read = 0.462832
Row_Buffer_Locality_write = 0.226185
Bank_Level_Parallism = 2.541731
Bank_Level_Parallism_Col = 1.908450
Bank_Level_Parallism_Ready = 1.497268
write_to_read_ratio_blp_rw_average = 0.244576
GrpLevelPara = 1.527358 

BW Util details:
bwutil = 0.131973 
total_CMD = 2532570 
util_bw = 334232 
Wasted_Col = 609883 
Wasted_Row = 268518 
Idle = 1319937 

BW Util Bottlenecks: 
RCDc_limit = 585896 
RCDWRc_limit = 64978 
WTRc_limit = 165669 
RTWc_limit = 143608 
CCDLc_limit = 67126 
rwq = 0 
CCDLc_limit_alone = 52799 
WTRc_limit_alone = 157922 
RTWc_limit_alone = 137028 

Commands details: 
total_CMD = 2532570 
n_nop = 2375619 
Read = 58263 
Write = 0 
L2_Alloc = 0 
L2_WB = 25295 
n_act = 37974 
n_pre = 37958 
n_ref = 0 
n_req = 66871 
total_req = 83558 

Dual Bus Interface Util: 
issued_total_row = 75932 
issued_total_col = 83558 
Row_Bus_Util =  0.029982 
CoL_Bus_Util = 0.032993 
Either_Row_CoL_Bus_Util = 0.061973 
Issued_on_Two_Bus_Simul_Util = 0.001003 
issued_two_Eff = 0.016177 
queue_avg = 1.108805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107861, Miss = 35681, Miss_rate = 0.331, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 109145, Miss = 35497, Miss_rate = 0.325, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[2]: Access = 110220, Miss = 35590, Miss_rate = 0.323, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 108687, Miss = 35574, Miss_rate = 0.327, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 107685, Miss = 35574, Miss_rate = 0.330, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 107809, Miss = 35359, Miss_rate = 0.328, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 109234, Miss = 35957, Miss_rate = 0.329, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[7]: Access = 107094, Miss = 35590, Miss_rate = 0.332, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 107231, Miss = 35350, Miss_rate = 0.330, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 108660, Miss = 35448, Miss_rate = 0.326, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 110062, Miss = 35401, Miss_rate = 0.322, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 108099, Miss = 35344, Miss_rate = 0.327, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 108651, Miss = 35713, Miss_rate = 0.329, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 109091, Miss = 35545, Miss_rate = 0.326, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 108970, Miss = 35795, Miss_rate = 0.328, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[15]: Access = 108955, Miss = 35658, Miss_rate = 0.327, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 342987, Miss = 35651, Miss_rate = 0.104, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 109112, Miss = 35355, Miss_rate = 0.324, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[18]: Access = 109064, Miss = 35985, Miss_rate = 0.330, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 108472, Miss = 35689, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 107565, Miss = 35436, Miss_rate = 0.329, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 107670, Miss = 35972, Miss_rate = 0.334, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 108749, Miss = 35408, Miss_rate = 0.326, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 107881, Miss = 35312, Miss_rate = 0.327, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 2838954
L2_total_cache_misses = 853884
L2_total_cache_miss_rate = 0.3008
L2_total_cache_pending_hits = 3502
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1448354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 263772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 440570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3502
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2156198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 682756
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2838954
icnt_total_pkts_simt_to_mem=2838954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2838954
Req_Network_cycles = 987571
Req_Network_injected_packets_per_cycle =       2.8747 
Req_Network_conflicts_per_cycle =       1.0611
Req_Network_conflicts_per_cycle_util =       1.5144
Req_Bank_Level_Parallism =       4.1028
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7819
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6908

Reply_Network_injected_packets_num = 2838954
Reply_Network_cycles = 987571
Reply_Network_injected_packets_per_cycle =        2.8747
Reply_Network_conflicts_per_cycle =        0.6944
Reply_Network_conflicts_per_cycle_util =       0.9865
Reply_Bank_Level_Parallism =       4.0837
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2920
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0958
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 1 sec (1201 sec)
gpgpu_simulation_rate = 88744 (inst/sec)
gpgpu_simulation_rate = 822 (cycle/sec)
gpgpu_silicon_slowdown = 1660583x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 16478
gpu_sim_insn = 6336567
gpu_ipc =     384.5471
gpu_tot_sim_cycle = 1004049
gpu_tot_sim_insn = 112918456
gpu_tot_ipc =     112.4631
gpu_tot_issued_cta = 32718
gpu_occupancy = 59.3996% 
gpu_tot_occupancy = 56.3838% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4730
partiton_level_parallism_total  =       2.8681
partiton_level_parallism_util =       5.5548
partiton_level_parallism_util_total  =       4.1135
L2_BW  =     108.0204 GB/Sec
L2_BW_total  =     125.2782 GB/Sec
gpu_total_sim_rate=91878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 176294, Miss = 62683, Miss_rate = 0.356, Pending_hits = 3689, Reservation_fails = 8184
	L1D_cache_core[1]: Access = 168227, Miss = 62773, Miss_rate = 0.373, Pending_hits = 3689, Reservation_fails = 8920
	L1D_cache_core[2]: Access = 167114, Miss = 62355, Miss_rate = 0.373, Pending_hits = 3726, Reservation_fails = 9775
	L1D_cache_core[3]: Access = 169434, Miss = 62894, Miss_rate = 0.371, Pending_hits = 3687, Reservation_fails = 9033
	L1D_cache_core[4]: Access = 168977, Miss = 63303, Miss_rate = 0.375, Pending_hits = 3774, Reservation_fails = 8771
	L1D_cache_core[5]: Access = 168526, Miss = 62486, Miss_rate = 0.371, Pending_hits = 3725, Reservation_fails = 10112
	L1D_cache_core[6]: Access = 161433, Miss = 61005, Miss_rate = 0.378, Pending_hits = 3721, Reservation_fails = 9866
	L1D_cache_core[7]: Access = 169150, Miss = 62001, Miss_rate = 0.367, Pending_hits = 3697, Reservation_fails = 9268
	L1D_cache_core[8]: Access = 169229, Miss = 62506, Miss_rate = 0.369, Pending_hits = 3650, Reservation_fails = 8612
	L1D_cache_core[9]: Access = 168681, Miss = 61851, Miss_rate = 0.367, Pending_hits = 3754, Reservation_fails = 9160
	L1D_cache_core[10]: Access = 160683, Miss = 61086, Miss_rate = 0.380, Pending_hits = 3776, Reservation_fails = 9097
	L1D_cache_core[11]: Access = 167232, Miss = 62328, Miss_rate = 0.373, Pending_hits = 3775, Reservation_fails = 8770
	L1D_cache_core[12]: Access = 162955, Miss = 62104, Miss_rate = 0.381, Pending_hits = 3688, Reservation_fails = 9263
	L1D_cache_core[13]: Access = 169154, Miss = 62555, Miss_rate = 0.370, Pending_hits = 3687, Reservation_fails = 8573
	L1D_cache_core[14]: Access = 173795, Miss = 63218, Miss_rate = 0.364, Pending_hits = 3822, Reservation_fails = 8861
	L1D_cache_core[15]: Access = 168095, Miss = 61678, Miss_rate = 0.367, Pending_hits = 3782, Reservation_fails = 8459
	L1D_cache_core[16]: Access = 166997, Miss = 62271, Miss_rate = 0.373, Pending_hits = 3850, Reservation_fails = 8539
	L1D_cache_core[17]: Access = 165009, Miss = 62013, Miss_rate = 0.376, Pending_hits = 3749, Reservation_fails = 8962
	L1D_cache_core[18]: Access = 168967, Miss = 62973, Miss_rate = 0.373, Pending_hits = 3748, Reservation_fails = 9881
	L1D_cache_core[19]: Access = 168720, Miss = 62049, Miss_rate = 0.368, Pending_hits = 3838, Reservation_fails = 9346
	L1D_cache_core[20]: Access = 162384, Miss = 60535, Miss_rate = 0.373, Pending_hits = 3656, Reservation_fails = 8530
	L1D_cache_core[21]: Access = 164752, Miss = 62506, Miss_rate = 0.379, Pending_hits = 3843, Reservation_fails = 8861
	L1D_cache_core[22]: Access = 162516, Miss = 60821, Miss_rate = 0.374, Pending_hits = 3621, Reservation_fails = 8916
	L1D_cache_core[23]: Access = 173258, Miss = 63253, Miss_rate = 0.365, Pending_hits = 3941, Reservation_fails = 7912
	L1D_cache_core[24]: Access = 165228, Miss = 62161, Miss_rate = 0.376, Pending_hits = 3786, Reservation_fails = 8779
	L1D_cache_core[25]: Access = 176265, Miss = 63286, Miss_rate = 0.359, Pending_hits = 3907, Reservation_fails = 8326
	L1D_cache_core[26]: Access = 165244, Miss = 61951, Miss_rate = 0.375, Pending_hits = 3743, Reservation_fails = 8720
	L1D_cache_core[27]: Access = 165293, Miss = 62402, Miss_rate = 0.378, Pending_hits = 3660, Reservation_fails = 8906
	L1D_cache_core[28]: Access = 166101, Miss = 61607, Miss_rate = 0.371, Pending_hits = 3718, Reservation_fails = 8877
	L1D_cache_core[29]: Access = 170195, Miss = 62782, Miss_rate = 0.369, Pending_hits = 3712, Reservation_fails = 8909
	L1D_total_cache_accesses = 5029908
	L1D_total_cache_misses = 1867436
	L1D_total_cache_miss_rate = 0.3713
	L1D_total_cache_pending_hits = 112414
	L1D_total_cache_reservation_fails = 268188
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2516580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1004300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 713323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112414
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4346617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683291

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 141679
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 32718, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10561, 13721, 9584, 16460, 8988, 11287, 12410, 15859, 13332, 10581, 12766, 11574, 11335, 12404, 11802, 11604, 11975, 13532, 11931, 12966, 13199, 12902, 8745, 10445, 12880, 11927, 13365, 11754, 11026, 13218, 11626, 10155, 
gpgpu_n_tot_thrd_icount = 369073280
gpgpu_n_tot_w_icount = 11533540
gpgpu_n_stall_shd_mem = 912560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2196413
gpgpu_n_mem_write_global = 683291
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9065101
gpgpu_n_store_insn = 1804402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30811008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693435
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2344837	W0_Idle:8529603	W0_Scoreboard:71148000	W1:3994765	W2:1468598	W3:782974	W4:520763	W5:369023	W6:292606	W7:236836	W8:192581	W9:162665	W10:132385	W11:107167	W12:93025	W13:70404	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1950	W28:1174	W29:1643	W30:1459	W31:346	W32:2854344
single_issue_nums: WS0:2893373	WS1:2889017	WS2:2877678	WS3:2873472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13740984 {8:1717623,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27331640 {40:683291,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19151600 {40:478790,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68704920 {40:1717623,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5466328 {8:683291,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19151600 {40:478790,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 283 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:579670 	13100 	16629 	28916 	95125 	35045 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1849195 	964531 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413293 	23273 	7280 	7670 	2146947 	141379 	99121 	24886 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2533212 	190468 	59098 	39212 	27082 	18631 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	986 	863 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.727596  1.784877  1.863818  1.831224  1.866517  1.820729  1.843608  1.799462  1.760452  1.720522  1.707337  1.728482  1.751135  1.730851  1.746846  1.796039 
dram[1]:  1.739748  1.768713  1.805392  1.821351  1.872866  1.937056  1.862460  1.875170  1.785316  1.776849  1.796024  1.734920  1.784805  1.713653  1.769263  1.746251 
dram[2]:  1.764283  1.721222  1.846839  1.868659  1.864668  1.853703  1.805062  1.829367  1.714750  1.771253  1.700927  1.714970  1.721166  1.732061  1.731519  1.720016 
dram[3]:  1.758758  1.726027  1.808546  1.796983  1.867237  1.807307  1.830486  1.853327  1.775973  1.715166  1.723108  1.654659  1.673614  1.752094  1.765114  1.802221 
dram[4]:  1.755306  1.734084  1.855394  1.856890  1.821349  1.868664  1.835009  1.884158  1.767194  1.819804  1.678386  1.727647  1.756768  1.716951  1.772971  1.782166 
dram[5]:  1.734406  1.774367  1.858399  1.828982  1.848078  1.846814  1.820054  1.787984  1.737732  1.741241  1.713813  1.746293  1.743024  1.762063  1.742705  1.808696 
dram[6]:  1.730054  1.737116  1.819330  1.840336  1.870534  1.799223  1.812749  1.873782  1.735896  1.792147  1.709549  1.691085  1.721305  1.784854  1.725561  1.721529 
dram[7]:  1.747826  1.718846  1.809091  1.810300  1.840676  1.837618  1.795299  1.836332  1.751146  1.726200  1.715927  1.706731  1.776411  1.715203  1.709627  1.766028 
dram[8]:  1.720280  1.782297  1.844560  1.838879  1.859673  1.824834  1.837116  1.850829  1.747774  1.751695  1.702823  1.717256  1.741684  1.743388  1.779521  1.763381 
dram[9]:  1.788152  1.772273  1.818529  1.839046  1.850564  1.863134  1.822581  1.840179  1.686628  1.742749  1.672993  1.718627  1.722699  1.788018  1.707422  1.743887 
dram[10]:  1.741233  1.769138  1.861035  1.838724  1.858216  1.854464  1.836291  1.800510  1.721174  1.745008  1.714286  1.715334  1.780300  1.755358  1.718439  1.725079 
dram[11]:  1.715686  1.739834  1.820985  1.825320  1.833866  1.841508  1.819767  1.808623  1.684490  1.692277  1.631939  1.739492  1.791123  1.765774  1.778515  1.728016 
average row locality = 809093/455900 = 1.774716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3804      3836      3655      3765      3623      3570      3564      3501      3683      3691      3710      3636      3691      3567      3750      3727 
dram[1]:      3830      3872      3701      3630      3632      3582      3605      3602      3664      3537      3635      3674      3663      3716      3662      3763 
dram[2]:      3851      3815      3609      3573      3583      3554      3553      3560      3699      3555      3654      3746      3713      3647      3714      3707 
dram[3]:      3824      3946      3741      3600      3621      3617      3670      3575      3637      3635      3777      3669      3704      3653      3782      3699 
dram[4]:      3800      3879      3560      3645      3555      3543      3532      3610      3625      3588      3655      3659      3668      3684      3761      3646 
dram[5]:      3827      3720      3693      3637      3481      3563      3564      3585      3680      3624      3616      3683      3644      3688      3690      3652 
dram[6]:      3866      3778      3625      3617      3509      3619      3587      3546      3651      3667      3720      3789      3805      3615      3757      3729 
dram[7]:      3834      3875      3616      3654      3603      3558      3674      3677      3674      3586      3770      3704      3669      3716      3777      3709 
dram[8]:      3841      3888      3704      3647      3572      3590      3626      3532      3603      3622      3686      3603      3683      3665      3764      3621 
dram[9]:      3954      3854      3721      3681      3580      3530      3632      3621      3594      3638      3676      3780      3834      3716      3798      3673 
dram[10]:      3755      3839      3574      3706      3677      3636      3619      3694      3599      3682      3666      3662      3613      3780      3751      3787 
dram[11]:      3795      3826      3692      3602      3509      3542      3569      3589      3590      3691      3722      3629      3593      3562      3753      3689 
total dram reads = 705279
bank skew: 3954/3481 = 1.14
chip skew: 59282/58347 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1578      1663      1543      1531      1502      1505      1569      1554      1651      1535      1634      1515      1600      1584 
dram[1]:      1699      1745      1663      1596      1579      1536      1531      1541      1514      1490      1551      1575      1566      1590      1557      1599 
dram[2]:      1732      1721      1602      1622      1520      1538      1519      1542      1563      1490      1634      1630      1587      1556      1609      1603 
dram[3]:      1741      1732      1717      1617      1574      1565      1541      1527      1505      1598      1610      1613      1623      1576      1572      1569 
dram[4]:      1724      1739      1580      1612      1550      1548      1472      1520      1524      1490      1608      1583      1572      1606      1616      1579 
dram[5]:      1733      1660      1601      1626      1514      1562      1482      1535      1587      1521      1584      1619      1592      1589      1614      1515 
dram[6]:      1743      1677      1660      1605      1537      1615      1531      1489      1548      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1751      1644      1646      1545      1541      1557      1519      1557      1502      1637      1638      1573      1629      1657      1554 
dram[8]:      1740      1735      1654      1660      1513      1540      1521      1479      1550      1555      1595      1563      1615      1570      1618      1582 
dram[9]:      1778      1743      1660      1624      1512      1506      1566      1500      1548      1497      1602      1656      1677      1594      1631      1589 
dram[10]:      1697      1689      1529      1628      1579      1539      1540      1589      1534      1513      1610      1570      1536      1627      1661      1661 
dram[11]:      1717      1725      1628      1589      1512      1537      1483      1541      1555      1599      1652      1576      1550      1503      1560      1577 
total dram writes = 305981
bank skew: 1778/1472 = 1.21
chip skew: 25767/25304 = 1.02
average mf latency per bank:
dram[0]:        742       756       805       782       818       823       788       797       722       729       700       735       697       744       679       693
dram[1]:        765       754       823       829       800       807       778       773       739       755       739       713       717       700       712       699
dram[2]:        767       763       813       796       802       797       763       756       710       768       717       713       700       711       685       688
dram[3]:        765       730       791       832       785       789       760       764       751       708       700       709       703       716       701       693
dram[4]:        745       728       835       809       797       812       778       778       748       776       705       716       693       711       678       703
dram[5]:        799       801       817       809       833       786       789       755       746       739       715       714       724       705       701       717
dram[6]:        771       773       818       849       812       766       764       782       735       735       695       683       675       733       679       679
dram[7]:        793       772       825       838       796       811       762       755       731       748       707       715       720       690       686       712
dram[8]:        757       777     11317       796       824       815       768       787       744       733       722       742       701       717       687       699
dram[9]:        769       785       774       789       828       813       741       749       759       743       727       686       686       690       686       703
dram[10]:        790       771       855       817       762       773       729       742       749       749       702       708       726       679       674       676
dram[11]:        769       724       822       821       814       791       765       768       746       729       694       725       731       744       708       678
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2417434 n_act=37919 n_pre=37903 n_ref_event=0 n_req=67396 n_rd=58773 n_rd_L2_A=0 n_write=0 n_wr_bk=25418 bw_util=0.1308
n_activity=1460012 dram_eff=0.2307
bk0: 3804a 2378523i bk1: 3836a 2383209i bk2: 3655a 2395045i bk3: 3765a 2384424i bk4: 3623a 2393646i bk5: 3570a 2391154i bk6: 3564a 2393252i bk7: 3501a 2394707i bk8: 3683a 2383661i bk9: 3691a 2384812i bk10: 3710a 2377584i bk11: 3636a 2385112i bk12: 3691a 2387784i bk13: 3567a 2396204i bk14: 3750a 2382653i bk15: 3727a 2389660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437608
Row_Buffer_Locality_read = 0.468991
Row_Buffer_Locality_write = 0.223704
Bank_Level_Parallism = 2.565061
Bank_Level_Parallism_Col = 1.945542
Bank_Level_Parallism_Ready = 1.551342
write_to_read_ratio_blp_rw_average = 0.244825
GrpLevelPara = 1.529905 

BW Util details:
bwutil = 0.130791 
total_CMD = 2574825 
util_bw = 336764 
Wasted_Col = 607504 
Wasted_Row = 269822 
Idle = 1360735 

BW Util Bottlenecks: 
RCDc_limit = 581349 
RCDWRc_limit = 65516 
WTRc_limit = 165820 
RTWc_limit = 142608 
CCDLc_limit = 68555 
rwq = 0 
CCDLc_limit_alone = 53804 
WTRc_limit_alone = 157875 
RTWc_limit_alone = 135802 

Commands details: 
total_CMD = 2574825 
n_nop = 2417434 
Read = 58773 
Write = 0 
L2_Alloc = 0 
L2_WB = 25418 
n_act = 37919 
n_pre = 37903 
n_ref = 0 
n_req = 67396 
total_req = 84191 

Dual Bus Interface Util: 
issued_total_row = 75822 
issued_total_col = 84191 
Row_Bus_Util =  0.029447 
CoL_Bus_Util = 0.032698 
Either_Row_CoL_Bus_Util = 0.061127 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.016659 
queue_avg = 1.229303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2418324 n_act=37511 n_pre=37495 n_ref_event=0 n_req=67366 n_rd=58768 n_rd_L2_A=0 n_write=0 n_wr_bk=25332 bw_util=0.1306
n_activity=1451065 dram_eff=0.2318
bk0: 3830a 2372785i bk1: 3872a 2376214i bk2: 3701a 2388208i bk3: 3630a 2391828i bk4: 3632a 2394047i bk5: 3582a 2401473i bk6: 3605a 2392249i bk7: 3602a 2392604i bk8: 3664a 2391572i bk9: 3537a 2391886i bk10: 3635a 2392657i bk11: 3674a 2385332i bk12: 3663a 2391708i bk13: 3716a 2385342i bk14: 3662a 2387700i bk15: 3763a 2380803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443414
Row_Buffer_Locality_read = 0.474204
Row_Buffer_Locality_write = 0.232961
Bank_Level_Parallism = 2.570014
Bank_Level_Parallism_Col = 1.951424
Bank_Level_Parallism_Ready = 1.541163
write_to_read_ratio_blp_rw_average = 0.245525
GrpLevelPara = 1.529629 

BW Util details:
bwutil = 0.130650 
total_CMD = 2574825 
util_bw = 336400 
Wasted_Col = 602600 
Wasted_Row = 266939 
Idle = 1368886 

BW Util Bottlenecks: 
RCDc_limit = 575669 
RCDWRc_limit = 64033 
WTRc_limit = 160903 
RTWc_limit = 141292 
CCDLc_limit = 68355 
rwq = 0 
CCDLc_limit_alone = 53940 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134850 

Commands details: 
total_CMD = 2574825 
n_nop = 2418324 
Read = 58768 
Write = 0 
L2_Alloc = 0 
L2_WB = 25332 
n_act = 37511 
n_pre = 37495 
n_ref = 0 
n_req = 67366 
total_req = 84100 

Dual Bus Interface Util: 
issued_total_row = 75006 
issued_total_col = 84100 
Row_Bus_Util =  0.029131 
CoL_Bus_Util = 0.032662 
Either_Row_CoL_Bus_Util = 0.060781 
Issued_on_Two_Bus_Simul_Util = 0.001012 
issued_two_Eff = 0.016645 
queue_avg = 1.232113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2417503 n_act=37950 n_pre=37934 n_ref_event=0 n_req=67126 n_rd=58533 n_rd_L2_A=0 n_write=0 n_wr_bk=25468 bw_util=0.1305
n_activity=1468984 dram_eff=0.2287
bk0: 3851a 2380085i bk1: 3815a 2378049i bk2: 3609a 2398594i bk3: 3573a 2397644i bk4: 3583a 2397873i bk5: 3554a 2397129i bk6: 3553a 2396400i bk7: 3560a 2397120i bk8: 3699a 2383038i bk9: 3555a 2399875i bk10: 3654a 2384646i bk11: 3746a 2382383i bk12: 3713a 2385339i bk13: 3647a 2389107i bk14: 3714a 2385074i bk15: 3707a 2380980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434884
Row_Buffer_Locality_read = 0.465789
Row_Buffer_Locality_write = 0.224369
Bank_Level_Parallism = 2.525607
Bank_Level_Parallism_Col = 1.914060
Bank_Level_Parallism_Ready = 1.513947
write_to_read_ratio_blp_rw_average = 0.243105
GrpLevelPara = 1.525466 

BW Util details:
bwutil = 0.130496 
total_CMD = 2574825 
util_bw = 336004 
Wasted_Col = 612849 
Wasted_Row = 271270 
Idle = 1354702 

BW Util Bottlenecks: 
RCDc_limit = 586189 
RCDWRc_limit = 65754 
WTRc_limit = 168667 
RTWc_limit = 144213 
CCDLc_limit = 68966 
rwq = 0 
CCDLc_limit_alone = 53828 
WTRc_limit_alone = 160554 
RTWc_limit_alone = 137188 

Commands details: 
total_CMD = 2574825 
n_nop = 2417503 
Read = 58533 
Write = 0 
L2_Alloc = 0 
L2_WB = 25468 
n_act = 37950 
n_pre = 37934 
n_ref = 0 
n_req = 67126 
total_req = 84001 

Dual Bus Interface Util: 
issued_total_row = 75884 
issued_total_col = 84001 
Row_Bus_Util =  0.029472 
CoL_Bus_Util = 0.032624 
Either_Row_CoL_Bus_Util = 0.061100 
Issued_on_Two_Bus_Simul_Util = 0.000995 
issued_two_Eff = 0.016291 
queue_avg = 1.125066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2415755 n_act=38432 n_pre=38416 n_ref_event=0 n_req=67875 n_rd=59150 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1318
n_activity=1469165 dram_eff=0.231
bk0: 3824a 2382377i bk1: 3946a 2376195i bk2: 3741a 2386982i bk3: 3600a 2394314i bk4: 3621a 2395317i bk5: 3617a 2391783i bk6: 3670a 2388129i bk7: 3575a 2393835i bk8: 3637a 2393788i bk9: 3635a 2388468i bk10: 3777a 2382220i bk11: 3669a 2382092i bk12: 3704a 2381134i bk13: 3653a 2389775i bk14: 3782a 2384084i bk15: 3699a 2391811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434018
Row_Buffer_Locality_read = 0.464970
Row_Buffer_Locality_write = 0.224183
Bank_Level_Parallism = 2.545384
Bank_Level_Parallism_Col = 1.909892
Bank_Level_Parallism_Ready = 1.503063
write_to_read_ratio_blp_rw_average = 0.243667
GrpLevelPara = 1.531917 

BW Util details:
bwutil = 0.131784 
total_CMD = 2574825 
util_bw = 339320 
Wasted_Col = 614131 
Wasted_Row = 269337 
Idle = 1352037 

BW Util Bottlenecks: 
RCDc_limit = 589614 
RCDWRc_limit = 65846 
WTRc_limit = 169916 
RTWc_limit = 142261 
CCDLc_limit = 68864 
rwq = 0 
CCDLc_limit_alone = 53898 
WTRc_limit_alone = 161359 
RTWc_limit_alone = 135852 

Commands details: 
total_CMD = 2574825 
n_nop = 2415755 
Read = 59150 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38432 
n_pre = 38416 
n_ref = 0 
n_req = 67875 
total_req = 84830 

Dual Bus Interface Util: 
issued_total_row = 76848 
issued_total_col = 84830 
Row_Bus_Util =  0.029846 
CoL_Bus_Util = 0.032946 
Either_Row_CoL_Bus_Util = 0.061779 
Issued_on_Two_Bus_Simul_Util = 0.001013 
issued_two_Eff = 0.016395 
queue_avg = 1.136054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2418537 n_act=37495 n_pre=37479 n_ref_event=0 n_req=66960 n_rd=58410 n_rd_L2_A=0 n_write=0 n_wr_bk=25323 bw_util=0.1301
n_activity=1462230 dram_eff=0.2291
bk0: 3800a 2384263i bk1: 3879a 2373999i bk2: 3560a 2396765i bk3: 3645a 2396355i bk4: 3555a 2393881i bk5: 3543a 2396666i bk6: 3532a 2398087i bk7: 3610a 2399888i bk8: 3625a 2388437i bk9: 3588a 2397929i bk10: 3655a 2385165i bk11: 3659a 2387325i bk12: 3668a 2391495i bk13: 3684a 2386216i bk14: 3761a 2386711i bk15: 3646a 2391412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440278
Row_Buffer_Locality_read = 0.471495
Row_Buffer_Locality_write = 0.227018
Bank_Level_Parallism = 2.526484
Bank_Level_Parallism_Col = 1.909729
Bank_Level_Parallism_Ready = 1.513591
write_to_read_ratio_blp_rw_average = 0.244308
GrpLevelPara = 1.522216 

BW Util details:
bwutil = 0.130080 
total_CMD = 2574825 
util_bw = 334932 
Wasted_Col = 605287 
Wasted_Row = 271063 
Idle = 1363543 

BW Util Bottlenecks: 
RCDc_limit = 576155 
RCDWRc_limit = 64331 
WTRc_limit = 163289 
RTWc_limit = 140947 
CCDLc_limit = 68107 
rwq = 0 
CCDLc_limit_alone = 53501 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134366 

Commands details: 
total_CMD = 2574825 
n_nop = 2418537 
Read = 58410 
Write = 0 
L2_Alloc = 0 
L2_WB = 25323 
n_act = 37495 
n_pre = 37479 
n_ref = 0 
n_req = 66960 
total_req = 83733 

Dual Bus Interface Util: 
issued_total_row = 74974 
issued_total_col = 83733 
Row_Bus_Util =  0.029118 
CoL_Bus_Util = 0.032520 
Either_Row_CoL_Bus_Util = 0.060698 
Issued_on_Two_Bus_Simul_Util = 0.000939 
issued_two_Eff = 0.015478 
queue_avg = 1.124135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2418415 n_act=37629 n_pre=37613 n_ref_event=0 n_req=66922 n_rd=58347 n_rd_L2_A=0 n_write=0 n_wr_bk=25334 bw_util=0.13
n_activity=1462468 dram_eff=0.2289
bk0: 3827a 2378495i bk1: 3720a 2386862i bk2: 3693a 2394954i bk3: 3637a 2392990i bk4: 3481a 2399365i bk5: 3563a 2394924i bk6: 3564a 2391623i bk7: 3585a 2390491i bk8: 3680a 2387618i bk9: 3624a 2392475i bk10: 3616a 2391835i bk11: 3683a 2387862i bk12: 3644a 2394591i bk13: 3688a 2390734i bk14: 3690a 2387101i bk15: 3652a 2395855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437958
Row_Buffer_Locality_read = 0.468473
Row_Buffer_Locality_write = 0.230321
Bank_Level_Parallism = 2.517411
Bank_Level_Parallism_Col = 1.906490
Bank_Level_Parallism_Ready = 1.510054
write_to_read_ratio_blp_rw_average = 0.242456
GrpLevelPara = 1.521764 

BW Util details:
bwutil = 0.129999 
total_CMD = 2574825 
util_bw = 334724 
Wasted_Col = 606963 
Wasted_Row = 272715 
Idle = 1360423 

BW Util Bottlenecks: 
RCDc_limit = 579081 
RCDWRc_limit = 64382 
WTRc_limit = 162944 
RTWc_limit = 138802 
CCDLc_limit = 67216 
rwq = 0 
CCDLc_limit_alone = 53289 
WTRc_limit_alone = 155195 
RTWc_limit_alone = 132624 

Commands details: 
total_CMD = 2574825 
n_nop = 2418415 
Read = 58347 
Write = 0 
L2_Alloc = 0 
L2_WB = 25334 
n_act = 37629 
n_pre = 37613 
n_ref = 0 
n_req = 66922 
total_req = 83681 

Dual Bus Interface Util: 
issued_total_row = 75242 
issued_total_col = 83681 
Row_Bus_Util =  0.029222 
CoL_Bus_Util = 0.032500 
Either_Row_CoL_Bus_Util = 0.060746 
Issued_on_Two_Bus_Simul_Util = 0.000976 
issued_two_Eff = 0.016067 
queue_avg = 1.146138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2416351 n_act=38212 n_pre=38196 n_ref_event=0 n_req=67593 n_rd=58880 n_rd_L2_A=0 n_write=0 n_wr_bk=25767 bw_util=0.1315
n_activity=1463158 dram_eff=0.2314
bk0: 3866a 2377393i bk1: 3778a 2380444i bk2: 3625a 2392721i bk3: 3617a 2395990i bk4: 3509a 2398749i bk5: 3619a 2387940i bk6: 3587a 2389092i bk7: 3546a 2398342i bk8: 3651a 2387756i bk9: 3667a 2390929i bk10: 3720a 2385007i bk11: 3789a 2375683i bk12: 3805a 2379893i bk13: 3615a 2391005i bk14: 3757a 2384010i bk15: 3729a 2381318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434912
Row_Buffer_Locality_read = 0.465608
Row_Buffer_Locality_write = 0.227476
Bank_Level_Parallism = 2.557715
Bank_Level_Parallism_Col = 1.926080
Bank_Level_Parallism_Ready = 1.523504
write_to_read_ratio_blp_rw_average = 0.245098
GrpLevelPara = 1.529393 

BW Util details:
bwutil = 0.131499 
total_CMD = 2574825 
util_bw = 338588 
Wasted_Col = 612046 
Wasted_Row = 268635 
Idle = 1355556 

BW Util Bottlenecks: 
RCDc_limit = 586634 
RCDWRc_limit = 66141 
WTRc_limit = 166526 
RTWc_limit = 142381 
CCDLc_limit = 68120 
rwq = 0 
CCDLc_limit_alone = 53427 
WTRc_limit_alone = 158064 
RTWc_limit_alone = 136150 

Commands details: 
total_CMD = 2574825 
n_nop = 2416351 
Read = 58880 
Write = 0 
L2_Alloc = 0 
L2_WB = 25767 
n_act = 38212 
n_pre = 38196 
n_ref = 0 
n_req = 67593 
total_req = 84647 

Dual Bus Interface Util: 
issued_total_row = 76408 
issued_total_col = 84647 
Row_Bus_Util =  0.029675 
CoL_Bus_Util = 0.032875 
Either_Row_CoL_Bus_Util = 0.061547 
Issued_on_Two_Bus_Simul_Util = 0.001002 
issued_two_Eff = 0.016287 
queue_avg = 1.177966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17797
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2415850 n_act=38459 n_pre=38443 n_ref_event=0 n_req=67830 n_rd=59096 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1317
n_activity=1473592 dram_eff=0.2301
bk0: 3834a 2377879i bk1: 3875a 2375751i bk2: 3616a 2389983i bk3: 3654a 2390040i bk4: 3603a 2393472i bk5: 3558a 2395422i bk6: 3674a 2388270i bk7: 3677a 2391429i bk8: 3674a 2388355i bk9: 3586a 2393730i bk10: 3770a 2382462i bk11: 3704a 2382649i bk12: 3669a 2392672i bk13: 3716a 2384787i bk14: 3777a 2380258i bk15: 3709a 2388598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433245
Row_Buffer_Locality_read = 0.464025
Row_Buffer_Locality_write = 0.224983
Bank_Level_Parallism = 2.539527
Bank_Level_Parallism_Col = 1.914708
Bank_Level_Parallism_Ready = 1.507163
write_to_read_ratio_blp_rw_average = 0.243582
GrpLevelPara = 1.530692 

BW Util details:
bwutil = 0.131700 
total_CMD = 2574825 
util_bw = 339104 
Wasted_Col = 615440 
Wasted_Row = 273458 
Idle = 1346823 

BW Util Bottlenecks: 
RCDc_limit = 590403 
RCDWRc_limit = 66198 
WTRc_limit = 169782 
RTWc_limit = 142918 
CCDLc_limit = 68325 
rwq = 0 
CCDLc_limit_alone = 53346 
WTRc_limit_alone = 161490 
RTWc_limit_alone = 136231 

Commands details: 
total_CMD = 2574825 
n_nop = 2415850 
Read = 59096 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38459 
n_pre = 38443 
n_ref = 0 
n_req = 67830 
total_req = 84776 

Dual Bus Interface Util: 
issued_total_row = 76902 
issued_total_col = 84776 
Row_Bus_Util =  0.029867 
CoL_Bus_Util = 0.032925 
Either_Row_CoL_Bus_Util = 0.061742 
Issued_on_Two_Bus_Simul_Util = 0.001050 
issued_two_Eff = 0.017003 
queue_avg = 1.113725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2417577 n_act=37809 n_pre=37793 n_ref_event=0 n_req=67259 n_rd=58647 n_rd_L2_A=0 n_write=0 n_wr_bk=25490 bw_util=0.1307
n_activity=1475358 dram_eff=0.2281
bk0: 3841a 2377568i bk1: 3888a 2381158i bk2: 3704a 2388596i bk3: 3647a 2392415i bk4: 3572a 2397984i bk5: 3590a 2394489i bk6: 3626a 2395549i bk7: 3532a 2399807i bk8: 3603a 2392616i bk9: 3622a 2393266i bk10: 3686a 2386005i bk11: 3603a 2389937i bk12: 3683a 2388512i bk13: 3665a 2387880i bk14: 3764a 2389210i bk15: 3621a 2394480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438098
Row_Buffer_Locality_read = 0.469504
Row_Buffer_Locality_write = 0.224222
Bank_Level_Parallism = 2.508170
Bank_Level_Parallism_Col = 1.895954
Bank_Level_Parallism_Ready = 1.500557
write_to_read_ratio_blp_rw_average = 0.246384
GrpLevelPara = 1.521891 

BW Util details:
bwutil = 0.130707 
total_CMD = 2574825 
util_bw = 336548 
Wasted_Col = 612712 
Wasted_Row = 273252 
Idle = 1352313 

BW Util Bottlenecks: 
RCDc_limit = 582930 
RCDWRc_limit = 65840 
WTRc_limit = 163977 
RTWc_limit = 144170 
CCDLc_limit = 67882 
rwq = 0 
CCDLc_limit_alone = 52999 
WTRc_limit_alone = 155905 
RTWc_limit_alone = 137359 

Commands details: 
total_CMD = 2574825 
n_nop = 2417577 
Read = 58647 
Write = 0 
L2_Alloc = 0 
L2_WB = 25490 
n_act = 37809 
n_pre = 37793 
n_ref = 0 
n_req = 67259 
total_req = 84137 

Dual Bus Interface Util: 
issued_total_row = 75602 
issued_total_col = 84137 
Row_Bus_Util =  0.029362 
CoL_Bus_Util = 0.032677 
Either_Row_CoL_Bus_Util = 0.061071 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.015841 
queue_avg = 1.118878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11888
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2415559 n_act=38449 n_pre=38433 n_ref_event=0 n_req=68065 n_rd=59282 n_rd_L2_A=0 n_write=0 n_wr_bk=25683 bw_util=0.132
n_activity=1473075 dram_eff=0.2307
bk0: 3954a 2375500i bk1: 3854a 2381301i bk2: 3721a 2385880i bk3: 3681a 2390589i bk4: 3580a 2396091i bk5: 3530a 2398406i bk6: 3632a 2389721i bk7: 3621a 2392570i bk8: 3594a 2386815i bk9: 3638a 2390444i bk10: 3676a 2385255i bk11: 3780a 2381880i bk12: 3834a 2377631i bk13: 3716a 2390492i bk14: 3798a 2378738i bk15: 3673a 2387096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435349
Row_Buffer_Locality_read = 0.466212
Row_Buffer_Locality_write = 0.227029
Bank_Level_Parallism = 2.544896
Bank_Level_Parallism_Col = 1.912125
Bank_Level_Parallism_Ready = 1.497318
write_to_read_ratio_blp_rw_average = 0.245627
GrpLevelPara = 1.531530 

BW Util details:
bwutil = 0.131993 
total_CMD = 2574825 
util_bw = 339860 
Wasted_Col = 616771 
Wasted_Row = 271575 
Idle = 1346619 

BW Util Bottlenecks: 
RCDc_limit = 589242 
RCDWRc_limit = 66614 
WTRc_limit = 167562 
RTWc_limit = 147731 
CCDLc_limit = 69407 
rwq = 0 
CCDLc_limit_alone = 54576 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140818 

Commands details: 
total_CMD = 2574825 
n_nop = 2415559 
Read = 59282 
Write = 0 
L2_Alloc = 0 
L2_WB = 25683 
n_act = 38449 
n_pre = 38433 
n_ref = 0 
n_req = 68065 
total_req = 84965 

Dual Bus Interface Util: 
issued_total_row = 76882 
issued_total_col = 84965 
Row_Bus_Util =  0.029859 
CoL_Bus_Util = 0.032998 
Either_Row_CoL_Bus_Util = 0.061855 
Issued_on_Two_Bus_Simul_Util = 0.001002 
issued_two_Eff = 0.016206 
queue_avg = 1.152074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15207
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2416545 n_act=38174 n_pre=38158 n_ref_event=0 n_req=67733 n_rd=59040 n_rd_L2_A=0 n_write=0 n_wr_bk=25502 bw_util=0.1313
n_activity=1460030 dram_eff=0.2316
bk0: 3755a 2381503i bk1: 3839a 2381323i bk2: 3574a 2394724i bk3: 3706a 2389865i bk4: 3677a 2389803i bk5: 3636a 2391257i bk6: 3619a 2388615i bk7: 3694a 2382639i bk8: 3599a 2388884i bk9: 3682a 2387484i bk10: 3666a 2384407i bk11: 3662a 2386881i bk12: 3613a 2393491i bk13: 3780a 2382734i bk14: 3751a 2383285i bk15: 3787a 2379733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436641
Row_Buffer_Locality_read = 0.467530
Row_Buffer_Locality_write = 0.226849
Bank_Level_Parallism = 2.573356
Bank_Level_Parallism_Col = 1.932216
Bank_Level_Parallism_Ready = 1.518634
write_to_read_ratio_blp_rw_average = 0.243866
GrpLevelPara = 1.532373 

BW Util details:
bwutil = 0.131336 
total_CMD = 2574825 
util_bw = 338168 
Wasted_Col = 610574 
Wasted_Row = 266991 
Idle = 1359092 

BW Util Bottlenecks: 
RCDc_limit = 584791 
RCDWRc_limit = 65701 
WTRc_limit = 167816 
RTWc_limit = 143380 
CCDLc_limit = 67907 
rwq = 0 
CCDLc_limit_alone = 53407 
WTRc_limit_alone = 159674 
RTWc_limit_alone = 137022 

Commands details: 
total_CMD = 2574825 
n_nop = 2416545 
Read = 59040 
Write = 0 
L2_Alloc = 0 
L2_WB = 25502 
n_act = 38174 
n_pre = 38158 
n_ref = 0 
n_req = 67733 
total_req = 84542 

Dual Bus Interface Util: 
issued_total_row = 76332 
issued_total_col = 84542 
Row_Bus_Util =  0.029646 
CoL_Bus_Util = 0.032834 
Either_Row_CoL_Bus_Util = 0.061472 
Issued_on_Two_Bus_Simul_Util = 0.001007 
issued_two_Eff = 0.016389 
queue_avg = 1.205493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20549
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2574825 n_nop=2417617 n_act=38053 n_pre=38037 n_ref_event=0 n_req=66968 n_rd=58353 n_rd_L2_A=0 n_write=0 n_wr_bk=25304 bw_util=0.13
n_activity=1462431 dram_eff=0.2288
bk0: 3795a 2374819i bk1: 3826a 2377532i bk2: 3692a 2391040i bk3: 3602a 2393660i bk4: 3509a 2398855i bk5: 3542a 2397977i bk6: 3569a 2396467i bk7: 3589a 2392569i bk8: 3590a 2384874i bk9: 3691a 2383256i bk10: 3722a 2375876i bk11: 3629a 2390113i bk12: 3593a 2397973i bk13: 3562a 2397995i bk14: 3753a 2386063i bk15: 3689a 2387748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432012
Row_Buffer_Locality_read = 0.462427
Row_Buffer_Locality_write = 0.226001
Bank_Level_Parallism = 2.537781
Bank_Level_Parallism_Col = 1.906624
Bank_Level_Parallism_Ready = 1.496688
write_to_read_ratio_blp_rw_average = 0.244272
GrpLevelPara = 1.526332 

BW Util details:
bwutil = 0.129961 
total_CMD = 2574825 
util_bw = 334628 
Wasted_Col = 611679 
Wasted_Row = 269989 
Idle = 1358529 

BW Util Bottlenecks: 
RCDc_limit = 587585 
RCDWRc_limit = 65062 
WTRc_limit = 165711 
RTWc_limit = 143719 
CCDLc_limit = 67148 
rwq = 0 
CCDLc_limit_alone = 52815 
WTRc_limit_alone = 157964 
RTWc_limit_alone = 137133 

Commands details: 
total_CMD = 2574825 
n_nop = 2417617 
Read = 58353 
Write = 0 
L2_Alloc = 0 
L2_WB = 25304 
n_act = 38053 
n_pre = 38037 
n_ref = 0 
n_req = 66968 
total_req = 83657 

Dual Bus Interface Util: 
issued_total_row = 76090 
issued_total_col = 83657 
Row_Bus_Util =  0.029552 
CoL_Bus_Util = 0.032490 
Either_Row_CoL_Bus_Util = 0.061056 
Issued_on_Two_Bus_Simul_Util = 0.000986 
issued_two_Eff = 0.016151 
queue_avg = 1.090690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109532, Miss = 35712, Miss_rate = 0.326, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 110821, Miss = 35525, Miss_rate = 0.321, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[2]: Access = 111896, Miss = 35624, Miss_rate = 0.318, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 110361, Miss = 35608, Miss_rate = 0.323, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 109344, Miss = 35608, Miss_rate = 0.326, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 109489, Miss = 35389, Miss_rate = 0.323, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 110908, Miss = 35988, Miss_rate = 0.324, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[7]: Access = 108775, Miss = 35626, Miss_rate = 0.328, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 108923, Miss = 35391, Miss_rate = 0.325, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 110357, Miss = 35486, Miss_rate = 0.322, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[10]: Access = 111748, Miss = 35427, Miss_rate = 0.317, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 109797, Miss = 35385, Miss_rate = 0.322, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 110335, Miss = 35752, Miss_rate = 0.324, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 110799, Miss = 35593, Miss_rate = 0.321, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 110690, Miss = 35849, Miss_rate = 0.324, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 110668, Miss = 35711, Miss_rate = 0.323, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 344951, Miss = 35707, Miss_rate = 0.104, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 110810, Miss = 35396, Miss_rate = 0.319, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[18]: Access = 110741, Miss = 36017, Miss_rate = 0.325, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 110154, Miss = 35721, Miss_rate = 0.324, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 109238, Miss = 35482, Miss_rate = 0.325, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 109349, Miss = 36014, Miss_rate = 0.329, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 110448, Miss = 35452, Miss_rate = 0.321, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 109570, Miss = 35358, Miss_rate = 0.323, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 2879704
L2_total_cache_misses = 854821
L2_total_cache_miss_rate = 0.2968
L2_total_cache_pending_hits = 3512
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1487622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 441114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2196413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683291
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2879704
icnt_total_pkts_simt_to_mem=2879704
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2879704
Req_Network_cycles = 1004049
Req_Network_injected_packets_per_cycle =       2.8681 
Req_Network_conflicts_per_cycle =       1.0554
Req_Network_conflicts_per_cycle_util =       1.5154
Req_Bank_Level_Parallism =       4.1180
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7827
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6812

Reply_Network_injected_packets_num = 2879704
Reply_Network_cycles = 1004049
Reply_Network_injected_packets_per_cycle =        2.8681
Reply_Network_conflicts_per_cycle =        0.7052
Reply_Network_conflicts_per_cycle_util =       1.0079
Reply_Bank_Level_Parallism =       4.0989
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2916
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0956
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 29 sec (1229 sec)
gpgpu_simulation_rate = 91878 (inst/sec)
gpgpu_simulation_rate = 816 (cycle/sec)
gpgpu_silicon_slowdown = 1672794x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 14868
gpu_sim_insn = 6295558
gpu_ipc =     423.4301
gpu_tot_sim_cycle = 1018917
gpu_tot_sim_insn = 119214014
gpu_tot_ipc =     117.0007
gpu_tot_issued_cta = 35055
gpu_occupancy = 71.5210% 
gpu_tot_occupancy = 56.5239% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5765
partiton_level_parallism_total  =       2.8638
partiton_level_parallism_util =       6.9562
partiton_level_parallism_util_total  =       4.1357
L2_BW  =     112.5433 GB/Sec
L2_BW_total  =     125.0924 GB/Sec
gpu_total_sim_rate=95142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 177521, Miss = 63829, Miss_rate = 0.360, Pending_hits = 3692, Reservation_fails = 8937
	L1D_cache_core[1]: Access = 169439, Miss = 63981, Miss_rate = 0.378, Pending_hits = 3690, Reservation_fails = 9988
	L1D_cache_core[2]: Access = 168554, Miss = 63752, Miss_rate = 0.378, Pending_hits = 3732, Reservation_fails = 10492
	L1D_cache_core[3]: Access = 170724, Miss = 64146, Miss_rate = 0.376, Pending_hits = 3691, Reservation_fails = 9816
	L1D_cache_core[4]: Access = 170265, Miss = 64544, Miss_rate = 0.379, Pending_hits = 3783, Reservation_fails = 9520
	L1D_cache_core[5]: Access = 170009, Miss = 63943, Miss_rate = 0.376, Pending_hits = 3728, Reservation_fails = 10597
	L1D_cache_core[6]: Access = 162739, Miss = 62295, Miss_rate = 0.383, Pending_hits = 3723, Reservation_fails = 10721
	L1D_cache_core[7]: Access = 170471, Miss = 63281, Miss_rate = 0.371, Pending_hits = 3705, Reservation_fails = 9869
	L1D_cache_core[8]: Access = 170489, Miss = 63715, Miss_rate = 0.374, Pending_hits = 3656, Reservation_fails = 9256
	L1D_cache_core[9]: Access = 169844, Miss = 62962, Miss_rate = 0.371, Pending_hits = 3760, Reservation_fails = 9862
	L1D_cache_core[10]: Access = 162056, Miss = 62421, Miss_rate = 0.385, Pending_hits = 3780, Reservation_fails = 9771
	L1D_cache_core[11]: Access = 168534, Miss = 63627, Miss_rate = 0.378, Pending_hits = 3776, Reservation_fails = 9681
	L1D_cache_core[12]: Access = 164326, Miss = 63441, Miss_rate = 0.386, Pending_hits = 3693, Reservation_fails = 9954
	L1D_cache_core[13]: Access = 170413, Miss = 63766, Miss_rate = 0.374, Pending_hits = 3689, Reservation_fails = 9248
	L1D_cache_core[14]: Access = 175056, Miss = 64451, Miss_rate = 0.368, Pending_hits = 3827, Reservation_fails = 9886
	L1D_cache_core[15]: Access = 169396, Miss = 62929, Miss_rate = 0.371, Pending_hits = 3790, Reservation_fails = 9243
	L1D_cache_core[16]: Access = 168298, Miss = 63547, Miss_rate = 0.378, Pending_hits = 3858, Reservation_fails = 9328
	L1D_cache_core[17]: Access = 166342, Miss = 63278, Miss_rate = 0.380, Pending_hits = 3756, Reservation_fails = 9580
	L1D_cache_core[18]: Access = 170296, Miss = 64234, Miss_rate = 0.377, Pending_hits = 3756, Reservation_fails = 10508
	L1D_cache_core[19]: Access = 170092, Miss = 63340, Miss_rate = 0.372, Pending_hits = 3843, Reservation_fails = 9670
	L1D_cache_core[20]: Access = 163666, Miss = 61792, Miss_rate = 0.378, Pending_hits = 3662, Reservation_fails = 9305
	L1D_cache_core[21]: Access = 166099, Miss = 63763, Miss_rate = 0.384, Pending_hits = 3858, Reservation_fails = 9297
	L1D_cache_core[22]: Access = 163726, Miss = 62010, Miss_rate = 0.379, Pending_hits = 3625, Reservation_fails = 10007
	L1D_cache_core[23]: Access = 174614, Miss = 64593, Miss_rate = 0.370, Pending_hits = 3945, Reservation_fails = 8734
	L1D_cache_core[24]: Access = 166515, Miss = 63425, Miss_rate = 0.381, Pending_hits = 3790, Reservation_fails = 9815
	L1D_cache_core[25]: Access = 177476, Miss = 64396, Miss_rate = 0.363, Pending_hits = 3915, Reservation_fails = 8726
	L1D_cache_core[26]: Access = 166629, Miss = 63288, Miss_rate = 0.380, Pending_hits = 3749, Reservation_fails = 9250
	L1D_cache_core[27]: Access = 166697, Miss = 63799, Miss_rate = 0.383, Pending_hits = 3662, Reservation_fails = 9693
	L1D_cache_core[28]: Access = 167439, Miss = 62931, Miss_rate = 0.376, Pending_hits = 3722, Reservation_fails = 9730
	L1D_cache_core[29]: Access = 171403, Miss = 63976, Miss_rate = 0.373, Pending_hits = 3714, Reservation_fails = 9884
	L1D_total_cache_accesses = 5069128
	L1D_total_cache_misses = 1905455
	L1D_total_cache_miss_rate = 0.3759
	L1D_total_cache_pending_hits = 112570
	L1D_total_cache_reservation_fails = 290368
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2517441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1014127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 741492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112570
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4385630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683498

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 163859
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 35055, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10803, 13963, 9826, 16702, 9195, 11353, 12476, 15925, 13574, 10823, 13008, 11816, 11577, 12646, 12044, 11846, 12195, 13752, 12151, 13186, 13419, 13122, 8965, 10665, 13034, 12081, 13616, 11908, 11180, 13372, 11780, 10341, 
gpgpu_n_tot_thrd_icount = 375936160
gpgpu_n_tot_w_icount = 11748005
gpgpu_n_stall_shd_mem = 912589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2234514
gpgpu_n_mem_write_global = 683498
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9366606
gpgpu_n_store_insn = 1804610
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33204096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693446
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2535927	W0_Idle:8640000	W0_Scoreboard:71506188	W1:4000141	W2:1470704	W3:783437	W4:521079	W5:369284	W6:292705	W7:237004	W8:192581	W9:162665	W10:132385	W11:107181	W12:93025	W13:70422	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1956	W28:1174	W29:1643	W30:1459	W31:346	W32:3059982
single_issue_nums: WS0:2947634	WS1:2942131	WS2:2931422	WS3:2926818	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14044952 {8:1755619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27339920 {40:683498,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19155800 {40:478895,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70224760 {40:1755619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5467984 {8:683498,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19155800 {40:478895,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 282 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:579926 	13101 	16629 	28918 	95149 	35045 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1868047 	983987 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413383 	23284 	7284 	7670 	2174349 	149243 	101972 	24972 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2548413 	198446 	66776 	44574 	29036 	18766 	11472 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	995 	873 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.727703  1.784877  1.863818  1.831224  1.866577  1.820809  1.843226  1.799910  1.760552  1.720522  1.707337  1.728708  1.751135  1.730851  1.746542  1.795455 
dram[1]:  1.739456  1.768409  1.804037  1.821071  1.872531  1.937056  1.861678  1.874773  1.784979  1.777485  1.795680  1.734920  1.784472  1.713653  1.768613  1.745948 
dram[2]:  1.764682  1.720939  1.846462  1.868266  1.863884  1.853703  1.805062  1.828251  1.714170  1.770578  1.700645  1.714970  1.720582  1.732061  1.731519  1.719725 
dram[3]:  1.758552  1.726132  1.808208  1.797070  1.866847  1.807307  1.830486  1.852941  1.775973  1.715400  1.723108  1.654659  1.673349  1.751883  1.764178  1.801879 
dram[4]:  1.754400  1.734472  1.854620  1.856890  1.820982  1.869585  1.834703  1.884158  1.766539  1.820330  1.677844  1.727348  1.756768  1.716951  1.772016  1.782019 
dram[5]:  1.734222  1.774367  1.858839  1.827616  1.848218  1.846883  1.819687  1.787984  1.737428  1.740928  1.713813  1.745477  1.743024  1.762063  1.741790  1.808344 
dram[6]:  1.730054  1.737116  1.818973  1.839593  1.871117  1.798189  1.812749  1.873377  1.735282  1.792147  1.709549  1.691085  1.721698  1.784854  1.725270  1.721641 
dram[7]:  1.747531  1.718846  1.809173  1.810382  1.840747  1.837692  1.795387  1.835965  1.750728  1.726200  1.716040  1.706448  1.776366  1.714916  1.709348  1.765807 
dram[8]:  1.720000  1.782072  1.843534  1.838512  1.860191  1.824989  1.837116  1.850506  1.746825  1.751377  1.702823  1.717256  1.740771  1.743081  1.779521  1.763057 
dram[9]:  1.788152  1.771965  1.817912  1.838318  1.850564  1.863594  1.822581  1.840179  1.686757  1.743590  1.673784  1.718343  1.722417  1.787688  1.707146  1.743271 
dram[10]:  1.740935  1.769415  1.860254  1.838362  1.858216  1.854083  1.836291  1.800170  1.721174  1.744495  1.713996  1.715334  1.779966  1.754748  1.718439  1.725188 
dram[11]:  1.715125  1.739834  1.820282  1.825397  1.833866  1.841580  1.819401  1.808623  1.683653  1.691723  1.631939  1.739185  1.791123  1.765875  1.777962  1.728016 
average row locality = 809376/456108 = 1.774527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3806      3836      3655      3765      3625      3572      3565      3502      3685      3691      3710      3640      3691      3567      3751      3731 
dram[1]:      3831      3873      3705      3633      3635      3582      3607      3603      3665      3541      3636      3674      3664      3716      3663      3763 
dram[2]:      3852      3815      3610      3574      3585      3554      3553      3563      3701      3557      3655      3746      3715      3647      3714      3708 
dram[3]:      3827      3948      3742      3602      3622      3617      3670      3576      3637      3639      3777      3669      3705      3656      3785      3700 
dram[4]:      3803      3880      3562      3645      3556      3545      3534      3610      3627      3591      3657      3660      3668      3684      3764      3651 
dram[5]:      3830      3720      3694      3643      3485      3565      3565      3585      3681      3625      3616      3687      3644      3688      3691      3653 
dram[6]:      3866      3778      3626      3619      3514      3622      3587      3547      3653      3667      3720      3789      3806      3615      3758      3731 
dram[7]:      3835      3875      3618      3656      3605      3560      3676      3678      3680      3586      3772      3705      3676      3716      3778      3712 
dram[8]:      3842      3890      3708      3648      3575      3594      3626      3535      3606      3623      3686      3603      3686      3666      3764      3622 
dram[9]:      3954      3855      3725      3683      3580      3531      3632      3621      3596      3640      3678      3781      3834      3717      3799      3674 
dram[10]:      3756      3844      3576      3707      3677      3637      3619      3695      3599      3686      3667      3662      3614      3782      3751      3789 
dram[11]:      3797      3826      3694      3604      3509      3544      3570      3589      3592      3693      3722      3630      3593      3564      3757      3689 
total dram reads = 705547
bank skew: 3954/3485 = 1.13
chip skew: 59300/58372 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1578      1663      1543      1531      1502      1505      1569      1554      1651      1535      1634      1515      1600      1584 
dram[1]:      1699      1745      1663      1596      1579      1536      1531      1541      1514      1491      1551      1575      1566      1590      1559      1601 
dram[2]:      1732      1722      1602      1622      1520      1538      1519      1542      1563      1490      1634      1630      1587      1556      1609      1603 
dram[3]:      1741      1732      1717      1617      1574      1565      1541      1527      1505      1598      1610      1613      1623      1576      1572      1569 
dram[4]:      1724      1739      1580      1612      1550      1548      1473      1520      1524      1490      1608      1583      1572      1606      1616      1579 
dram[5]:      1733      1660      1601      1626      1514      1562      1482      1535      1587      1521      1584      1620      1592      1589      1618      1515 
dram[6]:      1743      1677      1660      1605      1537      1615      1531      1489      1548      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1751      1644      1646      1545      1541      1557      1519      1557      1502      1637      1638      1573      1630      1657      1554 
dram[8]:      1740      1738      1655      1660      1513      1540      1521      1479      1550      1555      1595      1563      1615      1570      1618      1582 
dram[9]:      1778      1743      1660      1624      1512      1506      1566      1500      1548      1497      1602      1656      1678      1594      1631      1591 
dram[10]:      1697      1690      1529      1628      1579      1539      1540      1589      1534      1513      1610      1570      1536      1627      1661      1661 
dram[11]:      1717      1725      1628      1589      1512      1537      1483      1541      1556      1599      1652      1576      1550      1503      1560      1577 
total dram writes = 306003
bank skew: 1778/1473 = 1.21
chip skew: 25767/25305 = 1.02
average mf latency per bank:
dram[0]:        752       766       816       793       828       834       798       807       732       739       710       744       706       754       689       702
dram[1]:        775       764       833       840       811       818       788       783       749       765       749       723       727       710       721       708
dram[2]:        776       773       823       807       813       808       773       766       720       778       726       722       709       721       694       698
dram[3]:        775       740       801       842       796       799       770       774       761       717       710       719       712       725       710       703
dram[4]:        755       738       846       820       808       823       788       788       758       787       715       726       702       720       687       712
dram[5]:        809       812       828       820       844       798       799       765       756       749       725       723       734       715       710       726
dram[6]:        782       784       829       860       823       777       774       792       745       745       705       693       684       743       689       689
dram[7]:        804       782       835       849       807       822       772       765       740       758       716       724       729       699       696       722
dram[8]:        768       787     11322       806       835       826       778       797       754       743       732       752       710       727       696       709
dram[9]:        779       796       784       799       839       824       750       759       769       753       737       695       695       700       696       713
dram[10]:        800       780       866       828       772       784       739       752       759       759       711       718       736       688       683       685
dram[11]:        779       734       832       832       825       801       775       778       756       739       704       735       741       754       717       687
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2455519 n_act=37930 n_pre=37914 n_ref_event=0 n_req=67415 n_rd=58792 n_rd_L2_A=0 n_write=0 n_wr_bk=25418 bw_util=0.1289
n_activity=1461116 dram_eff=0.2305
bk0: 3806a 2416593i bk1: 3836a 2421333i bk2: 3655a 2433170i bk3: 3765a 2422551i bk4: 3625a 2431717i bk5: 3572a 2429229i bk6: 3565a 2431328i bk7: 3502a 2432832i bk8: 3685a 2421735i bk9: 3691a 2422938i bk10: 3710a 2415711i bk11: 3640a 2423137i bk12: 3691a 2425907i bk13: 3567a 2434329i bk14: 3751a 2420730i bk15: 3731a 2427640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437603
Row_Buffer_Locality_read = 0.468975
Row_Buffer_Locality_write = 0.223704
Bank_Level_Parallism = 2.564402
Bank_Level_Parallism_Col = 1.945260
Bank_Level_Parallism_Ready = 1.551220
write_to_read_ratio_blp_rw_average = 0.244746
GrpLevelPara = 1.529756 

BW Util details:
bwutil = 0.128912 
total_CMD = 2612951 
util_bw = 336840 
Wasted_Col = 607756 
Wasted_Row = 270062 
Idle = 1398293 

BW Util Bottlenecks: 
RCDc_limit = 581605 
RCDWRc_limit = 65516 
WTRc_limit = 165820 
RTWc_limit = 142608 
CCDLc_limit = 68565 
rwq = 0 
CCDLc_limit_alone = 53814 
WTRc_limit_alone = 157875 
RTWc_limit_alone = 135802 

Commands details: 
total_CMD = 2612951 
n_nop = 2455519 
Read = 58792 
Write = 0 
L2_Alloc = 0 
L2_WB = 25418 
n_act = 37930 
n_pre = 37914 
n_ref = 0 
n_req = 67415 
total_req = 84210 

Dual Bus Interface Util: 
issued_total_row = 75844 
issued_total_col = 84210 
Row_Bus_Util =  0.029026 
CoL_Bus_Util = 0.032228 
Either_Row_CoL_Bus_Util = 0.060251 
Issued_on_Two_Bus_Simul_Util = 0.001003 
issued_two_Eff = 0.016655 
queue_avg = 1.211439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2456380 n_act=37532 n_pre=37516 n_ref_event=0 n_req=67392 n_rd=58791 n_rd_L2_A=0 n_write=0 n_wr_bk=25337 bw_util=0.1288
n_activity=1452987 dram_eff=0.2316
bk0: 3831a 2410864i bk1: 3873a 2414294i bk2: 3705a 2426141i bk3: 3633a 2429848i bk4: 3635a 2432074i bk5: 3582a 2439598i bk6: 3607a 2430279i bk7: 3603a 2430679i bk8: 3665a 2429646i bk9: 3541a 2429879i bk10: 3636a 2430732i bk11: 3674a 2423456i bk12: 3664a 2429785i bk13: 3716a 2423468i bk14: 3663a 2425707i bk15: 3763a 2418850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443317
Row_Buffer_Locality_read = 0.474103
Row_Buffer_Locality_write = 0.232880
Bank_Level_Parallism = 2.568840
Bank_Level_Parallism_Col = 1.950901
Bank_Level_Parallism_Ready = 1.540988
write_to_read_ratio_blp_rw_average = 0.245494
GrpLevelPara = 1.529363 

BW Util details:
bwutil = 0.128786 
total_CMD = 2612951 
util_bw = 336512 
Wasted_Col = 603095 
Wasted_Row = 267371 
Idle = 1405973 

BW Util Bottlenecks: 
RCDc_limit = 576101 
RCDWRc_limit = 64069 
WTRc_limit = 160903 
RTWc_limit = 141350 
CCDLc_limit = 68364 
rwq = 0 
CCDLc_limit_alone = 53949 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134908 

Commands details: 
total_CMD = 2612951 
n_nop = 2456380 
Read = 58791 
Write = 0 
L2_Alloc = 0 
L2_WB = 25337 
n_act = 37532 
n_pre = 37516 
n_ref = 0 
n_req = 67392 
total_req = 84128 

Dual Bus Interface Util: 
issued_total_row = 75048 
issued_total_col = 84128 
Row_Bus_Util =  0.028722 
CoL_Bus_Util = 0.032197 
Either_Row_CoL_Bus_Util = 0.059921 
Issued_on_Two_Bus_Simul_Util = 0.000997 
issued_two_Eff = 0.016638 
queue_avg = 1.214168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2455580 n_act=37966 n_pre=37950 n_ref_event=0 n_req=67143 n_rd=58549 n_rd_L2_A=0 n_write=0 n_wr_bk=25469 bw_util=0.1286
n_activity=1470458 dram_eff=0.2285
bk0: 3852a 2418214i bk1: 3815a 2416110i bk2: 3610a 2436674i bk3: 3574a 2435724i bk4: 3585a 2435901i bk5: 3554a 2435253i bk6: 3553a 2434527i bk7: 3563a 2435102i bk8: 3701a 2421063i bk9: 3557a 2437899i bk10: 3655a 2422716i bk11: 3746a 2420504i bk12: 3715a 2423368i bk13: 3647a 2427232i bk14: 3714a 2423203i bk15: 3708a 2419050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434788
Row_Buffer_Locality_read = 0.465678
Row_Buffer_Locality_write = 0.224343
Bank_Level_Parallism = 2.524759
Bank_Level_Parallism_Col = 1.913699
Bank_Level_Parallism_Ready = 1.513846
write_to_read_ratio_blp_rw_average = 0.243034
GrpLevelPara = 1.525257 

BW Util details:
bwutil = 0.128618 
total_CMD = 2612951 
util_bw = 336072 
Wasted_Col = 613211 
Wasted_Row = 271606 
Idle = 1392062 

BW Util Bottlenecks: 
RCDc_limit = 586545 
RCDWRc_limit = 65766 
WTRc_limit = 168667 
RTWc_limit = 144231 
CCDLc_limit = 68968 
rwq = 0 
CCDLc_limit_alone = 53830 
WTRc_limit_alone = 160554 
RTWc_limit_alone = 137206 

Commands details: 
total_CMD = 2612951 
n_nop = 2455580 
Read = 58549 
Write = 0 
L2_Alloc = 0 
L2_WB = 25469 
n_act = 37966 
n_pre = 37950 
n_ref = 0 
n_req = 67143 
total_req = 84018 

Dual Bus Interface Util: 
issued_total_row = 75916 
issued_total_col = 84018 
Row_Bus_Util =  0.029054 
CoL_Bus_Util = 0.032154 
Either_Row_CoL_Bus_Util = 0.060227 
Issued_on_Two_Bus_Simul_Util = 0.000981 
issued_two_Eff = 0.016286 
queue_avg = 1.108650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2453827 n_act=38448 n_pre=38432 n_ref_event=0 n_req=67897 n_rd=59172 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1299
n_activity=1470806 dram_eff=0.2308
bk0: 3827a 2420403i bk1: 3948a 2414267i bk2: 3742a 2425057i bk3: 3602a 2432388i bk4: 3622a 2433393i bk5: 3617a 2429907i bk6: 3670a 2426255i bk7: 3576a 2431912i bk8: 3637a 2431914i bk9: 3639a 2426501i bk10: 3777a 2420347i bk11: 3669a 2420222i bk12: 3705a 2419215i bk13: 3656a 2427801i bk14: 3785a 2422064i bk15: 3700a 2429884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433966
Row_Buffer_Locality_read = 0.464899
Row_Buffer_Locality_write = 0.224183
Bank_Level_Parallism = 2.544411
Bank_Level_Parallism_Col = 1.909486
Bank_Level_Parallism_Ready = 1.502935
write_to_read_ratio_blp_rw_average = 0.243558
GrpLevelPara = 1.531680 

BW Util details:
bwutil = 0.129895 
total_CMD = 2612951 
util_bw = 339408 
Wasted_Col = 614512 
Wasted_Row = 269693 
Idle = 1389338 

BW Util Bottlenecks: 
RCDc_limit = 589994 
RCDWRc_limit = 65846 
WTRc_limit = 169916 
RTWc_limit = 142261 
CCDLc_limit = 68866 
rwq = 0 
CCDLc_limit_alone = 53900 
WTRc_limit_alone = 161359 
RTWc_limit_alone = 135852 

Commands details: 
total_CMD = 2612951 
n_nop = 2453827 
Read = 59172 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38448 
n_pre = 38432 
n_ref = 0 
n_req = 67897 
total_req = 84852 

Dual Bus Interface Util: 
issued_total_row = 76880 
issued_total_col = 84852 
Row_Bus_Util =  0.029423 
CoL_Bus_Util = 0.032474 
Either_Row_CoL_Bus_Util = 0.060898 
Issued_on_Two_Bus_Simul_Util = 0.000998 
issued_two_Eff = 0.016390 
queue_avg = 1.119495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2456595 n_act=37515 n_pre=37499 n_ref_event=0 n_req=66988 n_rd=58437 n_rd_L2_A=0 n_write=0 n_wr_bk=25324 bw_util=0.1282
n_activity=1464089 dram_eff=0.2288
bk0: 3803a 2422240i bk1: 3880a 2412121i bk2: 3562a 2434793i bk3: 3645a 2434478i bk4: 3556a 2431956i bk5: 3545a 2434789i bk6: 3534a 2436100i bk7: 3610a 2438015i bk8: 3627a 2426458i bk9: 3591a 2436003i bk10: 3657a 2423193i bk11: 3660a 2425401i bk12: 3668a 2429620i bk13: 3684a 2424344i bk14: 3764a 2424695i bk15: 3651a 2429391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440213
Row_Buffer_Locality_read = 0.471414
Row_Buffer_Locality_write = 0.226991
Bank_Level_Parallism = 2.525442
Bank_Level_Parallism_Col = 1.909280
Bank_Level_Parallism_Ready = 1.513423
write_to_read_ratio_blp_rw_average = 0.244209
GrpLevelPara = 1.521962 

BW Util details:
bwutil = 0.128224 
total_CMD = 2612951 
util_bw = 335044 
Wasted_Col = 605728 
Wasted_Row = 271471 
Idle = 1400708 

BW Util Bottlenecks: 
RCDc_limit = 576596 
RCDWRc_limit = 64343 
WTRc_limit = 163289 
RTWc_limit = 140965 
CCDLc_limit = 68111 
rwq = 0 
CCDLc_limit_alone = 53503 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134382 

Commands details: 
total_CMD = 2612951 
n_nop = 2456595 
Read = 58437 
Write = 0 
L2_Alloc = 0 
L2_WB = 25324 
n_act = 37515 
n_pre = 37499 
n_ref = 0 
n_req = 66988 
total_req = 83761 

Dual Bus Interface Util: 
issued_total_row = 75014 
issued_total_col = 83761 
Row_Bus_Util =  0.028709 
CoL_Bus_Util = 0.032056 
Either_Row_CoL_Bus_Util = 0.059839 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.015471 
queue_avg = 1.107733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2456469 n_act=37650 n_pre=37634 n_ref_event=0 n_req=66950 n_rd=58372 n_rd_L2_A=0 n_write=0 n_wr_bk=25339 bw_util=0.1281
n_activity=1464368 dram_eff=0.2287
bk0: 3830a 2416517i bk1: 3720a 2424986i bk2: 3694a 2433082i bk3: 3643a 2430877i bk4: 3485a 2437391i bk5: 3565a 2432997i bk6: 3565a 2429699i bk7: 3585a 2428618i bk8: 3681a 2425697i bk9: 3625a 2430552i bk10: 3616a 2429961i bk11: 3687a 2425773i bk12: 3644a 2432711i bk13: 3688a 2428860i bk14: 3691a 2425025i bk15: 3653a 2433929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437879
Row_Buffer_Locality_read = 0.468392
Row_Buffer_Locality_write = 0.230240
Bank_Level_Parallism = 2.516355
Bank_Level_Parallism_Col = 1.906007
Bank_Level_Parallism_Ready = 1.509876
write_to_read_ratio_blp_rw_average = 0.242426
GrpLevelPara = 1.521510 

BW Util details:
bwutil = 0.128148 
total_CMD = 2612951 
util_bw = 334844 
Wasted_Col = 607443 
Wasted_Row = 273123 
Idle = 1397541 

BW Util Bottlenecks: 
RCDc_limit = 579505 
RCDWRc_limit = 64418 
WTRc_limit = 162944 
RTWc_limit = 138858 
CCDLc_limit = 67224 
rwq = 0 
CCDLc_limit_alone = 53297 
WTRc_limit_alone = 155195 
RTWc_limit_alone = 132680 

Commands details: 
total_CMD = 2612951 
n_nop = 2456469 
Read = 58372 
Write = 0 
L2_Alloc = 0 
L2_WB = 25339 
n_act = 37650 
n_pre = 37634 
n_ref = 0 
n_req = 66950 
total_req = 83711 

Dual Bus Interface Util: 
issued_total_row = 75284 
issued_total_col = 83711 
Row_Bus_Util =  0.028812 
CoL_Bus_Util = 0.032037 
Either_Row_CoL_Bus_Util = 0.059887 
Issued_on_Two_Bus_Simul_Util = 0.000962 
issued_two_Eff = 0.016059 
queue_avg = 1.129431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2454433 n_act=38225 n_pre=38209 n_ref_event=0 n_req=67611 n_rd=58898 n_rd_L2_A=0 n_write=0 n_wr_bk=25767 bw_util=0.1296
n_activity=1464537 dram_eff=0.2312
bk0: 3866a 2415519i bk1: 3778a 2418573i bk2: 3626a 2430803i bk3: 3619a 2434021i bk4: 3514a 2436773i bk5: 3622a 2425919i bk6: 3587a 2427213i bk7: 3547a 2436416i bk8: 3653a 2425781i bk9: 3667a 2429050i bk10: 3720a 2423131i bk11: 3789a 2413809i bk12: 3806a 2418021i bk13: 3615a 2429133i bk14: 3758a 2422089i bk15: 3731a 2419391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434870
Row_Buffer_Locality_read = 0.465551
Row_Buffer_Locality_write = 0.227476
Bank_Level_Parallism = 2.556860
Bank_Level_Parallism_Col = 1.925734
Bank_Level_Parallism_Ready = 1.523395
write_to_read_ratio_blp_rw_average = 0.245007
GrpLevelPara = 1.529195 

BW Util details:
bwutil = 0.129608 
total_CMD = 2612951 
util_bw = 338660 
Wasted_Col = 612362 
Wasted_Row = 268947 
Idle = 1392982 

BW Util Bottlenecks: 
RCDc_limit = 586946 
RCDWRc_limit = 66141 
WTRc_limit = 166526 
RTWc_limit = 142381 
CCDLc_limit = 68124 
rwq = 0 
CCDLc_limit_alone = 53431 
WTRc_limit_alone = 158064 
RTWc_limit_alone = 136150 

Commands details: 
total_CMD = 2612951 
n_nop = 2454433 
Read = 58898 
Write = 0 
L2_Alloc = 0 
L2_WB = 25767 
n_act = 38225 
n_pre = 38209 
n_ref = 0 
n_req = 67611 
total_req = 84665 

Dual Bus Interface Util: 
issued_total_row = 76434 
issued_total_col = 84665 
Row_Bus_Util =  0.029252 
CoL_Bus_Util = 0.032402 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016282 
queue_avg = 1.160812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2453901 n_act=38480 n_pre=38464 n_ref_event=0 n_req=67863 n_rd=59128 n_rd_L2_A=0 n_write=0 n_wr_bk=25681 bw_util=0.1298
n_activity=1475489 dram_eff=0.2299
bk0: 3835a 2415953i bk1: 3875a 2413876i bk2: 3618a 2428062i bk3: 3656a 2428119i bk4: 3605a 2431542i bk5: 3560a 2433495i bk6: 3676a 2426344i bk7: 3678a 2429506i bk8: 3680a 2426283i bk9: 3586a 2431853i bk10: 3772a 2420536i bk11: 3705a 2420727i bk12: 3676a 2430606i bk13: 3716a 2422842i bk14: 3778a 2418335i bk15: 3712a 2426626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433211
Row_Buffer_Locality_read = 0.463976
Row_Buffer_Locality_write = 0.224957
Bank_Level_Parallism = 2.538437
Bank_Level_Parallism_Col = 1.914207
Bank_Level_Parallism_Ready = 1.506971
write_to_read_ratio_blp_rw_average = 0.243471
GrpLevelPara = 1.530416 

BW Util details:
bwutil = 0.129829 
total_CMD = 2612951 
util_bw = 339236 
Wasted_Col = 615916 
Wasted_Row = 273859 
Idle = 1383940 

BW Util Bottlenecks: 
RCDc_limit = 590867 
RCDWRc_limit = 66210 
WTRc_limit = 169803 
RTWc_limit = 142936 
CCDLc_limit = 68334 
rwq = 0 
CCDLc_limit_alone = 53354 
WTRc_limit_alone = 161510 
RTWc_limit_alone = 136249 

Commands details: 
total_CMD = 2612951 
n_nop = 2453901 
Read = 59128 
Write = 0 
L2_Alloc = 0 
L2_WB = 25681 
n_act = 38480 
n_pre = 38464 
n_ref = 0 
n_req = 67863 
total_req = 84809 

Dual Bus Interface Util: 
issued_total_row = 76944 
issued_total_col = 84809 
Row_Bus_Util =  0.029447 
CoL_Bus_Util = 0.032457 
Either_Row_CoL_Bus_Util = 0.060870 
Issued_on_Two_Bus_Simul_Util = 0.001034 
issued_two_Eff = 0.016995 
queue_avg = 1.097518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09752
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2455628 n_act=37831 n_pre=37815 n_ref_event=0 n_req=67288 n_rd=58674 n_rd_L2_A=0 n_write=0 n_wr_bk=25494 bw_util=0.1288
n_activity=1477252 dram_eff=0.2279
bk0: 3842a 2415652i bk1: 3890a 2419154i bk2: 3708a 2426508i bk3: 3648a 2430489i bk4: 3575a 2436057i bk5: 3594a 2432513i bk6: 3626a 2433671i bk7: 3535a 2437829i bk8: 3606a 2430593i bk9: 3623a 2431335i bk10: 3686a 2424125i bk11: 3603a 2428061i bk12: 3686a 2426494i bk13: 3666a 2425957i bk14: 3764a 2427338i bk15: 3622a 2432563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438013
Row_Buffer_Locality_read = 0.469407
Row_Buffer_Locality_write = 0.224170
Bank_Level_Parallism = 2.507037
Bank_Level_Parallism_Col = 1.895429
Bank_Level_Parallism_Ready = 1.500377
write_to_read_ratio_blp_rw_average = 0.246309
GrpLevelPara = 1.521582 

BW Util details:
bwutil = 0.128847 
total_CMD = 2612951 
util_bw = 336672 
Wasted_Col = 613228 
Wasted_Row = 273674 
Idle = 1389377 

BW Util Bottlenecks: 
RCDc_limit = 583406 
RCDWRc_limit = 65864 
WTRc_limit = 163977 
RTWc_limit = 144208 
CCDLc_limit = 67896 
rwq = 0 
CCDLc_limit_alone = 53009 
WTRc_limit_alone = 155905 
RTWc_limit_alone = 137393 

Commands details: 
total_CMD = 2612951 
n_nop = 2455628 
Read = 58674 
Write = 0 
L2_Alloc = 0 
L2_WB = 25494 
n_act = 37831 
n_pre = 37815 
n_ref = 0 
n_req = 67288 
total_req = 84168 

Dual Bus Interface Util: 
issued_total_row = 75646 
issued_total_col = 84168 
Row_Bus_Util =  0.028950 
CoL_Bus_Util = 0.032212 
Either_Row_CoL_Bus_Util = 0.060209 
Issued_on_Two_Bus_Simul_Util = 0.000953 
issued_two_Eff = 0.015834 
queue_avg = 1.102604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1026
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2453638 n_act=38462 n_pre=38446 n_ref_event=0 n_req=68085 n_rd=59300 n_rd_L2_A=0 n_write=0 n_wr_bk=25686 bw_util=0.1301
n_activity=1474410 dram_eff=0.2306
bk0: 3954a 2413623i bk1: 3855a 2419379i bk2: 3725a 2423855i bk3: 3683a 2428615i bk4: 3580a 2434212i bk5: 3531a 2436531i bk6: 3632a 2427849i bk7: 3621a 2430698i bk8: 3596a 2424890i bk9: 3640a 2428571i bk10: 3678a 2423382i bk11: 3781a 2419960i bk12: 3834a 2415718i bk13: 3717a 2428568i bk14: 3799a 2416814i bk15: 3674a 2425097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435324
Row_Buffer_Locality_read = 0.466189
Row_Buffer_Locality_write = 0.226978
Bank_Level_Parallism = 2.544039
Bank_Level_Parallism_Col = 1.911797
Bank_Level_Parallism_Ready = 1.497198
write_to_read_ratio_blp_rw_average = 0.245579
GrpLevelPara = 1.531339 

BW Util details:
bwutil = 0.130100 
total_CMD = 2612951 
util_bw = 339944 
Wasted_Col = 617071 
Wasted_Row = 271904 
Idle = 1384032 

BW Util Bottlenecks: 
RCDc_limit = 589506 
RCDWRc_limit = 66644 
WTRc_limit = 167562 
RTWc_limit = 147731 
CCDLc_limit = 69413 
rwq = 0 
CCDLc_limit_alone = 54582 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140818 

Commands details: 
total_CMD = 2612951 
n_nop = 2453638 
Read = 59300 
Write = 0 
L2_Alloc = 0 
L2_WB = 25686 
n_act = 38462 
n_pre = 38446 
n_ref = 0 
n_req = 68085 
total_req = 84986 

Dual Bus Interface Util: 
issued_total_row = 76908 
issued_total_col = 84986 
Row_Bus_Util =  0.029433 
CoL_Bus_Util = 0.032525 
Either_Row_CoL_Bus_Util = 0.060971 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016201 
queue_avg = 1.135316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2454615 n_act=38191 n_pre=38175 n_ref_event=0 n_req=67755 n_rd=59061 n_rd_L2_A=0 n_write=0 n_wr_bk=25503 bw_util=0.1295
n_activity=1461680 dram_eff=0.2314
bk0: 3756a 2419581i bk1: 3844a 2419273i bk2: 3576a 2432751i bk3: 3707a 2427939i bk4: 3677a 2427927i bk5: 3637a 2429336i bk6: 3619a 2426741i bk7: 3695a 2420719i bk8: 3599a 2427011i bk9: 3686a 2425460i bk10: 3667a 2422482i bk11: 3662a 2425008i bk12: 3614a 2431570i bk13: 3782a 2420763i bk14: 3751a 2421409i bk15: 3789a 2417805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436573
Row_Buffer_Locality_read = 0.467449
Row_Buffer_Locality_write = 0.226823
Bank_Level_Parallism = 2.572208
Bank_Level_Parallism_Col = 1.931758
Bank_Level_Parallism_Ready = 1.518502
write_to_read_ratio_blp_rw_average = 0.243763
GrpLevelPara = 1.532112 

BW Util details:
bwutil = 0.129454 
total_CMD = 2612951 
util_bw = 338256 
Wasted_Col = 610983 
Wasted_Row = 267409 
Idle = 1396303 

BW Util Bottlenecks: 
RCDc_limit = 585175 
RCDWRc_limit = 65716 
WTRc_limit = 167816 
RTWc_limit = 143380 
CCDLc_limit = 67917 
rwq = 0 
CCDLc_limit_alone = 53417 
WTRc_limit_alone = 159674 
RTWc_limit_alone = 137022 

Commands details: 
total_CMD = 2612951 
n_nop = 2454615 
Read = 59061 
Write = 0 
L2_Alloc = 0 
L2_WB = 25503 
n_act = 38191 
n_pre = 38175 
n_ref = 0 
n_req = 67755 
total_req = 84564 

Dual Bus Interface Util: 
issued_total_row = 76366 
issued_total_col = 84564 
Row_Bus_Util =  0.029226 
CoL_Bus_Util = 0.032363 
Either_Row_CoL_Bus_Util = 0.060597 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.016383 
queue_avg = 1.187999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.188
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2612951 n_nop=2455688 n_act=38070 n_pre=38054 n_ref_event=0 n_req=66989 n_rd=58373 n_rd_L2_A=0 n_write=0 n_wr_bk=25305 bw_util=0.1281
n_activity=1464049 dram_eff=0.2286
bk0: 3797a 2412848i bk1: 3826a 2415657i bk2: 3694a 2429069i bk3: 3604a 2431735i bk4: 3509a 2436981i bk5: 3544a 2436056i bk6: 3570a 2434544i bk7: 3589a 2430695i bk8: 3592a 2422835i bk9: 3693a 2421283i bk10: 3722a 2414001i bk11: 3630a 2428191i bk12: 3593a 2436098i bk13: 3564a 2436067i bk14: 3757a 2424044i bk15: 3689a 2425870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431937
Row_Buffer_Locality_read = 0.462337
Row_Buffer_Locality_write = 0.225975
Bank_Level_Parallism = 2.536712
Bank_Level_Parallism_Col = 1.906200
Bank_Level_Parallism_Ready = 1.496560
write_to_read_ratio_blp_rw_average = 0.244176
GrpLevelPara = 1.526087 

BW Util details:
bwutil = 0.128097 
total_CMD = 2612951 
util_bw = 334712 
Wasted_Col = 612077 
Wasted_Row = 270395 
Idle = 1395767 

BW Util Bottlenecks: 
RCDc_limit = 587965 
RCDWRc_limit = 65077 
WTRc_limit = 165711 
RTWc_limit = 143719 
CCDLc_limit = 67152 
rwq = 0 
CCDLc_limit_alone = 52819 
WTRc_limit_alone = 157964 
RTWc_limit_alone = 137133 

Commands details: 
total_CMD = 2612951 
n_nop = 2455688 
Read = 58373 
Write = 0 
L2_Alloc = 0 
L2_WB = 25305 
n_act = 38070 
n_pre = 38054 
n_ref = 0 
n_req = 66989 
total_req = 83678 

Dual Bus Interface Util: 
issued_total_row = 76124 
issued_total_col = 83678 
Row_Bus_Util =  0.029133 
CoL_Bus_Util = 0.032024 
Either_Row_CoL_Bus_Util = 0.060186 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.016145 
queue_avg = 1.074808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111121, Miss = 35720, Miss_rate = 0.321, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 112402, Miss = 35536, Miss_rate = 0.316, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[2]: Access = 113496, Miss = 35638, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 111936, Miss = 35617, Miss_rate = 0.318, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 110933, Miss = 35617, Miss_rate = 0.321, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 111075, Miss = 35396, Miss_rate = 0.319, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 112510, Miss = 35997, Miss_rate = 0.320, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[7]: Access = 110356, Miss = 35639, Miss_rate = 0.323, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 110525, Miss = 35406, Miss_rate = 0.320, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 111943, Miss = 35498, Miss_rate = 0.317, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[10]: Access = 113344, Miss = 35438, Miss_rate = 0.313, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 111394, Miss = 35399, Miss_rate = 0.318, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 111936, Miss = 35762, Miss_rate = 0.319, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 112391, Miss = 35601, Miss_rate = 0.317, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 112301, Miss = 35872, Miss_rate = 0.319, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 112264, Miss = 35720, Miss_rate = 0.318, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 346656, Miss = 35721, Miss_rate = 0.103, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 112401, Miss = 35409, Miss_rate = 0.315, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[18]: Access = 112343, Miss = 36026, Miss_rate = 0.321, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 111741, Miss = 35730, Miss_rate = 0.320, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 110821, Miss = 35487, Miss_rate = 0.320, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 110930, Miss = 36030, Miss_rate = 0.325, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 112039, Miss = 35463, Miss_rate = 0.317, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 111154, Miss = 35367, Miss_rate = 0.318, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 2918012
L2_total_cache_misses = 855089
L2_total_cache_miss_rate = 0.2930
L2_total_cache_pending_hits = 3512
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1525455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 441271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2234514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683498
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2918012
icnt_total_pkts_simt_to_mem=2918012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2918012
Req_Network_cycles = 1018917
Req_Network_injected_packets_per_cycle =       2.8638 
Req_Network_conflicts_per_cycle =       1.0529
Req_Network_conflicts_per_cycle_util =       1.5222
Req_Bank_Level_Parallism =       4.1402
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7870
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6728

Reply_Network_injected_packets_num = 2918012
Reply_Network_cycles = 1018917
Reply_Network_injected_packets_per_cycle =        2.8638
Reply_Network_conflicts_per_cycle =        0.7370
Reply_Network_conflicts_per_cycle_util =       1.0605
Reply_Bank_Level_Parallism =       4.1210
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2992
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0955
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 53 sec (1253 sec)
gpgpu_simulation_rate = 95142 (inst/sec)
gpgpu_simulation_rate = 813 (cycle/sec)
gpgpu_silicon_slowdown = 1678966x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 14153
gpu_sim_insn = 6287702
gpu_ipc =     444.2664
gpu_tot_sim_cycle = 1033070
gpu_tot_sim_insn = 125501716
gpu_tot_ipc =     121.4842
gpu_tot_issued_cta = 37392
gpu_occupancy = 81.2393% 
gpu_tot_occupancy = 56.7253% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6700
partiton_level_parallism_total  =       2.8612
partiton_level_parallism_util =       7.2391
partiton_level_parallism_util_total  =       4.1585
L2_BW  =     116.6240 GB/Sec
L2_BW_total  =     124.9764 GB/Sec
gpu_total_sim_rate=98201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 178764, Miss = 65052, Miss_rate = 0.364, Pending_hits = 3694, Reservation_fails = 9934
	L1D_cache_core[1]: Access = 170827, Miss = 65258, Miss_rate = 0.382, Pending_hits = 3696, Reservation_fails = 10586
	L1D_cache_core[2]: Access = 169718, Miss = 64910, Miss_rate = 0.382, Pending_hits = 3733, Reservation_fails = 11431
	L1D_cache_core[3]: Access = 172066, Miss = 65478, Miss_rate = 0.381, Pending_hits = 3693, Reservation_fails = 10556
	L1D_cache_core[4]: Access = 171501, Miss = 65779, Miss_rate = 0.384, Pending_hits = 3784, Reservation_fails = 10456
	L1D_cache_core[5]: Access = 171320, Miss = 65193, Miss_rate = 0.381, Pending_hits = 3730, Reservation_fails = 11351
	L1D_cache_core[6]: Access = 163990, Miss = 63512, Miss_rate = 0.387, Pending_hits = 3728, Reservation_fails = 11520
	L1D_cache_core[7]: Access = 171666, Miss = 64433, Miss_rate = 0.375, Pending_hits = 3708, Reservation_fails = 10637
	L1D_cache_core[8]: Access = 171707, Miss = 64924, Miss_rate = 0.378, Pending_hits = 3657, Reservation_fails = 10198
	L1D_cache_core[9]: Access = 170992, Miss = 64108, Miss_rate = 0.375, Pending_hits = 3761, Reservation_fails = 10824
	L1D_cache_core[10]: Access = 163152, Miss = 63506, Miss_rate = 0.389, Pending_hits = 3782, Reservation_fails = 10818
	L1D_cache_core[11]: Access = 169807, Miss = 64896, Miss_rate = 0.382, Pending_hits = 3777, Reservation_fails = 10448
	L1D_cache_core[12]: Access = 165562, Miss = 64676, Miss_rate = 0.391, Pending_hits = 3694, Reservation_fails = 10718
	L1D_cache_core[13]: Access = 171713, Miss = 65065, Miss_rate = 0.379, Pending_hits = 3690, Reservation_fails = 9941
	L1D_cache_core[14]: Access = 176260, Miss = 65642, Miss_rate = 0.372, Pending_hits = 3829, Reservation_fails = 10752
	L1D_cache_core[15]: Access = 170594, Miss = 64121, Miss_rate = 0.376, Pending_hits = 3792, Reservation_fails = 10258
	L1D_cache_core[16]: Access = 169678, Miss = 64926, Miss_rate = 0.383, Pending_hits = 3859, Reservation_fails = 10070
	L1D_cache_core[17]: Access = 167689, Miss = 64603, Miss_rate = 0.385, Pending_hits = 3757, Reservation_fails = 10342
	L1D_cache_core[18]: Access = 171496, Miss = 65434, Miss_rate = 0.382, Pending_hits = 3756, Reservation_fails = 11389
	L1D_cache_core[19]: Access = 171446, Miss = 64608, Miss_rate = 0.377, Pending_hits = 3847, Reservation_fails = 10433
	L1D_cache_core[20]: Access = 164994, Miss = 63120, Miss_rate = 0.383, Pending_hits = 3662, Reservation_fails = 10051
	L1D_cache_core[21]: Access = 167346, Miss = 64947, Miss_rate = 0.388, Pending_hits = 3861, Reservation_fails = 9871
	L1D_cache_core[22]: Access = 165118, Miss = 63402, Miss_rate = 0.384, Pending_hits = 3625, Reservation_fails = 10639
	L1D_cache_core[23]: Access = 176053, Miss = 66022, Miss_rate = 0.375, Pending_hits = 3946, Reservation_fails = 9199
	L1D_cache_core[24]: Access = 167843, Miss = 64753, Miss_rate = 0.386, Pending_hits = 3790, Reservation_fails = 10736
	L1D_cache_core[25]: Access = 178859, Miss = 65776, Miss_rate = 0.368, Pending_hits = 3916, Reservation_fails = 9484
	L1D_cache_core[26]: Access = 167794, Miss = 64435, Miss_rate = 0.384, Pending_hits = 3752, Reservation_fails = 9989
	L1D_cache_core[27]: Access = 168043, Miss = 65124, Miss_rate = 0.388, Pending_hits = 3664, Reservation_fails = 10363
	L1D_cache_core[28]: Access = 168717, Miss = 64202, Miss_rate = 0.381, Pending_hits = 3724, Reservation_fails = 10664
	L1D_cache_core[29]: Access = 172626, Miss = 65187, Miss_rate = 0.378, Pending_hits = 3717, Reservation_fails = 10790
	L1D_total_cache_accesses = 5107341
	L1D_total_cache_misses = 1943092
	L1D_total_cache_miss_rate = 0.3805
	L1D_total_cache_pending_hits = 112624
	L1D_total_cache_reservation_fails = 314448
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2517886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1023666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 769579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112624
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4423755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 187939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 37392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11023, 14183, 10046, 16922, 9412, 11485, 12608, 16057, 13794, 11043, 13228, 12036, 11797, 12866, 12264, 12066, 12437, 13994, 12393, 13428, 13639, 13342, 9185, 10885, 13254, 12301, 13836, 12128, 11378, 13570, 11978, 10539, 
gpgpu_n_tot_thrd_icount = 382624736
gpgpu_n_tot_w_icount = 11957023
gpgpu_n_stall_shd_mem = 912656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2272214
gpgpu_n_mem_write_global = 683586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9666843
gpgpu_n_store_insn = 1804736
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35597184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693482
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2730019	W0_Idle:8702354	W0_Scoreboard:71816524	W1:4002124	W2:1471038	W3:784039	W4:521320	W5:369387	W6:292723	W7:237004	W8:192581	W9:162758	W10:132385	W11:107181	W12:93025	W13:70422	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1962	W28:1174	W29:1643	W30:1459	W31:346	W32:3265620
single_issue_nums: WS0:3000291	WS1:2994084	WS2:2984140	WS3:2978508	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14345960 {8:1793245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27343440 {40:683586,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19158760 {40:478969,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71729800 {40:1793245,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5468688 {8:683586,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19158760 {40:478969,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 282 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:580029 	13101 	16629 	28918 	95154 	35045 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1884014 	1005808 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413450 	23288 	7287 	7670 	2199902 	158371 	105005 	24972 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2561252 	205500 	74398 	51045 	32204 	19394 	11478 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1000 	886 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.727129  1.784877  1.863050  1.831224  1.866577  1.820444  1.842844  1.799910  1.760334  1.720228  1.707337  1.728708  1.751135  1.730851  1.746542  1.795455 
dram[1]:  1.739559  1.768409  1.803024  1.821071  1.872531  1.936613  1.861678  1.874773  1.784979  1.777485  1.795680  1.734920  1.784563  1.713366  1.768613  1.745948 
dram[2]:  1.764682  1.720375  1.846530  1.867481  1.863492  1.853703  1.804705  1.828251  1.714170  1.770578  1.700645  1.714970  1.720291  1.732061  1.731519  1.719725 
dram[3]:  1.758552  1.726132  1.809125  1.796727  1.866847  1.807307  1.830486  1.852941  1.775973  1.715107  1.723108  1.654659  1.673084  1.751883  1.764178  1.801536 
dram[4]:  1.754400  1.734472  1.854620  1.856510  1.820616  1.869185  1.834703  1.884158  1.766539  1.820330  1.677844  1.727460  1.756768  1.716660  1.772016  1.782019 
dram[5]:  1.733934  1.774367  1.858839  1.827257  1.848218  1.846883  1.819687  1.787984  1.737124  1.740928  1.714758  1.745888  1.743024  1.761746  1.741485  1.808344 
dram[6]:  1.730159  1.737116  1.818973  1.839593  1.871117  1.797845  1.812749  1.873435  1.734975  1.792147  1.710463  1.691085  1.721698  1.784854  1.724980  1.721351 
dram[7]:  1.747531  1.718846  1.808124  1.810382  1.840747  1.837692  1.795047  1.835965  1.750104  1.725895  1.716040  1.706448  1.776037  1.714916  1.709348  1.765807 
dram[8]:  1.720000  1.782072  1.843534  1.838145  1.860191  1.825432  1.837116  1.850506  1.747248  1.751058  1.702539  1.717373  1.740771  1.743081  1.779521  1.763057 
dram[9]:  1.788152  1.771657  1.817912  1.838318  1.850181  1.863594  1.822581  1.839804  1.686757  1.743590  1.673784  1.718343  1.722417  1.787688  1.706594  1.743271 
dram[10]:  1.740935  1.769415  1.859474  1.838432  1.858278  1.854083  1.836291  1.800170  1.721174  1.744495  1.713996  1.715334  1.779632  1.754443  1.718439  1.724901 
dram[11]:  1.714845  1.739542  1.820710  1.825397  1.833866  1.841198  1.819482  1.807997  1.683653  1.691723  1.632839  1.739185  1.790779  1.765875  1.777962  1.728016 
average row locality = 809484/456188 = 1.774453
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3808      3836      3656      3765      3625      3573      3566      3502      3688      3692      3710      3640      3691      3567      3751      3731 
dram[1]:      3833      3873      3708      3633      3635      3583      3607      3603      3665      3541      3636      3674      3666      3717      3663      3763 
dram[2]:      3852      3817      3612      3576      3586      3554      3554      3563      3701      3557      3655      3746      3716      3647      3714      3708 
dram[3]:      3827      3948      3746      3603      3622      3617      3670      3576      3637      3640      3777      3669      3706      3656      3785      3701 
dram[4]:      3803      3880      3562      3645      3557      3546      3534      3610      3627      3591      3657      3662      3668      3685      3764      3651 
dram[5]:      3831      3720      3694      3644      3485      3565      3565      3585      3682      3625      3620      3688      3644      3689      3692      3653 
dram[6]:      3868      3778      3626      3619      3514      3622      3587      3549      3653      3667      3724      3789      3806      3615      3759      3732 
dram[7]:      3835      3875      3621      3656      3605      3560      3677      3678      3682      3587      3772      3705      3677      3716      3778      3712 
dram[8]:      3842      3890      3708      3649      3575      3595      3626      3535      3607      3624      3687      3605      3686      3666      3764      3622 
dram[9]:      3954      3856      3725      3683      3581      3531      3632      3622      3596      3640      3678      3781      3834      3717      3800      3674 
dram[10]:      3756      3844      3578      3709      3679      3637      3619      3695      3599      3686      3667      3662      3615      3783      3751      3790 
dram[11]:      3798      3827      3695      3604      3509      3545      3572      3593      3592      3693      3726      3630      3593      3564      3757      3689 
total dram reads = 705649
bank skew: 3954/3485 = 1.13
chip skew: 59304/58382 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1580      1663      1543      1531      1502      1505      1569      1554      1651      1535      1634      1515      1600      1584 
dram[1]:      1699      1745      1663      1596      1579      1536      1531      1541      1514      1491      1551      1575      1566      1590      1559      1601 
dram[2]:      1732      1722      1602      1622      1520      1538      1519      1542      1563      1490      1634      1630      1587      1556      1609      1603 
dram[3]:      1741      1732      1717      1617      1574      1565      1541      1527      1505      1598      1610      1613      1623      1576      1572      1569 
dram[4]:      1724      1739      1580      1614      1550      1548      1473      1520      1524      1490      1608      1583      1572      1606      1616      1579 
dram[5]:      1733      1660      1601      1626      1514      1562      1482      1535      1587      1521      1584      1620      1592      1589      1618      1515 
dram[6]:      1743      1677      1660      1605      1537      1616      1531      1489      1549      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1751      1644      1646      1545      1541      1557      1519      1557      1502      1637      1638      1573      1630      1657      1554 
dram[8]:      1740      1738      1655      1660      1513      1540      1521      1479      1550      1555      1595      1563      1615      1570      1618      1582 
dram[9]:      1778      1743      1660      1624      1512      1506      1566      1500      1548      1497      1602      1656      1678      1594      1634      1591 
dram[10]:      1697      1690      1529      1628      1579      1539      1540      1589      1534      1513      1610      1570      1536      1627      1661      1661 
dram[11]:      1717      1725      1628      1589      1512      1537      1483      1541      1556      1599      1652      1576      1551      1503      1560      1577 
total dram writes = 306013
bank skew: 1778/1473 = 1.21
chip skew: 25769/25306 = 1.02
average mf latency per bank:
dram[0]:        763       777       827       804       840       846       807       817       742       749       720       755       716       764       699       713
dram[1]:        785       774       844       851       822       829       798       793       760       775       759       732       737       719       732       717
dram[2]:        787       783       834       818       824       820       783       776       731       789       736       732       718       730       704       708
dram[3]:        786       750       812       853       808       810       780       784       772       727       719       729       721       734       720       712
dram[4]:        765       748       857       830       819       834       799       798       769       797       725       736       711       729       697       722
dram[5]:        820       823       839       831       856       809       809       775       766       759       735       733       743       724       719       736
dram[6]:        792       794       839       871       835       788       784       802       755       756       714       702       693       752       698       698
dram[7]:        814       793       846       859       818       833       781       775       750       768       726       734       738       708       705       731
dram[8]:        778       797     11335       817       846       837       789       807       764       753       742       762       719       737       706       719
dram[9]:        789       806       794       809       850       835       760       769       779       763       746       705       704       709       704       723
dram[10]:        810       790       876       838       782       795       748       761       769       769       722       728       746       697       693       694
dram[11]:        790       744       843       843       837       813       784       787       767       749       714       745       750       764       728       697
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2491783 n_act=37939 n_pre=37923 n_ref_event=0 n_req=67425 n_rd=58801 n_rd_L2_A=0 n_write=0 n_wr_bk=25420 bw_util=0.1272
n_activity=1461966 dram_eff=0.2304
bk0: 3808a 2452792i bk1: 3836a 2457626i bk2: 3656a 2469340i bk3: 3765a 2458841i bk4: 3625a 2468009i bk5: 3573a 2465473i bk6: 3566a 2467570i bk7: 3502a 2469124i bk8: 3688a 2457932i bk9: 3692a 2459178i bk10: 3710a 2452000i bk11: 3640a 2459429i bk12: 3691a 2462201i bk13: 3567a 2470624i bk14: 3751a 2457025i bk15: 3731a 2463937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437553
Row_Buffer_Locality_read = 0.468921
Row_Buffer_Locality_write = 0.223678
Bank_Level_Parallism = 2.563885
Bank_Level_Parallism_Col = 1.945034
Bank_Level_Parallism_Ready = 1.551150
write_to_read_ratio_blp_rw_average = 0.244723
GrpLevelPara = 1.529636 

BW Util details:
bwutil = 0.127162 
total_CMD = 2649244 
util_bw = 336884 
Wasted_Col = 607968 
Wasted_Row = 270254 
Idle = 1434138 

BW Util Bottlenecks: 
RCDc_limit = 581797 
RCDWRc_limit = 65528 
WTRc_limit = 165820 
RTWc_limit = 142626 
CCDLc_limit = 68567 
rwq = 0 
CCDLc_limit_alone = 53816 
WTRc_limit_alone = 157875 
RTWc_limit_alone = 135820 

Commands details: 
total_CMD = 2649244 
n_nop = 2491783 
Read = 58801 
Write = 0 
L2_Alloc = 0 
L2_WB = 25420 
n_act = 37939 
n_pre = 37923 
n_ref = 0 
n_req = 67425 
total_req = 84221 

Dual Bus Interface Util: 
issued_total_row = 75862 
issued_total_col = 84221 
Row_Bus_Util =  0.028635 
CoL_Bus_Util = 0.031791 
Either_Row_CoL_Bus_Util = 0.059436 
Issued_on_Two_Bus_Simul_Util = 0.000990 
issued_two_Eff = 0.016652 
queue_avg = 1.194843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2492650 n_act=37539 n_pre=37523 n_ref_event=0 n_req=67401 n_rd=58800 n_rd_L2_A=0 n_write=0 n_wr_bk=25337 bw_util=0.127
n_activity=1453735 dram_eff=0.2315
bk0: 3833a 2447110i bk1: 3873a 2450587i bk2: 3708a 2462288i bk3: 3633a 2466137i bk4: 3635a 2468365i bk5: 3583a 2475841i bk6: 3607a 2466570i bk7: 3603a 2466973i bk8: 3665a 2465940i bk9: 3541a 2466173i bk10: 3636a 2467026i bk11: 3674a 2459750i bk12: 3666a 2466031i bk13: 3717a 2459712i bk14: 3663a 2461998i bk15: 3763a 2455144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443287
Row_Buffer_Locality_read = 0.474065
Row_Buffer_Locality_write = 0.232880
Bank_Level_Parallism = 2.568379
Bank_Level_Parallism_Col = 1.950714
Bank_Level_Parallism_Ready = 1.540931
write_to_read_ratio_blp_rw_average = 0.245445
GrpLevelPara = 1.529259 

BW Util details:
bwutil = 0.127035 
total_CMD = 2649244 
util_bw = 336548 
Wasted_Col = 603263 
Wasted_Row = 267539 
Idle = 1441894 

BW Util Bottlenecks: 
RCDc_limit = 576269 
RCDWRc_limit = 64069 
WTRc_limit = 160903 
RTWc_limit = 141350 
CCDLc_limit = 68364 
rwq = 0 
CCDLc_limit_alone = 53949 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134908 

Commands details: 
total_CMD = 2649244 
n_nop = 2492650 
Read = 58800 
Write = 0 
L2_Alloc = 0 
L2_WB = 25337 
n_act = 37539 
n_pre = 37523 
n_ref = 0 
n_req = 67401 
total_req = 84137 

Dual Bus Interface Util: 
issued_total_row = 75062 
issued_total_col = 84137 
Row_Bus_Util =  0.028333 
CoL_Bus_Util = 0.031759 
Either_Row_CoL_Bus_Util = 0.059109 
Issued_on_Two_Bus_Simul_Util = 0.000983 
issued_two_Eff = 0.016635 
queue_avg = 1.197535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2491848 n_act=37974 n_pre=37958 n_ref_event=0 n_req=67152 n_rd=58558 n_rd_L2_A=0 n_write=0 n_wr_bk=25469 bw_util=0.1269
n_activity=1471184 dram_eff=0.2285
bk0: 3852a 2454509i bk1: 3817a 2452308i bk2: 3612a 2472910i bk3: 3576a 2471920i bk4: 3586a 2472141i bk5: 3554a 2471544i bk6: 3554a 2470771i bk7: 3563a 2471393i bk8: 3701a 2457355i bk9: 3557a 2474192i bk10: 3655a 2459009i bk11: 3746a 2456798i bk12: 3716a 2459613i bk13: 3647a 2463524i bk14: 3714a 2459496i bk15: 3708a 2455344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434745
Row_Buffer_Locality_read = 0.465624
Row_Buffer_Locality_write = 0.224343
Bank_Level_Parallism = 2.524342
Bank_Level_Parallism_Col = 1.913523
Bank_Level_Parallism_Ready = 1.513792
write_to_read_ratio_blp_rw_average = 0.242983
GrpLevelPara = 1.525161 

BW Util details:
bwutil = 0.126869 
total_CMD = 2649244 
util_bw = 336108 
Wasted_Col = 613387 
Wasted_Row = 271774 
Idle = 1427975 

BW Util Bottlenecks: 
RCDc_limit = 586733 
RCDWRc_limit = 65766 
WTRc_limit = 168667 
RTWc_limit = 144231 
CCDLc_limit = 68968 
rwq = 0 
CCDLc_limit_alone = 53830 
WTRc_limit_alone = 160554 
RTWc_limit_alone = 137206 

Commands details: 
total_CMD = 2649244 
n_nop = 2491848 
Read = 58558 
Write = 0 
L2_Alloc = 0 
L2_WB = 25469 
n_act = 37974 
n_pre = 37958 
n_ref = 0 
n_req = 67152 
total_req = 84027 

Dual Bus Interface Util: 
issued_total_row = 75932 
issued_total_col = 84027 
Row_Bus_Util =  0.028662 
CoL_Bus_Util = 0.031717 
Either_Row_CoL_Bus_Util = 0.059412 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.016284 
queue_avg = 1.093462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2490102 n_act=38453 n_pre=38437 n_ref_event=0 n_req=67905 n_rd=59180 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1281
n_activity=1471360 dram_eff=0.2307
bk0: 3827a 2456695i bk1: 3948a 2450559i bk2: 3746a 2461295i bk3: 3603a 2468630i bk4: 3622a 2469683i bk5: 3617a 2466201i bk6: 3670a 2462549i bk7: 3576a 2468206i bk8: 3637a 2468208i bk9: 3640a 2462746i bk10: 3777a 2456639i bk11: 3669a 2456517i bk12: 3706a 2455461i bk13: 3656a 2464094i bk14: 3785a 2458357i bk15: 3701a 2466128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433959
Row_Buffer_Locality_read = 0.464887
Row_Buffer_Locality_write = 0.224183
Bank_Level_Parallism = 2.544083
Bank_Level_Parallism_Col = 1.909353
Bank_Level_Parallism_Ready = 1.502889
write_to_read_ratio_blp_rw_average = 0.243523
GrpLevelPara = 1.531602 

BW Util details:
bwutil = 0.128127 
total_CMD = 2649244 
util_bw = 339440 
Wasted_Col = 614634 
Wasted_Row = 269813 
Idle = 1425357 

BW Util Bottlenecks: 
RCDc_limit = 590114 
RCDWRc_limit = 65846 
WTRc_limit = 169916 
RTWc_limit = 142261 
CCDLc_limit = 68868 
rwq = 0 
CCDLc_limit_alone = 53902 
WTRc_limit_alone = 161359 
RTWc_limit_alone = 135852 

Commands details: 
total_CMD = 2649244 
n_nop = 2490102 
Read = 59180 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38453 
n_pre = 38437 
n_ref = 0 
n_req = 67905 
total_req = 84860 

Dual Bus Interface Util: 
issued_total_row = 76890 
issued_total_col = 84860 
Row_Bus_Util =  0.029023 
CoL_Bus_Util = 0.032032 
Either_Row_CoL_Bus_Util = 0.060071 
Issued_on_Two_Bus_Simul_Util = 0.000984 
issued_two_Eff = 0.016388 
queue_avg = 1.104175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2492871 n_act=37520 n_pre=37504 n_ref_event=0 n_req=66994 n_rd=58442 n_rd_L2_A=0 n_write=0 n_wr_bk=25326 bw_util=0.1265
n_activity=1464531 dram_eff=0.2288
bk0: 3803a 2458533i bk1: 3880a 2448414i bk2: 3562a 2471087i bk3: 3645a 2470699i bk4: 3557a 2468200i bk5: 3546a 2471031i bk6: 3534a 2472392i bk7: 3610a 2474308i bk8: 3627a 2462751i bk9: 3591a 2472296i bk10: 3657a 2459486i bk11: 3662a 2461646i bk12: 3668a 2465912i bk13: 3685a 2460589i bk14: 3764a 2460987i bk15: 3651a 2465684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440189
Row_Buffer_Locality_read = 0.471390
Row_Buffer_Locality_write = 0.226964
Bank_Level_Parallism = 2.525190
Bank_Level_Parallism_Col = 1.909163
Bank_Level_Parallism_Ready = 1.513381
write_to_read_ratio_blp_rw_average = 0.244213
GrpLevelPara = 1.521887 

BW Util details:
bwutil = 0.126478 
total_CMD = 2649244 
util_bw = 335072 
Wasted_Col = 605844 
Wasted_Row = 271567 
Idle = 1436761 

BW Util Bottlenecks: 
RCDc_limit = 576692 
RCDWRc_limit = 64355 
WTRc_limit = 163289 
RTWc_limit = 140983 
CCDLc_limit = 68115 
rwq = 0 
CCDLc_limit_alone = 53505 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134398 

Commands details: 
total_CMD = 2649244 
n_nop = 2492871 
Read = 58442 
Write = 0 
L2_Alloc = 0 
L2_WB = 25326 
n_act = 37520 
n_pre = 37504 
n_ref = 0 
n_req = 66994 
total_req = 83768 

Dual Bus Interface Util: 
issued_total_row = 75024 
issued_total_col = 83768 
Row_Bus_Util =  0.028319 
CoL_Bus_Util = 0.031620 
Either_Row_CoL_Bus_Util = 0.059026 
Issued_on_Two_Bus_Simul_Util = 0.000913 
issued_two_Eff = 0.015469 
queue_avg = 1.092558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2492740 n_act=37656 n_pre=37640 n_ref_event=0 n_req=66960 n_rd=58382 n_rd_L2_A=0 n_write=0 n_wr_bk=25339 bw_util=0.1264
n_activity=1465027 dram_eff=0.2286
bk0: 3831a 2452761i bk1: 3720a 2461277i bk2: 3694a 2469374i bk3: 3644a 2467122i bk4: 3485a 2473683i bk5: 3565a 2469289i bk6: 3565a 2465992i bk7: 3585a 2464911i bk8: 3682a 2461943i bk9: 3625a 2466845i bk10: 3620a 2466201i bk11: 3688a 2462065i bk12: 3644a 2469005i bk13: 3689a 2465106i bk14: 3692a 2461269i bk15: 3653a 2470221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437873
Row_Buffer_Locality_read = 0.468381
Row_Buffer_Locality_write = 0.230240
Bank_Level_Parallism = 2.515966
Bank_Level_Parallism_Col = 1.905847
Bank_Level_Parallism_Ready = 1.509816
write_to_read_ratio_blp_rw_average = 0.242383
GrpLevelPara = 1.521418 

BW Util details:
bwutil = 0.126407 
total_CMD = 2649244 
util_bw = 334884 
Wasted_Col = 607589 
Wasted_Row = 273266 
Idle = 1433505 

BW Util Bottlenecks: 
RCDc_limit = 579649 
RCDWRc_limit = 64418 
WTRc_limit = 162944 
RTWc_limit = 138858 
CCDLc_limit = 67226 
rwq = 0 
CCDLc_limit_alone = 53299 
WTRc_limit_alone = 155195 
RTWc_limit_alone = 132680 

Commands details: 
total_CMD = 2649244 
n_nop = 2492740 
Read = 58382 
Write = 0 
L2_Alloc = 0 
L2_WB = 25339 
n_act = 37656 
n_pre = 37640 
n_ref = 0 
n_req = 66960 
total_req = 83721 

Dual Bus Interface Util: 
issued_total_row = 75296 
issued_total_col = 83721 
Row_Bus_Util =  0.028422 
CoL_Bus_Util = 0.031602 
Either_Row_CoL_Bus_Util = 0.059075 
Issued_on_Two_Bus_Simul_Util = 0.000949 
issued_two_Eff = 0.016057 
queue_avg = 1.113976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2490700 n_act=38232 n_pre=38216 n_ref_event=0 n_req=67623 n_rd=58908 n_rd_L2_A=0 n_write=0 n_wr_bk=25769 bw_util=0.1279
n_activity=1465175 dram_eff=0.2312
bk0: 3868a 2451762i bk1: 3778a 2454865i bk2: 3626a 2467096i bk3: 3619a 2470314i bk4: 3514a 2473067i bk5: 3622a 2462146i bk6: 3587a 2463505i bk7: 3549a 2472660i bk8: 3653a 2462004i bk9: 3667a 2465340i bk10: 3724a 2459375i bk11: 3789a 2450102i bk12: 3806a 2454315i bk13: 3615a 2465428i bk14: 3759a 2458335i bk15: 3732a 2455635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434867
Row_Buffer_Locality_read = 0.465556
Row_Buffer_Locality_write = 0.227424
Bank_Level_Parallism = 2.556552
Bank_Level_Parallism_Col = 1.925583
Bank_Level_Parallism_Ready = 1.523323
write_to_read_ratio_blp_rw_average = 0.245023
GrpLevelPara = 1.529107 

BW Util details:
bwutil = 0.127851 
total_CMD = 2649244 
util_bw = 338708 
Wasted_Col = 612518 
Wasted_Row = 269067 
Idle = 1428951 

BW Util Bottlenecks: 
RCDc_limit = 587066 
RCDWRc_limit = 66165 
WTRc_limit = 166526 
RTWc_limit = 142417 
CCDLc_limit = 68126 
rwq = 0 
CCDLc_limit_alone = 53431 
WTRc_limit_alone = 158064 
RTWc_limit_alone = 136184 

Commands details: 
total_CMD = 2649244 
n_nop = 2490700 
Read = 58908 
Write = 0 
L2_Alloc = 0 
L2_WB = 25769 
n_act = 38232 
n_pre = 38216 
n_ref = 0 
n_req = 67623 
total_req = 84677 

Dual Bus Interface Util: 
issued_total_row = 76448 
issued_total_col = 84677 
Row_Bus_Util =  0.028857 
CoL_Bus_Util = 0.031963 
Either_Row_CoL_Bus_Util = 0.059845 
Issued_on_Two_Bus_Simul_Util = 0.000974 
issued_two_Eff = 0.016279 
queue_avg = 1.144909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2490170 n_act=38488 n_pre=38472 n_ref_event=0 n_req=67871 n_rd=59136 n_rd_L2_A=0 n_write=0 n_wr_bk=25681 bw_util=0.1281
n_activity=1476305 dram_eff=0.2298
bk0: 3835a 2452248i bk1: 3875a 2450171i bk2: 3621a 2464212i bk3: 3656a 2464410i bk4: 3605a 2467835i bk5: 3560a 2469788i bk6: 3677a 2462588i bk7: 3678a 2465798i bk8: 3682a 2462479i bk9: 3587a 2468095i bk10: 3772a 2456828i bk11: 3705a 2457020i bk12: 3677a 2466850i bk13: 3716a 2459133i bk14: 3778a 2454628i bk15: 3712a 2462919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433160
Row_Buffer_Locality_read = 0.463914
Row_Buffer_Locality_write = 0.224957
Bank_Level_Parallism = 2.537933
Bank_Level_Parallism_Col = 1.914008
Bank_Level_Parallism_Ready = 1.506924
write_to_read_ratio_blp_rw_average = 0.243418
GrpLevelPara = 1.530301 

BW Util details:
bwutil = 0.128062 
total_CMD = 2649244 
util_bw = 339268 
Wasted_Col = 616108 
Wasted_Row = 274051 
Idle = 1419817 

BW Util Bottlenecks: 
RCDc_limit = 591059 
RCDWRc_limit = 66210 
WTRc_limit = 169803 
RTWc_limit = 142936 
CCDLc_limit = 68334 
rwq = 0 
CCDLc_limit_alone = 53354 
WTRc_limit_alone = 161510 
RTWc_limit_alone = 136249 

Commands details: 
total_CMD = 2649244 
n_nop = 2490170 
Read = 59136 
Write = 0 
L2_Alloc = 0 
L2_WB = 25681 
n_act = 38488 
n_pre = 38472 
n_ref = 0 
n_req = 67871 
total_req = 84817 

Dual Bus Interface Util: 
issued_total_row = 76960 
issued_total_col = 84817 
Row_Bus_Util =  0.029050 
CoL_Bus_Util = 0.032016 
Either_Row_CoL_Bus_Util = 0.060045 
Issued_on_Two_Bus_Simul_Util = 0.001020 
issued_two_Eff = 0.016992 
queue_avg = 1.082482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08248
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2491906 n_act=37835 n_pre=37819 n_ref_event=0 n_req=67295 n_rd=58681 n_rd_L2_A=0 n_write=0 n_wr_bk=25494 bw_util=0.1271
n_activity=1477726 dram_eff=0.2279
bk0: 3842a 2451945i bk1: 3890a 2455447i bk2: 3708a 2462801i bk3: 3649a 2466734i bk4: 3575a 2472350i bk5: 3595a 2468807i bk6: 3626a 2469965i bk7: 3535a 2474123i bk8: 3607a 2466887i bk9: 3624a 2467581i bk10: 3687a 2460369i bk11: 3605a 2464304i bk12: 3686a 2462784i bk13: 3666a 2462249i bk14: 3764a 2463630i bk15: 3622a 2468856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438012
Row_Buffer_Locality_read = 0.469402
Row_Buffer_Locality_write = 0.224170
Bank_Level_Parallism = 2.506785
Bank_Level_Parallism_Col = 1.895327
Bank_Level_Parallism_Ready = 1.500337
write_to_read_ratio_blp_rw_average = 0.246281
GrpLevelPara = 1.521523 

BW Util details:
bwutil = 0.127093 
total_CMD = 2649244 
util_bw = 336700 
Wasted_Col = 613324 
Wasted_Row = 273770 
Idle = 1425450 

BW Util Bottlenecks: 
RCDc_limit = 583502 
RCDWRc_limit = 65864 
WTRc_limit = 163977 
RTWc_limit = 144208 
CCDLc_limit = 67896 
rwq = 0 
CCDLc_limit_alone = 53009 
WTRc_limit_alone = 155905 
RTWc_limit_alone = 137393 

Commands details: 
total_CMD = 2649244 
n_nop = 2491906 
Read = 58681 
Write = 0 
L2_Alloc = 0 
L2_WB = 25494 
n_act = 37835 
n_pre = 37819 
n_ref = 0 
n_req = 67295 
total_req = 84175 

Dual Bus Interface Util: 
issued_total_row = 75654 
issued_total_col = 84175 
Row_Bus_Util =  0.028557 
CoL_Bus_Util = 0.031773 
Either_Row_CoL_Bus_Util = 0.059390 
Issued_on_Two_Bus_Simul_Util = 0.000940 
issued_two_Eff = 0.015832 
queue_avg = 1.087499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0875
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2489914 n_act=38467 n_pre=38451 n_ref_event=0 n_req=68090 n_rd=59304 n_rd_L2_A=0 n_write=0 n_wr_bk=25689 bw_util=0.1283
n_activity=1474830 dram_eff=0.2305
bk0: 3954a 2449918i bk1: 3856a 2455625i bk2: 3725a 2460148i bk3: 3683a 2464908i bk4: 3581a 2470457i bk5: 3531a 2472821i bk6: 3632a 2464140i bk7: 3622a 2466940i bk8: 3596a 2461180i bk9: 3640a 2464863i bk10: 3678a 2459674i bk11: 3781a 2456255i bk12: 3834a 2452013i bk13: 3717a 2464863i bk14: 3800a 2452980i bk15: 3674a 2461389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435292
Row_Buffer_Locality_read = 0.466157
Row_Buffer_Locality_write = 0.226952
Bank_Level_Parallism = 2.543781
Bank_Level_Parallism_Col = 1.911676
Bank_Level_Parallism_Ready = 1.497158
write_to_read_ratio_blp_rw_average = 0.245588
GrpLevelPara = 1.531274 

BW Util details:
bwutil = 0.128328 
total_CMD = 2649244 
util_bw = 339972 
Wasted_Col = 617189 
Wasted_Row = 272000 
Idle = 1420083 

BW Util Bottlenecks: 
RCDc_limit = 589602 
RCDWRc_limit = 66656 
WTRc_limit = 167562 
RTWc_limit = 147749 
CCDLc_limit = 69417 
rwq = 0 
CCDLc_limit_alone = 54586 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140836 

Commands details: 
total_CMD = 2649244 
n_nop = 2489914 
Read = 59304 
Write = 0 
L2_Alloc = 0 
L2_WB = 25689 
n_act = 38467 
n_pre = 38451 
n_ref = 0 
n_req = 68090 
total_req = 84993 

Dual Bus Interface Util: 
issued_total_row = 76918 
issued_total_col = 84993 
Row_Bus_Util =  0.029034 
CoL_Bus_Util = 0.032082 
Either_Row_CoL_Bus_Util = 0.060142 
Issued_on_Two_Bus_Simul_Util = 0.000974 
issued_two_Eff = 0.016199 
queue_avg = 1.119762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2490885 n_act=38198 n_pre=38182 n_ref_event=0 n_req=67764 n_rd=59070 n_rd_L2_A=0 n_write=0 n_wr_bk=25503 bw_util=0.1277
n_activity=1462416 dram_eff=0.2313
bk0: 3756a 2455873i bk1: 3844a 2455566i bk2: 3578a 2468946i bk3: 3709a 2464179i bk4: 3679a 2464167i bk5: 3637a 2465627i bk6: 3619a 2463033i bk7: 3695a 2457012i bk8: 3599a 2463305i bk9: 3686a 2461755i bk10: 3667a 2458777i bk11: 3662a 2461303i bk12: 3615a 2467817i bk13: 3783a 2457008i bk14: 3751a 2457702i bk15: 3790a 2454050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436544
Row_Buffer_Locality_read = 0.467412
Row_Buffer_Locality_write = 0.226823
Bank_Level_Parallism = 2.571752
Bank_Level_Parallism_Col = 1.931579
Bank_Level_Parallism_Ready = 1.518448
write_to_read_ratio_blp_rw_average = 0.243716
GrpLevelPara = 1.532010 

BW Util details:
bwutil = 0.127694 
total_CMD = 2649244 
util_bw = 338292 
Wasted_Col = 611147 
Wasted_Row = 267577 
Idle = 1432228 

BW Util Bottlenecks: 
RCDc_limit = 585339 
RCDWRc_limit = 65716 
WTRc_limit = 167816 
RTWc_limit = 143380 
CCDLc_limit = 67917 
rwq = 0 
CCDLc_limit_alone = 53417 
WTRc_limit_alone = 159674 
RTWc_limit_alone = 137022 

Commands details: 
total_CMD = 2649244 
n_nop = 2490885 
Read = 59070 
Write = 0 
L2_Alloc = 0 
L2_WB = 25503 
n_act = 38198 
n_pre = 38182 
n_ref = 0 
n_req = 67764 
total_req = 84573 

Dual Bus Interface Util: 
issued_total_row = 76380 
issued_total_col = 84573 
Row_Bus_Util =  0.028831 
CoL_Bus_Util = 0.031923 
Either_Row_CoL_Bus_Util = 0.059775 
Issued_on_Two_Bus_Simul_Util = 0.000979 
issued_two_Eff = 0.016381 
queue_avg = 1.171724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17172
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2649244 n_nop=2491948 n_act=38079 n_pre=38063 n_ref_event=0 n_req=67004 n_rd=58387 n_rd_L2_A=0 n_write=0 n_wr_bk=25306 bw_util=0.1264
n_activity=1464885 dram_eff=0.2285
bk0: 3798a 2449092i bk1: 3827a 2451901i bk2: 3695a 2465362i bk3: 3604a 2468029i bk4: 3509a 2473278i bk5: 3545a 2472304i bk6: 3572a 2470789i bk7: 3593a 2466841i bk8: 3592a 2459124i bk9: 3693a 2457575i bk10: 3726a 2450230i bk11: 3630a 2464483i bk12: 3593a 2472321i bk13: 3564a 2472357i bk14: 3757a 2460336i bk15: 3689a 2462163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431929
Row_Buffer_Locality_read = 0.462329
Row_Buffer_Locality_write = 0.225949
Bank_Level_Parallism = 2.536190
Bank_Level_Parallism_Col = 1.905970
Bank_Level_Parallism_Ready = 1.496473
write_to_read_ratio_blp_rw_average = 0.244143
GrpLevelPara = 1.525959 

BW Util details:
bwutil = 0.126365 
total_CMD = 2649244 
util_bw = 334772 
Wasted_Col = 612293 
Wasted_Row = 270583 
Idle = 1431596 

BW Util Bottlenecks: 
RCDc_limit = 588157 
RCDWRc_limit = 65089 
WTRc_limit = 165711 
RTWc_limit = 143737 
CCDLc_limit = 67158 
rwq = 0 
CCDLc_limit_alone = 52825 
WTRc_limit_alone = 157964 
RTWc_limit_alone = 137151 

Commands details: 
total_CMD = 2649244 
n_nop = 2491948 
Read = 58387 
Write = 0 
L2_Alloc = 0 
L2_WB = 25306 
n_act = 38079 
n_pre = 38063 
n_ref = 0 
n_req = 67004 
total_req = 83693 

Dual Bus Interface Util: 
issued_total_row = 76142 
issued_total_col = 83693 
Row_Bus_Util =  0.028741 
CoL_Bus_Util = 0.031591 
Either_Row_CoL_Bus_Util = 0.059374 
Issued_on_Two_Bus_Simul_Util = 0.000958 
issued_two_Eff = 0.016142 
queue_avg = 1.060141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112687, Miss = 35727, Miss_rate = 0.317, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 113981, Miss = 35538, Miss_rate = 0.312, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[2]: Access = 115071, Miss = 35645, Miss_rate = 0.310, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 113505, Miss = 35619, Miss_rate = 0.314, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 112505, Miss = 35622, Miss_rate = 0.317, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 112647, Miss = 35400, Miss_rate = 0.314, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 114086, Miss = 36002, Miss_rate = 0.316, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[7]: Access = 111920, Miss = 35642, Miss_rate = 0.318, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 112095, Miss = 35407, Miss_rate = 0.316, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 113509, Miss = 35502, Miss_rate = 0.313, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[10]: Access = 114930, Miss = 35445, Miss_rate = 0.308, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 112966, Miss = 35402, Miss_rate = 0.313, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 113523, Miss = 35769, Miss_rate = 0.315, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 113959, Miss = 35604, Miss_rate = 0.312, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 113880, Miss = 35879, Miss_rate = 0.315, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 113830, Miss = 35721, Miss_rate = 0.314, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 348280, Miss = 35723, Miss_rate = 0.103, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 113973, Miss = 35414, Miss_rate = 0.311, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[18]: Access = 113911, Miss = 36028, Miss_rate = 0.316, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 113312, Miss = 35732, Miss_rate = 0.315, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 112393, Miss = 35492, Miss_rate = 0.316, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 112492, Miss = 36034, Miss_rate = 0.320, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 113611, Miss = 35471, Miss_rate = 0.312, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 112734, Miss = 35373, Miss_rate = 0.314, Pending_hits = 74, Reservation_fails = 0
L2_total_cache_accesses = 2955800
L2_total_cache_misses = 855191
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 3516
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1563049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 441328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3516
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2272214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683586
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2955800
icnt_total_pkts_simt_to_mem=2955800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2955800
Req_Network_cycles = 1033070
Req_Network_injected_packets_per_cycle =       2.8612 
Req_Network_conflicts_per_cycle =       1.0516
Req_Network_conflicts_per_cycle_util =       1.5300
Req_Bank_Level_Parallism =       4.1630
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7920
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6651

Reply_Network_injected_packets_num = 2955800
Reply_Network_cycles = 1033070
Reply_Network_injected_packets_per_cycle =        2.8612
Reply_Network_conflicts_per_cycle =        0.7716
Reply_Network_conflicts_per_cycle_util =       1.1175
Reply_Bank_Level_Parallism =       4.1435
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3115
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0954
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 18 sec (1278 sec)
gpgpu_simulation_rate = 98201 (inst/sec)
gpgpu_simulation_rate = 808 (cycle/sec)
gpgpu_silicon_slowdown = 1689356x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 13384
gpu_sim_insn = 6284254
gpu_ipc =     469.5348
gpu_tot_sim_cycle = 1046454
gpu_tot_sim_insn = 131785970
gpu_tot_ipc =     125.9357
gpu_tot_issued_cta = 39729
gpu_occupancy = 86.7977% 
gpu_tot_occupancy = 56.9519% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8025
partiton_level_parallism_total  =       2.8604
partiton_level_parallism_util =       7.6656
partiton_level_parallism_util_total  =       4.1825
L2_BW  =     122.4110 GB/Sec
L2_BW_total  =     124.9436 GB/Sec
gpu_total_sim_rate=101218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 180109, Miss = 66389, Miss_rate = 0.369, Pending_hits = 3696, Reservation_fails = 10658
	L1D_cache_core[1]: Access = 171979, Miss = 66410, Miss_rate = 0.386, Pending_hits = 3696, Reservation_fails = 11561
	L1D_cache_core[2]: Access = 171078, Miss = 66270, Miss_rate = 0.387, Pending_hits = 3733, Reservation_fails = 12034
	L1D_cache_core[3]: Access = 173334, Miss = 66744, Miss_rate = 0.385, Pending_hits = 3694, Reservation_fails = 11389
	L1D_cache_core[4]: Access = 172681, Miss = 66927, Miss_rate = 0.388, Pending_hits = 3785, Reservation_fails = 11421
	L1D_cache_core[5]: Access = 172504, Miss = 66377, Miss_rate = 0.385, Pending_hits = 3730, Reservation_fails = 12222
	L1D_cache_core[6]: Access = 165231, Miss = 64747, Miss_rate = 0.392, Pending_hits = 3729, Reservation_fails = 12337
	L1D_cache_core[7]: Access = 172902, Miss = 65667, Miss_rate = 0.380, Pending_hits = 3709, Reservation_fails = 11577
	L1D_cache_core[8]: Access = 172988, Miss = 66182, Miss_rate = 0.383, Pending_hits = 3658, Reservation_fails = 11124
	L1D_cache_core[9]: Access = 172128, Miss = 65244, Miss_rate = 0.379, Pending_hits = 3761, Reservation_fails = 11754
	L1D_cache_core[10]: Access = 164404, Miss = 64756, Miss_rate = 0.394, Pending_hits = 3783, Reservation_fails = 11705
	L1D_cache_core[11]: Access = 171029, Miss = 66087, Miss_rate = 0.386, Pending_hits = 3778, Reservation_fails = 11332
	L1D_cache_core[12]: Access = 166783, Miss = 65884, Miss_rate = 0.395, Pending_hits = 3695, Reservation_fails = 11698
	L1D_cache_core[13]: Access = 173185, Miss = 66537, Miss_rate = 0.384, Pending_hits = 3690, Reservation_fails = 10434
	L1D_cache_core[14]: Access = 177618, Miss = 66986, Miss_rate = 0.377, Pending_hits = 3831, Reservation_fails = 11341
	L1D_cache_core[15]: Access = 171871, Miss = 65374, Miss_rate = 0.380, Pending_hits = 3795, Reservation_fails = 11085
	L1D_cache_core[16]: Access = 170985, Miss = 66227, Miss_rate = 0.387, Pending_hits = 3860, Reservation_fails = 10734
	L1D_cache_core[17]: Access = 168873, Miss = 65787, Miss_rate = 0.390, Pending_hits = 3757, Reservation_fails = 11164
	L1D_cache_core[18]: Access = 172776, Miss = 66714, Miss_rate = 0.386, Pending_hits = 3756, Reservation_fails = 12335
	L1D_cache_core[19]: Access = 172710, Miss = 65872, Miss_rate = 0.381, Pending_hits = 3847, Reservation_fails = 11348
	L1D_cache_core[20]: Access = 166162, Miss = 64288, Miss_rate = 0.387, Pending_hits = 3662, Reservation_fails = 10917
	L1D_cache_core[21]: Access = 168615, Miss = 66203, Miss_rate = 0.393, Pending_hits = 3864, Reservation_fails = 10576
	L1D_cache_core[22]: Access = 166306, Miss = 64588, Miss_rate = 0.388, Pending_hits = 3626, Reservation_fails = 11481
	L1D_cache_core[23]: Access = 177353, Miss = 67322, Miss_rate = 0.380, Pending_hits = 3946, Reservation_fails = 10195
	L1D_cache_core[24]: Access = 169139, Miss = 66049, Miss_rate = 0.391, Pending_hits = 3790, Reservation_fails = 11564
	L1D_cache_core[25]: Access = 180203, Miss = 67120, Miss_rate = 0.372, Pending_hits = 3916, Reservation_fails = 10116
	L1D_cache_core[26]: Access = 169183, Miss = 65759, Miss_rate = 0.389, Pending_hits = 3754, Reservation_fails = 10533
	L1D_cache_core[27]: Access = 169195, Miss = 66276, Miss_rate = 0.392, Pending_hits = 3664, Reservation_fails = 11328
	L1D_cache_core[28]: Access = 170013, Miss = 65498, Miss_rate = 0.385, Pending_hits = 3724, Reservation_fails = 11671
	L1D_cache_core[29]: Access = 173730, Miss = 66291, Miss_rate = 0.382, Pending_hits = 3717, Reservation_fails = 11829
	L1D_total_cache_accesses = 5145067
	L1D_total_cache_misses = 1980575
	L1D_total_cache_miss_rate = 0.3849
	L1D_total_cache_pending_hits = 112646
	L1D_total_cache_reservation_fails = 339463
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2518092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1033078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 212954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 797645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112646
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4461461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 212954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 39729, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11265, 14425, 10288, 17164, 9654, 11727, 12850, 16299, 14036, 11285, 13470, 12278, 12039, 13108, 12506, 12308, 12591, 14206, 12547, 13582, 13881, 13584, 9427, 11127, 13528, 12521, 14056, 12348, 11620, 13812, 12220, 10781, 
gpgpu_n_tot_thrd_icount = 389248544
gpgpu_n_tot_w_icount = 12164017
gpgpu_n_stall_shd_mem = 912671
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2309702
gpgpu_n_mem_write_global = 683606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9966408
gpgpu_n_store_insn = 1804756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37990272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693492
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2924584	W0_Idle:8741888	W0_Scoreboard:72098375	W1:4002834	W2:1471236	W3:784228	W4:521466	W5:369387	W6:292723	W7:237111	W8:192581	W9:162758	W10:132385	W11:107181	W12:93025	W13:70422	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1968	W28:1174	W29:1643	W30:1459	W31:346	W32:3471258
single_issue_nums: WS0:3052228	WS1:3045764	WS2:3035843	WS3:3030182	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14645784 {8:1830723,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27344240 {40:683606,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19159160 {40:478979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73228920 {40:1830723,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5468848 {8:683606,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19159160 {40:478979,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 282 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:580063 	13102 	16629 	28918 	95160 	35045 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1899072 	1028258 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413460 	23288 	7287 	7670 	2224370 	168533 	107873 	24972 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2573153 	212889 	81939 	57982 	35636 	19702 	11478 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1004 	898 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.727129  1.784877  1.863050  1.831224  1.866577  1.820444  1.843297  1.800000  1.760334  1.720228  1.707337  1.728708  1.751135  1.730851  1.746238  1.795455 
dram[1]:  1.739559  1.768409  1.802687  1.821071  1.872531  1.936613  1.861678  1.874773  1.784979  1.777485  1.795337  1.734920  1.784563  1.713366  1.768613  1.745948 
dram[2]:  1.764682  1.720375  1.846530  1.867481  1.863492  1.853703  1.804705  1.828251  1.714170  1.770578  1.700765  1.714970  1.720291  1.732061  1.731519  1.719725 
dram[3]:  1.758552  1.726512  1.809125  1.796727  1.866847  1.807307  1.830486  1.853008  1.775973  1.715107  1.723108  1.654659  1.673084  1.752301  1.764178  1.801536 
dram[4]:  1.754400  1.734472  1.854620  1.856510  1.820616  1.869185  1.834703  1.884158  1.766539  1.820330  1.677844  1.727460  1.757702  1.717585  1.772016  1.782019 
dram[5]:  1.733934  1.774461  1.858839  1.827691  1.848218  1.846953  1.819687  1.787984  1.737124  1.740928  1.714758  1.745888  1.742714  1.762261  1.741485  1.808344 
dram[6]:  1.730159  1.737116  1.818973  1.839593  1.871117  1.797501  1.812749  1.873435  1.734975  1.792147  1.710463  1.691085  1.721698  1.784854  1.724980  1.721351 
dram[7]:  1.747531  1.718846  1.808207  1.810382  1.840747  1.837692  1.795047  1.835965  1.750104  1.725895  1.716040  1.706448  1.776037  1.714916  1.709348  1.765807 
dram[8]:  1.720000  1.781760  1.843534  1.838145  1.860191  1.825432  1.837116  1.850506  1.747248  1.751058  1.702539  1.717373  1.740771  1.743081  1.779521  1.763057 
dram[9]:  1.788152  1.771657  1.817912  1.838318  1.851150  1.863594  1.822581  1.839804  1.686757  1.743590  1.673784  1.718343  1.722417  1.787688  1.706594  1.743271 
dram[10]:  1.740935  1.769415  1.859474  1.838432  1.858278  1.854083  1.836291  1.800170  1.721174  1.744495  1.713996  1.715334  1.780060  1.754443  1.718439  1.724901 
dram[11]:  1.714845  1.739542  1.820710  1.825397  1.833866  1.840816  1.819929  1.808436  1.683653  1.691723  1.632839  1.739185  1.790779  1.765875  1.777962  1.728016 
average row locality = 809525/456205 = 1.774476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3808      3836      3656      3765      3625      3573      3567      3504      3688      3692      3710      3640      3691      3567      3752      3731 
dram[1]:      3833      3873      3709      3633      3635      3583      3607      3603      3665      3541      3637      3674      3666      3717      3663      3763 
dram[2]:      3852      3817      3612      3576      3586      3554      3554      3563      3701      3557      3657      3746      3716      3647      3714      3708 
dram[3]:      3827      3949      3746      3603      3622      3617      3670      3578      3637      3640      3777      3669      3706      3657      3785      3701 
dram[4]:      3803      3880      3562      3645      3557      3546      3534      3610      3627      3591      3657      3662      3672      3689      3764      3651 
dram[5]:      3831      3722      3694      3645      3485      3567      3565      3585      3682      3625      3620      3688      3645      3692      3692      3653 
dram[6]:      3868      3778      3626      3619      3514      3623      3587      3549      3653      3667      3724      3789      3806      3615      3759      3732 
dram[7]:      3835      3875      3623      3656      3605      3560      3677      3678      3682      3587      3772      3705      3677      3716      3778      3712 
dram[8]:      3842      3891      3708      3649      3575      3595      3626      3535      3607      3624      3687      3605      3686      3666      3764      3622 
dram[9]:      3954      3856      3725      3683      3585      3531      3632      3622      3596      3640      3678      3781      3834      3717      3800      3674 
dram[10]:      3756      3844      3578      3709      3679      3637      3619      3695      3599      3686      3667      3662      3616      3783      3751      3790 
dram[11]:      3798      3827      3695      3604      3509      3546      3573      3594      3592      3693      3726      3630      3593      3564      3757      3689 
total dram reads = 705690
bank skew: 3954/3485 = 1.13
chip skew: 59308/58390 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1580      1663      1543      1531      1502      1505      1569      1554      1651      1535      1634      1515      1600      1584 
dram[1]:      1699      1745      1663      1596      1579      1536      1531      1541      1514      1491      1551      1575      1566      1590      1559      1601 
dram[2]:      1732      1722      1602      1622      1520      1538      1519      1542      1563      1490      1634      1630      1587      1556      1609      1603 
dram[3]:      1741      1732      1717      1617      1574      1565      1541      1527      1505      1598      1610      1613      1623      1576      1572      1569 
dram[4]:      1724      1739      1580      1614      1550      1548      1473      1520      1524      1490      1608      1583      1572      1606      1616      1579 
dram[5]:      1733      1660      1601      1626      1514      1562      1482      1535      1587      1521      1584      1620      1592      1589      1618      1515 
dram[6]:      1743      1677      1660      1605      1537      1616      1531      1489      1549      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1751      1644      1646      1545      1541      1557      1519      1557      1502      1637      1638      1573      1630      1657      1554 
dram[8]:      1740      1738      1655      1660      1513      1540      1521      1479      1550      1555      1595      1563      1615      1570      1618      1582 
dram[9]:      1778      1743      1660      1624      1512      1506      1566      1500      1548      1497      1602      1656      1678      1594      1634      1591 
dram[10]:      1697      1690      1529      1628      1579      1539      1540      1589      1534      1513      1610      1570      1536      1627      1661      1661 
dram[11]:      1717      1725      1628      1589      1512      1537      1483      1541      1556      1599      1652      1576      1551      1503      1560      1577 
total dram writes = 306013
bank skew: 1778/1473 = 1.21
chip skew: 25769/25306 = 1.02
average mf latency per bank:
dram[0]:        773       788       838       814       850       857       817       827       752       759       730       765       725       774       709       722
dram[1]:        796       784       854       861       833       840       808       802       770       786       769       743       746       728       742       727
dram[2]:        797       794       845       829       835       831       793       786       740       799       746       742       728       740       714       717
dram[3]:        797       760       822       864       819       822       790       794       782       737       729       739       731       744       730       722
dram[4]:        775       758       868       841       830       845       809       808       779       808       735       746       720       738       707       732
dram[5]:        831       833       849       841       867       819       819       785       776       769       745       742       753       733       729       746
dram[6]:        803       805       851       881       846       798       794       812       765       766       724       712       702       762       708       708
dram[7]:        825       804       856       870       829       844       791       784       760       778       735       743       748       717       715       741
dram[8]:        789       807     11346       828       857       848       799       818       775       763       752       772       729       746       716       729
dram[9]:        800       816       804       819       860       846       770       779       790       773       756       714       713       718       714       733
dram[10]:        821       801       887       848       793       805       758       771       779       779       731       738       755       707       702       704
dram[11]:        801       755       853       854       848       824       794       797       777       759       723       755       760       774       738       707
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2526096 n_act=37941 n_pre=37925 n_ref_event=0 n_req=67429 n_rd=58805 n_rd_L2_A=0 n_write=0 n_wr_bk=25420 bw_util=0.1255
n_activity=1462214 dram_eff=0.2304
bk0: 3808a 2487112i bk1: 3836a 2491946i bk2: 3656a 2503660i bk3: 3765a 2493161i bk4: 3625a 2502330i bk5: 3573a 2499794i bk6: 3567a 2501891i bk7: 3504a 2503397i bk8: 3688a 2492252i bk9: 3692a 2493499i bk10: 3710a 2486322i bk11: 3640a 2493751i bk12: 3691a 2496523i bk13: 3567a 2504946i bk14: 3752a 2491298i bk15: 3731a 2498257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437557
Row_Buffer_Locality_read = 0.468923
Row_Buffer_Locality_write = 0.223678
Bank_Level_Parallism = 2.563753
Bank_Level_Parallism_Col = 1.944980
Bank_Level_Parallism_Ready = 1.551124
write_to_read_ratio_blp_rw_average = 0.244709
GrpLevelPara = 1.529605 

BW Util details:
bwutil = 0.125542 
total_CMD = 2683565 
util_bw = 336900 
Wasted_Col = 608016 
Wasted_Row = 270302 
Idle = 1468347 

BW Util Bottlenecks: 
RCDc_limit = 581845 
RCDWRc_limit = 65528 
WTRc_limit = 165820 
RTWc_limit = 142626 
CCDLc_limit = 68567 
rwq = 0 
CCDLc_limit_alone = 53816 
WTRc_limit_alone = 157875 
RTWc_limit_alone = 135820 

Commands details: 
total_CMD = 2683565 
n_nop = 2526096 
Read = 58805 
Write = 0 
L2_Alloc = 0 
L2_WB = 25420 
n_act = 37941 
n_pre = 37925 
n_ref = 0 
n_req = 67429 
total_req = 84225 

Dual Bus Interface Util: 
issued_total_row = 75866 
issued_total_col = 84225 
Row_Bus_Util =  0.028271 
CoL_Bus_Util = 0.031385 
Either_Row_CoL_Bus_Util = 0.058679 
Issued_on_Two_Bus_Simul_Util = 0.000977 
issued_two_Eff = 0.016651 
queue_avg = 1.179561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2526965 n_act=37541 n_pre=37525 n_ref_event=0 n_req=67403 n_rd=58802 n_rd_L2_A=0 n_write=0 n_wr_bk=25337 bw_util=0.1254
n_activity=1453939 dram_eff=0.2315
bk0: 3833a 2481431i bk1: 3873a 2484908i bk2: 3709a 2496561i bk3: 3633a 2500457i bk4: 3635a 2502686i bk5: 3583a 2510162i bk6: 3607a 2500891i bk7: 3603a 2501294i bk8: 3665a 2500261i bk9: 3541a 2500494i bk10: 3637a 2501299i bk11: 3674a 2494070i bk12: 3666a 2500352i bk13: 3717a 2494033i bk14: 3663a 2496319i bk15: 3763a 2489465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443274
Row_Buffer_Locality_read = 0.474048
Row_Buffer_Locality_write = 0.232880
Bank_Level_Parallism = 2.568249
Bank_Level_Parallism_Col = 1.950661
Bank_Level_Parallism_Ready = 1.540919
write_to_read_ratio_blp_rw_average = 0.245432
GrpLevelPara = 1.529229 

BW Util details:
bwutil = 0.125414 
total_CMD = 2683565 
util_bw = 336556 
Wasted_Col = 603311 
Wasted_Row = 267587 
Idle = 1476111 

BW Util Bottlenecks: 
RCDc_limit = 576317 
RCDWRc_limit = 64069 
WTRc_limit = 160903 
RTWc_limit = 141350 
CCDLc_limit = 68364 
rwq = 0 
CCDLc_limit_alone = 53949 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134908 

Commands details: 
total_CMD = 2683565 
n_nop = 2526965 
Read = 58802 
Write = 0 
L2_Alloc = 0 
L2_WB = 25337 
n_act = 37541 
n_pre = 37525 
n_ref = 0 
n_req = 67403 
total_req = 84139 

Dual Bus Interface Util: 
issued_total_row = 75066 
issued_total_col = 84139 
Row_Bus_Util =  0.027972 
CoL_Bus_Util = 0.031353 
Either_Row_CoL_Bus_Util = 0.058355 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.016635 
queue_avg = 1.182219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2526165 n_act=37975 n_pre=37959 n_ref_event=0 n_req=67154 n_rd=58560 n_rd_L2_A=0 n_write=0 n_wr_bk=25469 bw_util=0.1252
n_activity=1471308 dram_eff=0.2284
bk0: 3852a 2488829i bk1: 3817a 2486628i bk2: 3612a 2507230i bk3: 3576a 2506242i bk4: 3586a 2506463i bk5: 3554a 2505866i bk6: 3554a 2505093i bk7: 3563a 2505715i bk8: 3701a 2491677i bk9: 3557a 2508514i bk10: 3657a 2493282i bk11: 3746a 2491118i bk12: 3716a 2493933i bk13: 3647a 2497844i bk14: 3714a 2493816i bk15: 3708a 2489664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434747
Row_Buffer_Locality_read = 0.465625
Row_Buffer_Locality_write = 0.224343
Bank_Level_Parallism = 2.524277
Bank_Level_Parallism_Col = 1.913497
Bank_Level_Parallism_Ready = 1.513780
write_to_read_ratio_blp_rw_average = 0.242976
GrpLevelPara = 1.525146 

BW Util details:
bwutil = 0.125250 
total_CMD = 2683565 
util_bw = 336116 
Wasted_Col = 613411 
Wasted_Row = 271798 
Idle = 1462240 

BW Util Bottlenecks: 
RCDc_limit = 586757 
RCDWRc_limit = 65766 
WTRc_limit = 168667 
RTWc_limit = 144231 
CCDLc_limit = 68968 
rwq = 0 
CCDLc_limit_alone = 53830 
WTRc_limit_alone = 160554 
RTWc_limit_alone = 137206 

Commands details: 
total_CMD = 2683565 
n_nop = 2526165 
Read = 58560 
Write = 0 
L2_Alloc = 0 
L2_WB = 25469 
n_act = 37975 
n_pre = 37959 
n_ref = 0 
n_req = 67154 
total_req = 84029 

Dual Bus Interface Util: 
issued_total_row = 75934 
issued_total_col = 84029 
Row_Bus_Util =  0.028296 
CoL_Bus_Util = 0.031312 
Either_Row_CoL_Bus_Util = 0.058653 
Issued_on_Two_Bus_Simul_Util = 0.000955 
issued_two_Eff = 0.016283 
queue_avg = 1.079477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2524417 n_act=38454 n_pre=38438 n_ref_event=0 n_req=67909 n_rd=59184 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1265
n_activity=1471528 dram_eff=0.2307
bk0: 3827a 2491016i bk1: 3949a 2484880i bk2: 3746a 2495617i bk3: 3603a 2502952i bk4: 3622a 2504005i bk5: 3617a 2500523i bk6: 3670a 2496871i bk7: 3578a 2502479i bk8: 3637a 2502528i bk9: 3640a 2497066i bk10: 3777a 2490959i bk11: 3669a 2490837i bk12: 3706a 2489781i bk13: 3657a 2498414i bk14: 3785a 2492678i bk15: 3701a 2500449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433978
Row_Buffer_Locality_read = 0.464906
Row_Buffer_Locality_write = 0.224183
Bank_Level_Parallism = 2.544016
Bank_Level_Parallism_Col = 1.909325
Bank_Level_Parallism_Ready = 1.502866
write_to_read_ratio_blp_rw_average = 0.243515
GrpLevelPara = 1.531586 

BW Util details:
bwutil = 0.126494 
total_CMD = 2683565 
util_bw = 339456 
Wasted_Col = 614658 
Wasted_Row = 269837 
Idle = 1459614 

BW Util Bottlenecks: 
RCDc_limit = 590138 
RCDWRc_limit = 65846 
WTRc_limit = 169916 
RTWc_limit = 142261 
CCDLc_limit = 68868 
rwq = 0 
CCDLc_limit_alone = 53902 
WTRc_limit_alone = 161359 
RTWc_limit_alone = 135852 

Commands details: 
total_CMD = 2683565 
n_nop = 2524417 
Read = 59184 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38454 
n_pre = 38438 
n_ref = 0 
n_req = 67909 
total_req = 84864 

Dual Bus Interface Util: 
issued_total_row = 76892 
issued_total_col = 84864 
Row_Bus_Util =  0.028653 
CoL_Bus_Util = 0.031624 
Either_Row_CoL_Bus_Util = 0.059305 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.016387 
queue_avg = 1.090054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2527180 n_act=37522 n_pre=37506 n_ref_event=0 n_req=67002 n_rd=58450 n_rd_L2_A=0 n_write=0 n_wr_bk=25326 bw_util=0.1249
n_activity=1464667 dram_eff=0.2288
bk0: 3803a 2492853i bk1: 3880a 2482734i bk2: 3562a 2505407i bk3: 3645a 2505019i bk4: 3557a 2502520i bk5: 3546a 2505351i bk6: 3534a 2506714i bk7: 3610a 2508630i bk8: 3627a 2497073i bk9: 3591a 2506618i bk10: 3657a 2493808i bk11: 3662a 2495969i bk12: 3672a 2500167i bk13: 3689a 2494848i bk14: 3764a 2495305i bk15: 3651a 2500004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440226
Row_Buffer_Locality_read = 0.471429
Row_Buffer_Locality_write = 0.226964
Bank_Level_Parallism = 2.525131
Bank_Level_Parallism_Col = 1.909135
Bank_Level_Parallism_Ready = 1.513345
write_to_read_ratio_blp_rw_average = 0.244197
GrpLevelPara = 1.521885 

BW Util details:
bwutil = 0.124873 
total_CMD = 2683565 
util_bw = 335104 
Wasted_Col = 605876 
Wasted_Row = 271591 
Idle = 1470994 

BW Util Bottlenecks: 
RCDc_limit = 576732 
RCDWRc_limit = 64355 
WTRc_limit = 163289 
RTWc_limit = 140983 
CCDLc_limit = 68123 
rwq = 0 
CCDLc_limit_alone = 53513 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134398 

Commands details: 
total_CMD = 2683565 
n_nop = 2527180 
Read = 58450 
Write = 0 
L2_Alloc = 0 
L2_WB = 25326 
n_act = 37522 
n_pre = 37506 
n_ref = 0 
n_req = 67002 
total_req = 83776 

Dual Bus Interface Util: 
issued_total_row = 75028 
issued_total_col = 83776 
Row_Bus_Util =  0.027958 
CoL_Bus_Util = 0.031218 
Either_Row_CoL_Bus_Util = 0.058275 
Issued_on_Two_Bus_Simul_Util = 0.000901 
issued_two_Eff = 0.015468 
queue_avg = 1.078676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2527044 n_act=37660 n_pre=37644 n_ref_event=0 n_req=66969 n_rd=58391 n_rd_L2_A=0 n_write=0 n_wr_bk=25339 bw_util=0.1248
n_activity=1465507 dram_eff=0.2285
bk0: 3831a 2487081i bk1: 3722a 2495544i bk2: 3694a 2503693i bk3: 3645a 2501441i bk4: 3485a 2508004i bk5: 3567a 2503562i bk6: 3565a 2500312i bk7: 3585a 2499232i bk8: 3682a 2496265i bk9: 3625a 2501168i bk10: 3620a 2500524i bk11: 3688a 2496388i bk12: 3645a 2503279i bk13: 3692a 2499375i bk14: 3692a 2495588i bk15: 3653a 2504540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437889
Row_Buffer_Locality_read = 0.468394
Row_Buffer_Locality_write = 0.230240
Bank_Level_Parallism = 2.515698
Bank_Level_Parallism_Col = 1.905733
Bank_Level_Parallism_Ready = 1.509763
write_to_read_ratio_blp_rw_average = 0.242353
GrpLevelPara = 1.521352 

BW Util details:
bwutil = 0.124804 
total_CMD = 2683565 
util_bw = 334920 
Wasted_Col = 607689 
Wasted_Row = 273362 
Idle = 1467594 

BW Util Bottlenecks: 
RCDc_limit = 579745 
RCDWRc_limit = 64418 
WTRc_limit = 162944 
RTWc_limit = 138858 
CCDLc_limit = 67230 
rwq = 0 
CCDLc_limit_alone = 53303 
WTRc_limit_alone = 155195 
RTWc_limit_alone = 132680 

Commands details: 
total_CMD = 2683565 
n_nop = 2527044 
Read = 58391 
Write = 0 
L2_Alloc = 0 
L2_WB = 25339 
n_act = 37660 
n_pre = 37644 
n_ref = 0 
n_req = 66969 
total_req = 83730 

Dual Bus Interface Util: 
issued_total_row = 75304 
issued_total_col = 83730 
Row_Bus_Util =  0.028061 
CoL_Bus_Util = 0.031201 
Either_Row_CoL_Bus_Util = 0.058326 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.016055 
queue_avg = 1.099745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2525018 n_act=38233 n_pre=38217 n_ref_event=0 n_req=67624 n_rd=58909 n_rd_L2_A=0 n_write=0 n_wr_bk=25769 bw_util=0.1262
n_activity=1465277 dram_eff=0.2312
bk0: 3868a 2486083i bk1: 3778a 2489186i bk2: 3626a 2501417i bk3: 3619a 2504636i bk4: 3514a 2507389i bk5: 3623a 2496419i bk6: 3587a 2497825i bk7: 3549a 2506980i bk8: 3653a 2496324i bk9: 3667a 2499661i bk10: 3724a 2493696i bk11: 3789a 2484423i bk12: 3806a 2488636i bk13: 3615a 2499749i bk14: 3759a 2492656i bk15: 3732a 2489956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434860
Row_Buffer_Locality_read = 0.465549
Row_Buffer_Locality_write = 0.227424
Bank_Level_Parallism = 2.556488
Bank_Level_Parallism_Col = 1.925557
Bank_Level_Parallism_Ready = 1.523317
write_to_read_ratio_blp_rw_average = 0.245017
GrpLevelPara = 1.529092 

BW Util details:
bwutil = 0.126217 
total_CMD = 2683565 
util_bw = 338712 
Wasted_Col = 612542 
Wasted_Row = 269091 
Idle = 1463220 

BW Util Bottlenecks: 
RCDc_limit = 587090 
RCDWRc_limit = 66165 
WTRc_limit = 166526 
RTWc_limit = 142417 
CCDLc_limit = 68126 
rwq = 0 
CCDLc_limit_alone = 53431 
WTRc_limit_alone = 158064 
RTWc_limit_alone = 136184 

Commands details: 
total_CMD = 2683565 
n_nop = 2525018 
Read = 58909 
Write = 0 
L2_Alloc = 0 
L2_WB = 25769 
n_act = 38233 
n_pre = 38217 
n_ref = 0 
n_req = 67624 
total_req = 84678 

Dual Bus Interface Util: 
issued_total_row = 76450 
issued_total_col = 84678 
Row_Bus_Util =  0.028488 
CoL_Bus_Util = 0.031554 
Either_Row_CoL_Bus_Util = 0.059081 
Issued_on_Two_Bus_Simul_Util = 0.000962 
issued_two_Eff = 0.016279 
queue_avg = 1.130267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13027
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2524487 n_act=38489 n_pre=38473 n_ref_event=0 n_req=67873 n_rd=59138 n_rd_L2_A=0 n_write=0 n_wr_bk=25681 bw_util=0.1264
n_activity=1476407 dram_eff=0.2298
bk0: 3835a 2486569i bk1: 3875a 2484492i bk2: 3623a 2498480i bk3: 3656a 2498730i bk4: 3605a 2502156i bk5: 3560a 2504109i bk6: 3677a 2496909i bk7: 3678a 2500119i bk8: 3682a 2496800i bk9: 3587a 2502416i bk10: 3772a 2491149i bk11: 3705a 2491341i bk12: 3677a 2501171i bk13: 3716a 2493454i bk14: 3778a 2488949i bk15: 3712a 2497240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433162
Row_Buffer_Locality_read = 0.463915
Row_Buffer_Locality_write = 0.224957
Bank_Level_Parallism = 2.537862
Bank_Level_Parallism_Col = 1.913977
Bank_Level_Parallism_Ready = 1.506912
write_to_read_ratio_blp_rw_average = 0.243409
GrpLevelPara = 1.530283 

BW Util details:
bwutil = 0.126427 
total_CMD = 2683565 
util_bw = 339276 
Wasted_Col = 616134 
Wasted_Row = 274075 
Idle = 1454080 

BW Util Bottlenecks: 
RCDc_limit = 591083 
RCDWRc_limit = 66210 
WTRc_limit = 169803 
RTWc_limit = 142936 
CCDLc_limit = 68336 
rwq = 0 
CCDLc_limit_alone = 53356 
WTRc_limit_alone = 161510 
RTWc_limit_alone = 136249 

Commands details: 
total_CMD = 2683565 
n_nop = 2524487 
Read = 59138 
Write = 0 
L2_Alloc = 0 
L2_WB = 25681 
n_act = 38489 
n_pre = 38473 
n_ref = 0 
n_req = 67873 
total_req = 84819 

Dual Bus Interface Util: 
issued_total_row = 76962 
issued_total_col = 84819 
Row_Bus_Util =  0.028679 
CoL_Bus_Util = 0.031607 
Either_Row_CoL_Bus_Util = 0.059279 
Issued_on_Two_Bus_Simul_Util = 0.001007 
issued_two_Eff = 0.016992 
queue_avg = 1.068640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06864
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2526224 n_act=37836 n_pre=37820 n_ref_event=0 n_req=67296 n_rd=58682 n_rd_L2_A=0 n_write=0 n_wr_bk=25494 bw_util=0.1255
n_activity=1477828 dram_eff=0.2278
bk0: 3842a 2486267i bk1: 3891a 2489720i bk2: 3708a 2497121i bk3: 3649a 2501054i bk4: 3575a 2506670i bk5: 3595a 2503127i bk6: 3626a 2504285i bk7: 3535a 2508444i bk8: 3607a 2501208i bk9: 3624a 2501902i bk10: 3687a 2494690i bk11: 3605a 2498625i bk12: 3686a 2497105i bk13: 3666a 2496571i bk14: 3764a 2497952i bk15: 3622a 2503178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438005
Row_Buffer_Locality_read = 0.469394
Row_Buffer_Locality_write = 0.224170
Bank_Level_Parallism = 2.506723
Bank_Level_Parallism_Col = 1.895303
Bank_Level_Parallism_Ready = 1.500331
write_to_read_ratio_blp_rw_average = 0.246274
GrpLevelPara = 1.521508 

BW Util details:
bwutil = 0.125469 
total_CMD = 2683565 
util_bw = 336704 
Wasted_Col = 613348 
Wasted_Row = 273794 
Idle = 1459719 

BW Util Bottlenecks: 
RCDc_limit = 583526 
RCDWRc_limit = 65864 
WTRc_limit = 163977 
RTWc_limit = 144208 
CCDLc_limit = 67896 
rwq = 0 
CCDLc_limit_alone = 53009 
WTRc_limit_alone = 155905 
RTWc_limit_alone = 137393 

Commands details: 
total_CMD = 2683565 
n_nop = 2526224 
Read = 58682 
Write = 0 
L2_Alloc = 0 
L2_WB = 25494 
n_act = 37836 
n_pre = 37820 
n_ref = 0 
n_req = 67296 
total_req = 84176 

Dual Bus Interface Util: 
issued_total_row = 75656 
issued_total_col = 84176 
Row_Bus_Util =  0.028192 
CoL_Bus_Util = 0.031367 
Either_Row_CoL_Bus_Util = 0.058631 
Issued_on_Two_Bus_Simul_Util = 0.000928 
issued_two_Eff = 0.015832 
queue_avg = 1.073591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07359
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2524229 n_act=38468 n_pre=38452 n_ref_event=0 n_req=68094 n_rd=59308 n_rd_L2_A=0 n_write=0 n_wr_bk=25689 bw_util=0.1267
n_activity=1474998 dram_eff=0.2305
bk0: 3954a 2484239i bk1: 3856a 2489946i bk2: 3725a 2494469i bk3: 3683a 2499229i bk4: 3585a 2504730i bk5: 3531a 2507141i bk6: 3632a 2498461i bk7: 3622a 2501261i bk8: 3596a 2495501i bk9: 3640a 2499184i bk10: 3678a 2493995i bk11: 3781a 2490576i bk12: 3834a 2486334i bk13: 3717a 2499184i bk14: 3800a 2487301i bk15: 3674a 2495710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435310
Row_Buffer_Locality_read = 0.466177
Row_Buffer_Locality_write = 0.226952
Bank_Level_Parallism = 2.543714
Bank_Level_Parallism_Col = 1.911648
Bank_Level_Parallism_Ready = 1.497135
write_to_read_ratio_blp_rw_average = 0.245581
GrpLevelPara = 1.531258 

BW Util details:
bwutil = 0.126693 
total_CMD = 2683565 
util_bw = 339988 
Wasted_Col = 617213 
Wasted_Row = 272024 
Idle = 1454340 

BW Util Bottlenecks: 
RCDc_limit = 589626 
RCDWRc_limit = 66656 
WTRc_limit = 167562 
RTWc_limit = 147749 
CCDLc_limit = 69417 
rwq = 0 
CCDLc_limit_alone = 54586 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140836 

Commands details: 
total_CMD = 2683565 
n_nop = 2524229 
Read = 59308 
Write = 0 
L2_Alloc = 0 
L2_WB = 25689 
n_act = 38468 
n_pre = 38452 
n_ref = 0 
n_req = 68094 
total_req = 84997 

Dual Bus Interface Util: 
issued_total_row = 76920 
issued_total_col = 84997 
Row_Bus_Util =  0.028663 
CoL_Bus_Util = 0.031673 
Either_Row_CoL_Bus_Util = 0.059375 
Issued_on_Two_Bus_Simul_Util = 0.000962 
issued_two_Eff = 0.016198 
queue_avg = 1.105441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10544
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2525205 n_act=38198 n_pre=38182 n_ref_event=0 n_req=67765 n_rd=59071 n_rd_L2_A=0 n_write=0 n_wr_bk=25503 bw_util=0.1261
n_activity=1462438 dram_eff=0.2313
bk0: 3756a 2490194i bk1: 3844a 2489887i bk2: 3578a 2503267i bk3: 3709a 2498500i bk4: 3679a 2498488i bk5: 3637a 2499948i bk6: 3619a 2497354i bk7: 3695a 2491333i bk8: 3599a 2497626i bk9: 3686a 2496076i bk10: 3667a 2493098i bk11: 3662a 2495624i bk12: 3616a 2502138i bk13: 3783a 2491329i bk14: 3751a 2492023i bk15: 3790a 2488371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436553
Row_Buffer_Locality_read = 0.467421
Row_Buffer_Locality_write = 0.226823
Bank_Level_Parallism = 2.571751
Bank_Level_Parallism_Col = 1.931578
Bank_Level_Parallism_Ready = 1.518442
write_to_read_ratio_blp_rw_average = 0.243716
GrpLevelPara = 1.532009 

BW Util details:
bwutil = 0.126062 
total_CMD = 2683565 
util_bw = 338296 
Wasted_Col = 611147 
Wasted_Row = 267577 
Idle = 1466545 

BW Util Bottlenecks: 
RCDc_limit = 585339 
RCDWRc_limit = 65716 
WTRc_limit = 167816 
RTWc_limit = 143380 
CCDLc_limit = 67917 
rwq = 0 
CCDLc_limit_alone = 53417 
WTRc_limit_alone = 159674 
RTWc_limit_alone = 137022 

Commands details: 
total_CMD = 2683565 
n_nop = 2525205 
Read = 59071 
Write = 0 
L2_Alloc = 0 
L2_WB = 25503 
n_act = 38198 
n_pre = 38182 
n_ref = 0 
n_req = 67765 
total_req = 84574 

Dual Bus Interface Util: 
issued_total_row = 76380 
issued_total_col = 84574 
Row_Bus_Util =  0.028462 
CoL_Bus_Util = 0.031516 
Either_Row_CoL_Bus_Util = 0.059011 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.016380 
queue_avg = 1.156738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15674
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2683565 n_nop=2526264 n_act=38080 n_pre=38064 n_ref_event=0 n_req=67007 n_rd=58390 n_rd_L2_A=0 n_write=0 n_wr_bk=25306 bw_util=0.1248
n_activity=1465031 dram_eff=0.2285
bk0: 3798a 2483413i bk1: 3827a 2486223i bk2: 3695a 2499684i bk3: 3604a 2502351i bk4: 3509a 2507600i bk5: 3546a 2506577i bk6: 3573a 2505109i bk7: 3594a 2501161i bk8: 3592a 2493444i bk9: 3693a 2491895i bk10: 3726a 2484550i bk11: 3630a 2498804i bk12: 3593a 2506642i bk13: 3564a 2506678i bk14: 3757a 2494657i bk15: 3689a 2496484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431940
Row_Buffer_Locality_read = 0.462339
Row_Buffer_Locality_write = 0.225949
Bank_Level_Parallism = 2.536124
Bank_Level_Parallism_Col = 1.905943
Bank_Level_Parallism_Ready = 1.496456
write_to_read_ratio_blp_rw_average = 0.244135
GrpLevelPara = 1.525943 

BW Util details:
bwutil = 0.124753 
total_CMD = 2683565 
util_bw = 334784 
Wasted_Col = 612317 
Wasted_Row = 270607 
Idle = 1465857 

BW Util Bottlenecks: 
RCDc_limit = 588181 
RCDWRc_limit = 65089 
WTRc_limit = 165711 
RTWc_limit = 143737 
CCDLc_limit = 67158 
rwq = 0 
CCDLc_limit_alone = 52825 
WTRc_limit_alone = 157964 
RTWc_limit_alone = 137151 

Commands details: 
total_CMD = 2683565 
n_nop = 2526264 
Read = 58390 
Write = 0 
L2_Alloc = 0 
L2_WB = 25306 
n_act = 38080 
n_pre = 38064 
n_ref = 0 
n_req = 67007 
total_req = 83696 

Dual Bus Interface Util: 
issued_total_row = 76144 
issued_total_col = 83696 
Row_Bus_Util =  0.028374 
CoL_Bus_Util = 0.031188 
Either_Row_CoL_Bus_Util = 0.058616 
Issued_on_Two_Bus_Simul_Util = 0.000946 
issued_two_Eff = 0.016141 
queue_avg = 1.046582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114252, Miss = 35729, Miss_rate = 0.313, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 115539, Miss = 35540, Miss_rate = 0.308, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[2]: Access = 116629, Miss = 35647, Miss_rate = 0.306, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 115065, Miss = 35619, Miss_rate = 0.310, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 114068, Miss = 35624, Miss_rate = 0.312, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 114205, Miss = 35400, Miss_rate = 0.310, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 115647, Miss = 36002, Miss_rate = 0.311, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[7]: Access = 113481, Miss = 35646, Miss_rate = 0.314, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 113658, Miss = 35411, Miss_rate = 0.312, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 115070, Miss = 35506, Miss_rate = 0.309, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[10]: Access = 116498, Miss = 35446, Miss_rate = 0.304, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 114538, Miss = 35410, Miss_rate = 0.309, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 115086, Miss = 35769, Miss_rate = 0.311, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 115523, Miss = 35605, Miss_rate = 0.308, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 115449, Miss = 35881, Miss_rate = 0.311, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 115390, Miss = 35721, Miss_rate = 0.310, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 349851, Miss = 35723, Miss_rate = 0.102, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 115535, Miss = 35415, Miss_rate = 0.307, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[18]: Access = 115478, Miss = 36032, Miss_rate = 0.312, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 114873, Miss = 35732, Miss_rate = 0.311, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 113956, Miss = 35493, Miss_rate = 0.311, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 114049, Miss = 36034, Miss_rate = 0.316, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 115172, Miss = 35472, Miss_rate = 0.308, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 114296, Miss = 35375, Miss_rate = 0.310, Pending_hits = 74, Reservation_fails = 0
L2_total_cache_accesses = 2993308
L2_total_cache_misses = 855232
L2_total_cache_miss_rate = 0.2857
L2_total_cache_pending_hits = 3516
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1600496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 441358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3516
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2309702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683606
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2993308
icnt_total_pkts_simt_to_mem=2993308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2993308
Req_Network_cycles = 1046454
Req_Network_injected_packets_per_cycle =       2.8604 
Req_Network_conflicts_per_cycle =       1.0507
Req_Network_conflicts_per_cycle_util =       1.5379
Req_Bank_Level_Parallism =       4.1869
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7973
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6581

Reply_Network_injected_packets_num = 2993308
Reply_Network_cycles = 1046454
Reply_Network_injected_packets_per_cycle =        2.8604
Reply_Network_conflicts_per_cycle =        0.8065
Reply_Network_conflicts_per_cycle_util =       1.1749
Reply_Bank_Level_Parallism =       4.1670
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3232
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0953
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 42 sec (1302 sec)
gpgpu_simulation_rate = 101218 (inst/sec)
gpgpu_simulation_rate = 803 (cycle/sec)
gpgpu_silicon_slowdown = 1699875x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebc8de380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de31c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebc8de324..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c57d402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kernelPiS_S_PfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kernelPiS_S_PfS_iii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z10bfs_kernelPiS_S_PfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z10bfs_kernelPiS_S_PfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 11529
gpu_sim_insn = 6281889
gpu_ipc =     544.8772
gpu_tot_sim_cycle = 1057983
gpu_tot_sim_insn = 138067859
gpu_tot_ipc =     130.5010
gpu_tot_issued_cta = 42066
gpu_occupancy = 92.7011% 
gpu_tot_occupancy = 57.2050% 
max_total_param_size = 0
gpu_stall_dramfull = 58542
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2441
partiton_level_parallism_total  =       2.8646
partiton_level_parallism_util =       7.5849
partiton_level_parallism_util_total  =       4.2057
L2_BW  =     141.7014 GB/Sec
L2_BW_total  =     125.1262 GB/Sec
gpu_total_sim_rate=104202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 181277, Miss = 67557, Miss_rate = 0.373, Pending_hits = 3696, Reservation_fails = 11648
	L1D_cache_core[1]: Access = 173220, Miss = 67646, Miss_rate = 0.391, Pending_hits = 3697, Reservation_fails = 12564
	L1D_cache_core[2]: Access = 172214, Miss = 67406, Miss_rate = 0.391, Pending_hits = 3733, Reservation_fails = 13040
	L1D_cache_core[3]: Access = 174502, Miss = 67912, Miss_rate = 0.389, Pending_hits = 3694, Reservation_fails = 12297
	L1D_cache_core[4]: Access = 173913, Miss = 68159, Miss_rate = 0.392, Pending_hits = 3785, Reservation_fails = 12235
	L1D_cache_core[5]: Access = 173688, Miss = 67561, Miss_rate = 0.389, Pending_hits = 3730, Reservation_fails = 13137
	L1D_cache_core[6]: Access = 166591, Miss = 66107, Miss_rate = 0.397, Pending_hits = 3729, Reservation_fails = 13043
	L1D_cache_core[7]: Access = 174086, Miss = 66851, Miss_rate = 0.384, Pending_hits = 3709, Reservation_fails = 12417
	L1D_cache_core[8]: Access = 174228, Miss = 67422, Miss_rate = 0.387, Pending_hits = 3658, Reservation_fails = 11992
	L1D_cache_core[9]: Access = 173402, Miss = 66511, Miss_rate = 0.384, Pending_hits = 3762, Reservation_fails = 12411
	L1D_cache_core[10]: Access = 165556, Miss = 65908, Miss_rate = 0.398, Pending_hits = 3783, Reservation_fails = 12696
	L1D_cache_core[11]: Access = 172261, Miss = 67319, Miss_rate = 0.391, Pending_hits = 3778, Reservation_fails = 12246
	L1D_cache_core[12]: Access = 168067, Miss = 67166, Miss_rate = 0.400, Pending_hits = 3696, Reservation_fails = 12425
	L1D_cache_core[13]: Access = 174321, Miss = 67673, Miss_rate = 0.388, Pending_hits = 3690, Reservation_fails = 11442
	L1D_cache_core[14]: Access = 178994, Miss = 68362, Miss_rate = 0.382, Pending_hits = 3831, Reservation_fails = 12031
	L1D_cache_core[15]: Access = 173215, Miss = 66718, Miss_rate = 0.385, Pending_hits = 3795, Reservation_fails = 11745
	L1D_cache_core[16]: Access = 172377, Miss = 67619, Miss_rate = 0.392, Pending_hits = 3860, Reservation_fails = 11402
	L1D_cache_core[17]: Access = 170201, Miss = 67115, Miss_rate = 0.394, Pending_hits = 3757, Reservation_fails = 11925
	L1D_cache_core[18]: Access = 173928, Miss = 67866, Miss_rate = 0.390, Pending_hits = 3756, Reservation_fails = 13340
	L1D_cache_core[19]: Access = 173974, Miss = 67136, Miss_rate = 0.386, Pending_hits = 3847, Reservation_fails = 12311
	L1D_cache_core[20]: Access = 167398, Miss = 65523, Miss_rate = 0.391, Pending_hits = 3663, Reservation_fails = 11929
	L1D_cache_core[21]: Access = 169783, Miss = 67371, Miss_rate = 0.397, Pending_hits = 3864, Reservation_fails = 11652
	L1D_cache_core[22]: Access = 167634, Miss = 65916, Miss_rate = 0.393, Pending_hits = 3626, Reservation_fails = 12280
	L1D_cache_core[23]: Access = 178537, Miss = 68506, Miss_rate = 0.384, Pending_hits = 3946, Reservation_fails = 11182
	L1D_cache_core[24]: Access = 170419, Miss = 67329, Miss_rate = 0.395, Pending_hits = 3790, Reservation_fails = 12450
	L1D_cache_core[25]: Access = 181499, Miss = 68416, Miss_rate = 0.377, Pending_hits = 3916, Reservation_fails = 11034
	L1D_cache_core[26]: Access = 170547, Miss = 67122, Miss_rate = 0.394, Pending_hits = 3755, Reservation_fails = 11063
	L1D_cache_core[27]: Access = 170331, Miss = 67412, Miss_rate = 0.396, Pending_hits = 3664, Reservation_fails = 12264
	L1D_cache_core[28]: Access = 171233, Miss = 66716, Miss_rate = 0.390, Pending_hits = 3725, Reservation_fails = 12393
	L1D_cache_core[29]: Access = 175090, Miss = 67651, Miss_rate = 0.386, Pending_hits = 3717, Reservation_fails = 12494
	L1D_total_cache_accesses = 5182486
	L1D_total_cache_misses = 2017976
	L1D_total_cache_miss_rate = 0.3894
	L1D_total_cache_pending_hits = 112652
	L1D_total_cache_reservation_fails = 365088
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2518104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 238579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 825684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112652
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4498880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 238579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 126509
ctas_completed 42066, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11463, 14623, 10486, 17362, 9874, 11947, 13070, 16519, 14234, 11483, 13668, 12476, 12237, 13306, 12704, 12506, 12811, 14426, 12767, 13802, 14079, 13782, 9625, 11325, 13726, 12719, 14254, 12546, 11796, 13988, 12396, 10957, 
gpgpu_n_tot_thrd_icount = 395836576
gpgpu_n_tot_w_icount = 12369893
gpgpu_n_stall_shd_mem = 912672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2347103
gpgpu_n_mem_write_global = 683606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10265531
gpgpu_n_store_insn = 1804756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40383360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 693493
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3119894	W0_Idle:8749180	W0_Scoreboard:72374237	W1:4002962	W2:1471250	W3:784318	W4:521466	W5:369387	W6:292723	W7:237111	W8:192581	W9:162758	W10:132385	W11:107181	W12:93025	W13:70422	W14:59885	W15:45694	W16:34223	W17:28180	W18:21265	W19:16564	W20:11880	W21:10549	W22:5958	W23:5937	W24:3849	W25:2968	W26:1880	W27:1974	W28:1174	W29:1643	W30:1459	W31:346	W32:3676896
single_issue_nums: WS0:3103764	WS1:3097178	WS2:3087329	WS3:3081622	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14944992 {8:1868124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27344240 {40:683606,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 19159160 {40:478979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74724960 {40:1868124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5468848 {8:683606,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 19159160 {40:478979,}
maxmflatency = 1476 
max_icnt2mem_latency = 1240 
maxmrqlatency = 1597 
max_icnt2sh_latency = 299 
averagemflatency = 282 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:580069 	13102 	16629 	28918 	95160 	35045 	15343 	12284 	8766 	3649 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1913183 	1051548 	47928 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	413460 	23288 	7287 	7670 	2248232 	178394 	111375 	25148 	14968 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2585773 	219171 	88851 	64978 	39653 	20275 	11479 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1005 	910 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        26        59        54        63        64        52        51        51        32        49        24        44        28        38        31 
dram[1]:        31        44        55        54        80        64        50        50        46        36        29        29        22        24        28        30 
dram[2]:        46        24        55        55        80        80        50        47        37        34        21        30        24        33        22        24 
dram[3]:        36        36        55        58        80        60        48        48        26        35        25        25        20        43        31        38 
dram[4]:        36        43        59        54        54        64        46        44        43        39        23        28        28        30        31        32 
dram[5]:        41        30        59        53        51        80        49        48        24        27        26        26        29        31        38        43 
dram[6]:        30        48        57        53        48        64        52        49        38        26        46        33        27        27        35        35 
dram[7]:        45        50        58        60        50        44        50        50        37        40        21        34        27        32        33        26 
dram[8]:        45        30        56        57        60        48        49        50        30        43        26        23        37        27        34        24 
dram[9]:        40        40        55        55        80        80        46        46        43        34        20        32        19        20        28        35 
dram[10]:        37        36        54        50        61        79        45        47        44        33        26        23        29        29        34        32 
dram[11]:        50        50        50        54        80        60        55        46        30        30        36        42        38        36        38        33 
maximum service time to same row:
dram[0]:     18782     11222     47123     10777     24655     45285     17992     45183     12042     19568     58391     36691     11751     11649     20210     38819 
dram[1]:     11228     23730     22282     28068     48185     19119     55803     33818     15424     12120     34093     14196     11828     13086     13139     26751 
dram[2]:     30181     18804     15051     10890     28974     16937     15611     10864     17839     32958     28228     42480     31662     13534     29491     12151 
dram[3]:     18429     28534     12024     27328     13309     29732     10853     23174     51995     35337     21587     11729     11430     30482     12166     12322 
dram[4]:     11407     38586     19975     31812     20317     21362     25190     36905     12148     12148     17116     57306     59402     64711     19558     26964 
dram[5]:     22900     25196     15779     38168     31046     47738     47936     39578     24670     20125     29378     74011     41723     28836     58375     42783 
dram[6]:     11266     11285     24507     34384     10912     10912     10805     10886     36224     44730     17960     11966     16685     33868     26226     12005 
dram[7]:     11480     17660     41264     12116     29796     16248     10899     13565     72220     67026     11662     11663     38191     11676     36058     12066 
dram[8]:     11462     11475     14681     13247     18912     10996     17667     18639     12155     12912     34341     17819     12868     24366     16491     12033 
dram[9]:     21512     23348     12249     18620     22118     14020     10752     21019     12182     13910     15407     16628     25836     11922     16418     12019 
dram[10]:     52069     12617     40603     35207     32208     16478     14510     24577     42306     12216     24186     30683     21276     15991     42116     19974 
dram[11]:     11264     19698     41759     32591     10905     28183     10705     11823     24819     24174     27434     13921     20769     30495     12403     12094 
average row accesses per activate:
dram[0]:  1.726843  1.784877  1.863050  1.831224  1.866577  1.820444  1.843297  1.800000  1.760334  1.720228  1.707337  1.728708  1.751135  1.730851  1.746238  1.795455 
dram[1]:  1.739559  1.768409  1.802687  1.821071  1.872531  1.936613  1.861678  1.874773  1.784979  1.777485  1.795337  1.735330  1.784231  1.713366  1.768613  1.745948 
dram[2]:  1.764682  1.720375  1.846530  1.867481  1.863492  1.853703  1.804705  1.828251  1.714170  1.770578  1.700765  1.714970  1.720291  1.732061  1.731519  1.719725 
dram[3]:  1.758552  1.726512  1.809125  1.796727  1.866847  1.807307  1.830486  1.853008  1.775973  1.715107  1.723108  1.654659  1.673084  1.752301  1.764178  1.801536 
dram[4]:  1.754400  1.734472  1.854620  1.856510  1.820616  1.869185  1.834703  1.884158  1.766539  1.820330  1.677844  1.727460  1.757702  1.717585  1.772016  1.782019 
dram[5]:  1.733934  1.774461  1.858839  1.827691  1.848218  1.846953  1.819687  1.787984  1.737124  1.740928  1.714758  1.745888  1.742714  1.762261  1.741485  1.808344 
dram[6]:  1.729876  1.737116  1.818973  1.839593  1.871117  1.797501  1.812749  1.873435  1.734975  1.792147  1.710463  1.691085  1.721698  1.784854  1.724980  1.721351 
dram[7]:  1.747531  1.718846  1.807858  1.810382  1.840747  1.837692  1.795047  1.835965  1.750104  1.725895  1.716436  1.706448  1.776037  1.714916  1.709348  1.765807 
dram[8]:  1.720000  1.781760  1.843534  1.838145  1.860191  1.825432  1.837116  1.850506  1.747248  1.751058  1.702539  1.717373  1.740771  1.743081  1.779521  1.763057 
dram[9]:  1.788152  1.771657  1.817912  1.838318  1.851150  1.863594  1.822581  1.839804  1.686757  1.743590  1.673784  1.718343  1.722417  1.787688  1.706594  1.743271 
dram[10]:  1.740935  1.769415  1.859474  1.838432  1.858278  1.854083  1.836291  1.800170  1.721174  1.744495  1.713996  1.715334  1.780060  1.754443  1.718439  1.724901 
dram[11]:  1.714845  1.739542  1.820710  1.825397  1.833866  1.840816  1.819929  1.808436  1.683653  1.691723  1.632839  1.739185  1.790779  1.765875  1.777962  1.728016 
average row locality = 809531/456209 = 1.774474
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3809      3836      3656      3765      3625      3573      3567      3504      3688      3692      3710      3640      3691      3567      3752      3731 
dram[1]:      3833      3873      3709      3633      3635      3583      3607      3603      3665      3541      3637      3675      3667      3717      3663      3763 
dram[2]:      3852      3817      3612      3576      3586      3554      3554      3563      3701      3557      3657      3746      3716      3647      3714      3708 
dram[3]:      3827      3949      3746      3603      3622      3617      3670      3578      3637      3640      3777      3669      3706      3657      3785      3701 
dram[4]:      3803      3880      3562      3645      3557      3546      3534      3610      3627      3591      3657      3662      3672      3689      3764      3651 
dram[5]:      3831      3722      3694      3645      3485      3567      3565      3585      3682      3625      3620      3688      3645      3692      3692      3653 
dram[6]:      3869      3778      3626      3619      3514      3623      3587      3549      3653      3667      3724      3789      3806      3615      3759      3732 
dram[7]:      3835      3875      3623      3656      3605      3560      3677      3678      3682      3587      3773      3705      3677      3716      3778      3712 
dram[8]:      3842      3891      3708      3649      3575      3595      3626      3535      3607      3624      3687      3605      3686      3666      3764      3622 
dram[9]:      3954      3856      3725      3683      3585      3531      3632      3622      3596      3640      3678      3781      3834      3717      3800      3674 
dram[10]:      3756      3844      3578      3709      3679      3637      3619      3695      3599      3686      3667      3662      3616      3783      3751      3790 
dram[11]:      3798      3827      3695      3604      3509      3546      3573      3594      3592      3693      3726      3630      3593      3564      3757      3689 
total dram reads = 705695
bank skew: 3954/3485 = 1.13
chip skew: 59308/58390 = 1.02
number of total write accesses:
dram[0]:      1743      1711      1580      1663      1543      1531      1502      1505      1569      1554      1651      1535      1634      1515      1600      1584 
dram[1]:      1699      1745      1663      1596      1579      1536      1531      1541      1514      1491      1551      1575      1566      1590      1559      1601 
dram[2]:      1732      1722      1602      1622      1520      1538      1519      1542      1563      1490      1634      1630      1587      1556      1609      1603 
dram[3]:      1741      1732      1717      1617      1574      1565      1541      1527      1505      1598      1610      1613      1623      1576      1572      1569 
dram[4]:      1724      1739      1580      1614      1550      1548      1473      1520      1524      1490      1608      1583      1572      1606      1616      1579 
dram[5]:      1733      1660      1601      1626      1514      1562      1482      1535      1587      1521      1584      1620      1592      1589      1618      1515 
dram[6]:      1743      1677      1660      1605      1537      1616      1531      1489      1549      1575      1615      1677      1669      1562      1619      1645 
dram[7]:      1730      1751      1646      1646      1545      1541      1557      1519      1557      1502      1637      1638      1573      1630      1657      1554 
dram[8]:      1740      1738      1655      1660      1513      1540      1521      1479      1550      1555      1595      1563      1615      1570      1618      1582 
dram[9]:      1778      1743      1660      1624      1512      1506      1566      1500      1548      1497      1602      1656      1678      1594      1634      1591 
dram[10]:      1697      1690      1529      1628      1579      1539      1540      1589      1534      1513      1610      1570      1536      1627      1661      1661 
dram[11]:      1717      1725      1628      1589      1512      1537      1483      1541      1556      1599      1652      1576      1551      1503      1560      1577 
total dram writes = 306015
bank skew: 1778/1473 = 1.21
chip skew: 25769/25306 = 1.02
average mf latency per bank:
dram[0]:        784       798       849       825       862       869       828       838       762       770       740       776       734       784       718       732
dram[1]:        807       795       864       872       844       851       818       813       780       797       779       753       756       738       752       737
dram[2]:        807       804       856       840       846       842       803       796       750       810       756       752       737       750       724       727
dram[3]:        807       770       832       875       830       833       800       804       793       747       739       748       740       754       739       732
dram[4]:        786       769       880       852       842       856       820       818       790       818       745       756       730       748       717       743
dram[5]:        842       845       860       852       878       831       829       795       786       779       755       752       762       743       739       756
dram[6]:        814       816       861       892       857       809       804       823       775       776       734       721       711       772       717       718
dram[7]:        836       814       867       881       840       856       801       794       771       789       745       753       758       727       724       751
dram[8]:        801       818     11357       839       869       860       809       828       785       774       762       782       739       756       726       739
dram[9]:        810       827       815       831       872       858       779       788       800       783       766       724       722       728       724       742
dram[10]:        832       811       899       860       805       817       768       781       789       789       741       748       765       716       712       713
dram[11]:        812       765       864       865       859       835       805       807       788       769       733       765       770       784       748       716
maximum mf latency per bank:
dram[0]:       1411      1392      1405      1389      1124      1295      1104      1288      1263      1229      1398      1262      1329      1315      1363      1342
dram[1]:       1445      1450      1443      1450      1035      1124      1174      1101      1212      1261      1323      1376      1335      1357      1371      1373
dram[2]:       1433      1432      1442      1435      1019      1065      1116      1166      1289      1287      1412      1416      1377      1332      1407      1386
dram[3]:       1476      1452      1438      1443      1191       800      1076       971      1435      1365      1361      1348      1398      1398      1422      1434
dram[4]:       1444      1465      1436      1442      1113      1118      1195      1031      1416      1422      1329      1328      1388      1416      1431      1394
dram[5]:       1402      1398      1399      1396      1136      1076      1111      1143      1176      1179      1344      1293      1325      1317      1394      1376
dram[6]:       1386      1408      1395      1398      1192      1042      1080      1044      1209      1207      1287      1311      1320      1305      1368      1375
dram[7]:       1421      1459      1402      1433      1182      1186      1048      1047      1204      1187      1382      1371      1346      1360      1386      1421
dram[8]:       1419      1463      1404      1432      1124      1185       964       942      1233      1283      1360      1369      1347      1380      1426      1395
dram[9]:       1398      1427      1381      1412      1069      1052      1085      1137      1281      1320      1365      1412      1340      1352      1383      1400
dram[10]:       1421      1411      1381      1396      1137      1061      1142      1076      1213      1222      1391      1365      1337      1342      1390      1394
dram[11]:       1379      1411      1377      1395      1116      1176      1039      1053      1215      1227      1268      1285      1290      1301      1346      1363
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2555657 n_act=37942 n_pre=37926 n_ref_event=0 n_req=67430 n_rd=58806 n_rd_L2_A=0 n_write=0 n_wr_bk=25420 bw_util=0.1242
n_activity=1462316 dram_eff=0.2304
bk0: 3809a 2516628i bk1: 3836a 2521509i bk2: 3656a 2533224i bk3: 3765a 2522725i bk4: 3625a 2531894i bk5: 3573a 2529358i bk6: 3567a 2531455i bk7: 3504a 2532961i bk8: 3688a 2521816i bk9: 3692a 2523063i bk10: 3710a 2515886i bk11: 3640a 2523315i bk12: 3691a 2526087i bk13: 3567a 2534510i bk14: 3752a 2520862i bk15: 3731a 2527821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437550
Row_Buffer_Locality_read = 0.468915
Row_Buffer_Locality_write = 0.223678
Bank_Level_Parallism = 2.563688
Bank_Level_Parallism_Col = 1.944954
Bank_Level_Parallism_Ready = 1.551118
write_to_read_ratio_blp_rw_average = 0.244703
GrpLevelPara = 1.529590 

BW Util details:
bwutil = 0.124175 
total_CMD = 2713129 
util_bw = 336904 
Wasted_Col = 608040 
Wasted_Row = 270326 
Idle = 1497859 

BW Util Bottlenecks: 
RCDc_limit = 581869 
RCDWRc_limit = 65528 
WTRc_limit = 165820 
RTWc_limit = 142626 
CCDLc_limit = 68567 
rwq = 0 
CCDLc_limit_alone = 53816 
WTRc_limit_alone = 157875 
RTWc_limit_alone = 135820 

Commands details: 
total_CMD = 2713129 
n_nop = 2555657 
Read = 58806 
Write = 0 
L2_Alloc = 0 
L2_WB = 25420 
n_act = 37942 
n_pre = 37926 
n_ref = 0 
n_req = 67430 
total_req = 84226 

Dual Bus Interface Util: 
issued_total_row = 75868 
issued_total_col = 84226 
Row_Bus_Util =  0.027963 
CoL_Bus_Util = 0.031044 
Either_Row_CoL_Bus_Util = 0.058041 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.016651 
queue_avg = 1.166708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2556525 n_act=37542 n_pre=37526 n_ref_event=0 n_req=67405 n_rd=58804 n_rd_L2_A=0 n_write=0 n_wr_bk=25337 bw_util=0.1241
n_activity=1454063 dram_eff=0.2315
bk0: 3833a 2510994i bk1: 3873a 2514471i bk2: 3709a 2526124i bk3: 3633a 2530020i bk4: 3635a 2532249i bk5: 3583a 2539727i bk6: 3607a 2530456i bk7: 3603a 2530859i bk8: 3665a 2529826i bk9: 3541a 2530059i bk10: 3637a 2530864i bk11: 3675a 2523635i bk12: 3667a 2529868i bk13: 3717a 2523596i bk14: 3663a 2525882i bk15: 3763a 2519028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443276
Row_Buffer_Locality_read = 0.474049
Row_Buffer_Locality_write = 0.232880
Bank_Level_Parallism = 2.568182
Bank_Level_Parallism_Col = 1.950633
Bank_Level_Parallism_Ready = 1.540906
write_to_read_ratio_blp_rw_average = 0.245425
GrpLevelPara = 1.529214 

BW Util details:
bwutil = 0.124050 
total_CMD = 2713129 
util_bw = 336564 
Wasted_Col = 603335 
Wasted_Row = 267611 
Idle = 1505619 

BW Util Bottlenecks: 
RCDc_limit = 576341 
RCDWRc_limit = 64069 
WTRc_limit = 160903 
RTWc_limit = 141350 
CCDLc_limit = 68364 
rwq = 0 
CCDLc_limit_alone = 53949 
WTRc_limit_alone = 152930 
RTWc_limit_alone = 134908 

Commands details: 
total_CMD = 2713129 
n_nop = 2556525 
Read = 58804 
Write = 0 
L2_Alloc = 0 
L2_WB = 25337 
n_act = 37542 
n_pre = 37526 
n_ref = 0 
n_req = 67405 
total_req = 84141 

Dual Bus Interface Util: 
issued_total_row = 75068 
issued_total_col = 84141 
Row_Bus_Util =  0.027668 
CoL_Bus_Util = 0.031013 
Either_Row_CoL_Bus_Util = 0.057721 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.016634 
queue_avg = 1.169337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2555729 n_act=37975 n_pre=37959 n_ref_event=0 n_req=67154 n_rd=58560 n_rd_L2_A=0 n_write=0 n_wr_bk=25469 bw_util=0.1239
n_activity=1471308 dram_eff=0.2284
bk0: 3852a 2518393i bk1: 3817a 2516192i bk2: 3612a 2536794i bk3: 3576a 2535806i bk4: 3586a 2536027i bk5: 3554a 2535430i bk6: 3554a 2534657i bk7: 3563a 2535279i bk8: 3701a 2521241i bk9: 3557a 2538078i bk10: 3657a 2522846i bk11: 3746a 2520682i bk12: 3716a 2523497i bk13: 3647a 2527408i bk14: 3714a 2523380i bk15: 3708a 2519228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434747
Row_Buffer_Locality_read = 0.465625
Row_Buffer_Locality_write = 0.224343
Bank_Level_Parallism = 2.524277
Bank_Level_Parallism_Col = 1.913497
Bank_Level_Parallism_Ready = 1.513780
write_to_read_ratio_blp_rw_average = 0.242976
GrpLevelPara = 1.525146 

BW Util details:
bwutil = 0.123885 
total_CMD = 2713129 
util_bw = 336116 
Wasted_Col = 613411 
Wasted_Row = 271798 
Idle = 1491804 

BW Util Bottlenecks: 
RCDc_limit = 586757 
RCDWRc_limit = 65766 
WTRc_limit = 168667 
RTWc_limit = 144231 
CCDLc_limit = 68968 
rwq = 0 
CCDLc_limit_alone = 53830 
WTRc_limit_alone = 160554 
RTWc_limit_alone = 137206 

Commands details: 
total_CMD = 2713129 
n_nop = 2555729 
Read = 58560 
Write = 0 
L2_Alloc = 0 
L2_WB = 25469 
n_act = 37975 
n_pre = 37959 
n_ref = 0 
n_req = 67154 
total_req = 84029 

Dual Bus Interface Util: 
issued_total_row = 75934 
issued_total_col = 84029 
Row_Bus_Util =  0.027988 
CoL_Bus_Util = 0.030971 
Either_Row_CoL_Bus_Util = 0.058014 
Issued_on_Two_Bus_Simul_Util = 0.000945 
issued_two_Eff = 0.016283 
queue_avg = 1.067714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2553981 n_act=38454 n_pre=38438 n_ref_event=0 n_req=67909 n_rd=59184 n_rd_L2_A=0 n_write=0 n_wr_bk=25680 bw_util=0.1251
n_activity=1471528 dram_eff=0.2307
bk0: 3827a 2520580i bk1: 3949a 2514444i bk2: 3746a 2525181i bk3: 3603a 2532516i bk4: 3622a 2533569i bk5: 3617a 2530087i bk6: 3670a 2526435i bk7: 3578a 2532043i bk8: 3637a 2532092i bk9: 3640a 2526630i bk10: 3777a 2520523i bk11: 3669a 2520401i bk12: 3706a 2519345i bk13: 3657a 2527978i bk14: 3785a 2522242i bk15: 3701a 2530013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433978
Row_Buffer_Locality_read = 0.464906
Row_Buffer_Locality_write = 0.224183
Bank_Level_Parallism = 2.544016
Bank_Level_Parallism_Col = 1.909325
Bank_Level_Parallism_Ready = 1.502866
write_to_read_ratio_blp_rw_average = 0.243515
GrpLevelPara = 1.531586 

BW Util details:
bwutil = 0.125116 
total_CMD = 2713129 
util_bw = 339456 
Wasted_Col = 614658 
Wasted_Row = 269837 
Idle = 1489178 

BW Util Bottlenecks: 
RCDc_limit = 590138 
RCDWRc_limit = 65846 
WTRc_limit = 169916 
RTWc_limit = 142261 
CCDLc_limit = 68868 
rwq = 0 
CCDLc_limit_alone = 53902 
WTRc_limit_alone = 161359 
RTWc_limit_alone = 135852 

Commands details: 
total_CMD = 2713129 
n_nop = 2553981 
Read = 59184 
Write = 0 
L2_Alloc = 0 
L2_WB = 25680 
n_act = 38454 
n_pre = 38438 
n_ref = 0 
n_req = 67909 
total_req = 84864 

Dual Bus Interface Util: 
issued_total_row = 76892 
issued_total_col = 84864 
Row_Bus_Util =  0.028341 
CoL_Bus_Util = 0.031279 
Either_Row_CoL_Bus_Util = 0.058658 
Issued_on_Two_Bus_Simul_Util = 0.000961 
issued_two_Eff = 0.016387 
queue_avg = 1.078176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2556744 n_act=37522 n_pre=37506 n_ref_event=0 n_req=67002 n_rd=58450 n_rd_L2_A=0 n_write=0 n_wr_bk=25326 bw_util=0.1235
n_activity=1464667 dram_eff=0.2288
bk0: 3803a 2522417i bk1: 3880a 2512298i bk2: 3562a 2534971i bk3: 3645a 2534583i bk4: 3557a 2532084i bk5: 3546a 2534915i bk6: 3534a 2536278i bk7: 3610a 2538194i bk8: 3627a 2526637i bk9: 3591a 2536182i bk10: 3657a 2523372i bk11: 3662a 2525533i bk12: 3672a 2529731i bk13: 3689a 2524412i bk14: 3764a 2524869i bk15: 3651a 2529568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440226
Row_Buffer_Locality_read = 0.471429
Row_Buffer_Locality_write = 0.226964
Bank_Level_Parallism = 2.525131
Bank_Level_Parallism_Col = 1.909135
Bank_Level_Parallism_Ready = 1.513345
write_to_read_ratio_blp_rw_average = 0.244197
GrpLevelPara = 1.521885 

BW Util details:
bwutil = 0.123512 
total_CMD = 2713129 
util_bw = 335104 
Wasted_Col = 605876 
Wasted_Row = 271591 
Idle = 1500558 

BW Util Bottlenecks: 
RCDc_limit = 576732 
RCDWRc_limit = 64355 
WTRc_limit = 163289 
RTWc_limit = 140983 
CCDLc_limit = 68123 
rwq = 0 
CCDLc_limit_alone = 53513 
WTRc_limit_alone = 155264 
RTWc_limit_alone = 134398 

Commands details: 
total_CMD = 2713129 
n_nop = 2556744 
Read = 58450 
Write = 0 
L2_Alloc = 0 
L2_WB = 25326 
n_act = 37522 
n_pre = 37506 
n_ref = 0 
n_req = 67002 
total_req = 83776 

Dual Bus Interface Util: 
issued_total_row = 75028 
issued_total_col = 83776 
Row_Bus_Util =  0.027654 
CoL_Bus_Util = 0.030878 
Either_Row_CoL_Bus_Util = 0.057640 
Issued_on_Two_Bus_Simul_Util = 0.000892 
issued_two_Eff = 0.015468 
queue_avg = 1.066922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2556608 n_act=37660 n_pre=37644 n_ref_event=0 n_req=66969 n_rd=58391 n_rd_L2_A=0 n_write=0 n_wr_bk=25339 bw_util=0.1234
n_activity=1465507 dram_eff=0.2285
bk0: 3831a 2516645i bk1: 3722a 2525108i bk2: 3694a 2533257i bk3: 3645a 2531005i bk4: 3485a 2537568i bk5: 3567a 2533126i bk6: 3565a 2529876i bk7: 3585a 2528796i bk8: 3682a 2525829i bk9: 3625a 2530732i bk10: 3620a 2530088i bk11: 3688a 2525952i bk12: 3645a 2532843i bk13: 3692a 2528939i bk14: 3692a 2525152i bk15: 3653a 2534104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437889
Row_Buffer_Locality_read = 0.468394
Row_Buffer_Locality_write = 0.230240
Bank_Level_Parallism = 2.515698
Bank_Level_Parallism_Col = 1.905733
Bank_Level_Parallism_Ready = 1.509763
write_to_read_ratio_blp_rw_average = 0.242353
GrpLevelPara = 1.521352 

BW Util details:
bwutil = 0.123444 
total_CMD = 2713129 
util_bw = 334920 
Wasted_Col = 607689 
Wasted_Row = 273362 
Idle = 1497158 

BW Util Bottlenecks: 
RCDc_limit = 579745 
RCDWRc_limit = 64418 
WTRc_limit = 162944 
RTWc_limit = 138858 
CCDLc_limit = 67230 
rwq = 0 
CCDLc_limit_alone = 53303 
WTRc_limit_alone = 155195 
RTWc_limit_alone = 132680 

Commands details: 
total_CMD = 2713129 
n_nop = 2556608 
Read = 58391 
Write = 0 
L2_Alloc = 0 
L2_WB = 25339 
n_act = 37660 
n_pre = 37644 
n_ref = 0 
n_req = 66969 
total_req = 83730 

Dual Bus Interface Util: 
issued_total_row = 75304 
issued_total_col = 83730 
Row_Bus_Util =  0.027755 
CoL_Bus_Util = 0.030861 
Either_Row_CoL_Bus_Util = 0.057690 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.016055 
queue_avg = 1.087761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08776
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2554579 n_act=38234 n_pre=38218 n_ref_event=0 n_req=67625 n_rd=58910 n_rd_L2_A=0 n_write=0 n_wr_bk=25769 bw_util=0.1248
n_activity=1465379 dram_eff=0.2311
bk0: 3869a 2515599i bk1: 3778a 2518749i bk2: 3626a 2530980i bk3: 3619a 2534199i bk4: 3514a 2536952i bk5: 3623a 2525982i bk6: 3587a 2527388i bk7: 3549a 2536544i bk8: 3653a 2525888i bk9: 3667a 2529225i bk10: 3724a 2523260i bk11: 3789a 2513988i bk12: 3806a 2518201i bk13: 3615a 2529314i bk14: 3759a 2522221i bk15: 3732a 2519521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434854
Row_Buffer_Locality_read = 0.465541
Row_Buffer_Locality_write = 0.227424
Bank_Level_Parallism = 2.556424
Bank_Level_Parallism_Col = 1.925532
Bank_Level_Parallism_Ready = 1.523311
write_to_read_ratio_blp_rw_average = 0.245010
GrpLevelPara = 1.529078 

BW Util details:
bwutil = 0.124843 
total_CMD = 2713129 
util_bw = 338716 
Wasted_Col = 612566 
Wasted_Row = 269115 
Idle = 1492732 

BW Util Bottlenecks: 
RCDc_limit = 587114 
RCDWRc_limit = 66165 
WTRc_limit = 166526 
RTWc_limit = 142417 
CCDLc_limit = 68126 
rwq = 0 
CCDLc_limit_alone = 53431 
WTRc_limit_alone = 158064 
RTWc_limit_alone = 136184 

Commands details: 
total_CMD = 2713129 
n_nop = 2554579 
Read = 58910 
Write = 0 
L2_Alloc = 0 
L2_WB = 25769 
n_act = 38234 
n_pre = 38218 
n_ref = 0 
n_req = 67625 
total_req = 84679 

Dual Bus Interface Util: 
issued_total_row = 76452 
issued_total_col = 84679 
Row_Bus_Util =  0.028179 
CoL_Bus_Util = 0.031211 
Either_Row_CoL_Bus_Util = 0.058438 
Issued_on_Two_Bus_Simul_Util = 0.000951 
issued_two_Eff = 0.016279 
queue_avg = 1.117951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2554046 n_act=38490 n_pre=38474 n_ref_event=0 n_req=67875 n_rd=59139 n_rd_L2_A=0 n_write=0 n_wr_bk=25683 bw_util=0.1251
n_activity=1476513 dram_eff=0.2298
bk0: 3835a 2516134i bk1: 3875a 2514057i bk2: 3623a 2527997i bk3: 3656a 2528293i bk4: 3605a 2531719i bk5: 3560a 2533672i bk6: 3677a 2526473i bk7: 3678a 2529683i bk8: 3682a 2526364i bk9: 3587a 2531980i bk10: 3773a 2520713i bk11: 3705a 2520905i bk12: 3677a 2530735i bk13: 3716a 2523018i bk14: 3778a 2518513i bk15: 3712a 2526804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433164
Row_Buffer_Locality_read = 0.463924
Row_Buffer_Locality_write = 0.224931
Bank_Level_Parallism = 2.537799
Bank_Level_Parallism_Col = 1.913954
Bank_Level_Parallism_Ready = 1.506895
write_to_read_ratio_blp_rw_average = 0.243427
GrpLevelPara = 1.530269 

BW Util details:
bwutil = 0.125054 
total_CMD = 2713129 
util_bw = 339288 
Wasted_Col = 616151 
Wasted_Row = 274099 
Idle = 1483591 

BW Util Bottlenecks: 
RCDc_limit = 591083 
RCDWRc_limit = 66225 
WTRc_limit = 169803 
RTWc_limit = 142936 
CCDLc_limit = 68338 
rwq = 0 
CCDLc_limit_alone = 53358 
WTRc_limit_alone = 161510 
RTWc_limit_alone = 136249 

Commands details: 
total_CMD = 2713129 
n_nop = 2554046 
Read = 59139 
Write = 0 
L2_Alloc = 0 
L2_WB = 25683 
n_act = 38490 
n_pre = 38474 
n_ref = 0 
n_req = 67875 
total_req = 84822 

Dual Bus Interface Util: 
issued_total_row = 76964 
issued_total_col = 84822 
Row_Bus_Util =  0.028367 
CoL_Bus_Util = 0.031264 
Either_Row_CoL_Bus_Util = 0.058635 
Issued_on_Two_Bus_Simul_Util = 0.000996 
issued_two_Eff = 0.016991 
queue_avg = 1.056995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.057
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2555788 n_act=37836 n_pre=37820 n_ref_event=0 n_req=67296 n_rd=58682 n_rd_L2_A=0 n_write=0 n_wr_bk=25494 bw_util=0.1241
n_activity=1477828 dram_eff=0.2278
bk0: 3842a 2515831i bk1: 3891a 2519284i bk2: 3708a 2526685i bk3: 3649a 2530618i bk4: 3575a 2536234i bk5: 3595a 2532691i bk6: 3626a 2533849i bk7: 3535a 2538008i bk8: 3607a 2530772i bk9: 3624a 2531466i bk10: 3687a 2524254i bk11: 3605a 2528189i bk12: 3686a 2526669i bk13: 3666a 2526135i bk14: 3764a 2527516i bk15: 3622a 2532742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438005
Row_Buffer_Locality_read = 0.469394
Row_Buffer_Locality_write = 0.224170
Bank_Level_Parallism = 2.506723
Bank_Level_Parallism_Col = 1.895303
Bank_Level_Parallism_Ready = 1.500331
write_to_read_ratio_blp_rw_average = 0.246274
GrpLevelPara = 1.521508 

BW Util details:
bwutil = 0.124102 
total_CMD = 2713129 
util_bw = 336704 
Wasted_Col = 613348 
Wasted_Row = 273794 
Idle = 1489283 

BW Util Bottlenecks: 
RCDc_limit = 583526 
RCDWRc_limit = 65864 
WTRc_limit = 163977 
RTWc_limit = 144208 
CCDLc_limit = 67896 
rwq = 0 
CCDLc_limit_alone = 53009 
WTRc_limit_alone = 155905 
RTWc_limit_alone = 137393 

Commands details: 
total_CMD = 2713129 
n_nop = 2555788 
Read = 58682 
Write = 0 
L2_Alloc = 0 
L2_WB = 25494 
n_act = 37836 
n_pre = 37820 
n_ref = 0 
n_req = 67296 
total_req = 84176 

Dual Bus Interface Util: 
issued_total_row = 75656 
issued_total_col = 84176 
Row_Bus_Util =  0.027885 
CoL_Bus_Util = 0.031025 
Either_Row_CoL_Bus_Util = 0.057992 
Issued_on_Two_Bus_Simul_Util = 0.000918 
issued_two_Eff = 0.015832 
queue_avg = 1.061892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06189
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2553793 n_act=38468 n_pre=38452 n_ref_event=0 n_req=68094 n_rd=59308 n_rd_L2_A=0 n_write=0 n_wr_bk=25689 bw_util=0.1253
n_activity=1474998 dram_eff=0.2305
bk0: 3954a 2513803i bk1: 3856a 2519510i bk2: 3725a 2524033i bk3: 3683a 2528793i bk4: 3585a 2534294i bk5: 3531a 2536705i bk6: 3632a 2528025i bk7: 3622a 2530825i bk8: 3596a 2525065i bk9: 3640a 2528748i bk10: 3678a 2523559i bk11: 3781a 2520140i bk12: 3834a 2515898i bk13: 3717a 2528748i bk14: 3800a 2516865i bk15: 3674a 2525274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435310
Row_Buffer_Locality_read = 0.466177
Row_Buffer_Locality_write = 0.226952
Bank_Level_Parallism = 2.543714
Bank_Level_Parallism_Col = 1.911648
Bank_Level_Parallism_Ready = 1.497135
write_to_read_ratio_blp_rw_average = 0.245581
GrpLevelPara = 1.531258 

BW Util details:
bwutil = 0.125312 
total_CMD = 2713129 
util_bw = 339988 
Wasted_Col = 617213 
Wasted_Row = 272024 
Idle = 1483904 

BW Util Bottlenecks: 
RCDc_limit = 589626 
RCDWRc_limit = 66656 
WTRc_limit = 167562 
RTWc_limit = 147749 
CCDLc_limit = 69417 
rwq = 0 
CCDLc_limit_alone = 54586 
WTRc_limit_alone = 159644 
RTWc_limit_alone = 140836 

Commands details: 
total_CMD = 2713129 
n_nop = 2553793 
Read = 59308 
Write = 0 
L2_Alloc = 0 
L2_WB = 25689 
n_act = 38468 
n_pre = 38452 
n_ref = 0 
n_req = 68094 
total_req = 84997 

Dual Bus Interface Util: 
issued_total_row = 76920 
issued_total_col = 84997 
Row_Bus_Util =  0.028351 
CoL_Bus_Util = 0.031328 
Either_Row_CoL_Bus_Util = 0.058728 
Issued_on_Two_Bus_Simul_Util = 0.000951 
issued_two_Eff = 0.016198 
queue_avg = 1.093396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0934
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2554769 n_act=38198 n_pre=38182 n_ref_event=0 n_req=67765 n_rd=59071 n_rd_L2_A=0 n_write=0 n_wr_bk=25503 bw_util=0.1247
n_activity=1462438 dram_eff=0.2313
bk0: 3756a 2519758i bk1: 3844a 2519451i bk2: 3578a 2532831i bk3: 3709a 2528064i bk4: 3679a 2528052i bk5: 3637a 2529512i bk6: 3619a 2526918i bk7: 3695a 2520897i bk8: 3599a 2527190i bk9: 3686a 2525640i bk10: 3667a 2522662i bk11: 3662a 2525188i bk12: 3616a 2531702i bk13: 3783a 2520893i bk14: 3751a 2521587i bk15: 3790a 2517935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436553
Row_Buffer_Locality_read = 0.467421
Row_Buffer_Locality_write = 0.226823
Bank_Level_Parallism = 2.571751
Bank_Level_Parallism_Col = 1.931578
Bank_Level_Parallism_Ready = 1.518442
write_to_read_ratio_blp_rw_average = 0.243716
GrpLevelPara = 1.532009 

BW Util details:
bwutil = 0.124689 
total_CMD = 2713129 
util_bw = 338296 
Wasted_Col = 611147 
Wasted_Row = 267577 
Idle = 1496109 

BW Util Bottlenecks: 
RCDc_limit = 585339 
RCDWRc_limit = 65716 
WTRc_limit = 167816 
RTWc_limit = 143380 
CCDLc_limit = 67917 
rwq = 0 
CCDLc_limit_alone = 53417 
WTRc_limit_alone = 159674 
RTWc_limit_alone = 137022 

Commands details: 
total_CMD = 2713129 
n_nop = 2554769 
Read = 59071 
Write = 0 
L2_Alloc = 0 
L2_WB = 25503 
n_act = 38198 
n_pre = 38182 
n_ref = 0 
n_req = 67765 
total_req = 84574 

Dual Bus Interface Util: 
issued_total_row = 76380 
issued_total_col = 84574 
Row_Bus_Util =  0.028152 
CoL_Bus_Util = 0.031172 
Either_Row_CoL_Bus_Util = 0.058368 
Issued_on_Two_Bus_Simul_Util = 0.000956 
issued_two_Eff = 0.016380 
queue_avg = 1.144134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14413
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2713129 n_nop=2555828 n_act=38080 n_pre=38064 n_ref_event=0 n_req=67007 n_rd=58390 n_rd_L2_A=0 n_write=0 n_wr_bk=25306 bw_util=0.1234
n_activity=1465031 dram_eff=0.2285
bk0: 3798a 2512977i bk1: 3827a 2515787i bk2: 3695a 2529248i bk3: 3604a 2531915i bk4: 3509a 2537164i bk5: 3546a 2536141i bk6: 3573a 2534673i bk7: 3594a 2530725i bk8: 3592a 2523008i bk9: 3693a 2521459i bk10: 3726a 2514114i bk11: 3630a 2528368i bk12: 3593a 2536206i bk13: 3564a 2536242i bk14: 3757a 2524221i bk15: 3689a 2526048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431940
Row_Buffer_Locality_read = 0.462339
Row_Buffer_Locality_write = 0.225949
Bank_Level_Parallism = 2.536124
Bank_Level_Parallism_Col = 1.905943
Bank_Level_Parallism_Ready = 1.496456
write_to_read_ratio_blp_rw_average = 0.244135
GrpLevelPara = 1.525943 

BW Util details:
bwutil = 0.123394 
total_CMD = 2713129 
util_bw = 334784 
Wasted_Col = 612317 
Wasted_Row = 270607 
Idle = 1495421 

BW Util Bottlenecks: 
RCDc_limit = 588181 
RCDWRc_limit = 65089 
WTRc_limit = 165711 
RTWc_limit = 143737 
CCDLc_limit = 67158 
rwq = 0 
CCDLc_limit_alone = 52825 
WTRc_limit_alone = 157964 
RTWc_limit_alone = 137151 

Commands details: 
total_CMD = 2713129 
n_nop = 2555828 
Read = 58390 
Write = 0 
L2_Alloc = 0 
L2_WB = 25306 
n_act = 38080 
n_pre = 38064 
n_ref = 0 
n_req = 67007 
total_req = 83696 

Dual Bus Interface Util: 
issued_total_row = 76144 
issued_total_col = 83696 
Row_Bus_Util =  0.028065 
CoL_Bus_Util = 0.030849 
Either_Row_CoL_Bus_Util = 0.057978 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.016141 
queue_avg = 1.035178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115809, Miss = 35730, Miss_rate = 0.309, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 117096, Miss = 35540, Miss_rate = 0.304, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[2]: Access = 118186, Miss = 35648, Miss_rate = 0.302, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 116623, Miss = 35620, Miss_rate = 0.305, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[4]: Access = 115625, Miss = 35624, Miss_rate = 0.308, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 115761, Miss = 35400, Miss_rate = 0.306, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 117203, Miss = 36002, Miss_rate = 0.307, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[7]: Access = 115039, Miss = 35646, Miss_rate = 0.310, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[8]: Access = 115215, Miss = 35411, Miss_rate = 0.307, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 116628, Miss = 35506, Miss_rate = 0.304, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[10]: Access = 118058, Miss = 35446, Miss_rate = 0.300, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 116098, Miss = 35410, Miss_rate = 0.305, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[12]: Access = 116647, Miss = 35770, Miss_rate = 0.307, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 117083, Miss = 35605, Miss_rate = 0.304, Pending_hits = 82, Reservation_fails = 125
L2_cache_bank[14]: Access = 117011, Miss = 35882, Miss_rate = 0.307, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 116950, Miss = 35721, Miss_rate = 0.305, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[16]: Access = 351411, Miss = 35723, Miss_rate = 0.102, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[17]: Access = 117095, Miss = 35415, Miss_rate = 0.302, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[18]: Access = 117040, Miss = 36032, Miss_rate = 0.308, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 116433, Miss = 35732, Miss_rate = 0.307, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[20]: Access = 115512, Miss = 35493, Miss_rate = 0.307, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 115605, Miss = 36034, Miss_rate = 0.312, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[22]: Access = 116729, Miss = 35472, Miss_rate = 0.304, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 115852, Miss = 35375, Miss_rate = 0.305, Pending_hits = 74, Reservation_fails = 0
L2_total_cache_accesses = 3030709
L2_total_cache_misses = 855237
L2_total_cache_miss_rate = 0.2822
L2_total_cache_pending_hits = 3516
L2_total_cache_reservation_fails = 250
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1637892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 441360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3516
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2347103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 683606
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=3030709
icnt_total_pkts_simt_to_mem=3030709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3030709
Req_Network_cycles = 1057983
Req_Network_injected_packets_per_cycle =       2.8646 
Req_Network_conflicts_per_cycle =       1.0536
Req_Network_conflicts_per_cycle_util =       1.5485
Req_Bank_Level_Parallism =       4.2102
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8079
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6524

Reply_Network_injected_packets_num = 3030709
Reply_Network_cycles = 1057983
Reply_Network_injected_packets_per_cycle =        2.8646
Reply_Network_conflicts_per_cycle =        0.8385
Reply_Network_conflicts_per_cycle_util =       1.2265
Reply_Bank_Level_Parallism =       4.1899
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3368
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0955
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 5 sec (1325 sec)
gpgpu_simulation_rate = 104202 (inst/sec)
gpgpu_simulation_rate = 798 (cycle/sec)
gpgpu_silicon_slowdown = 1710526x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel + memcopy time = 1324222.430944 ms
kernel execution time = 1324628.759146 ms
GPGPU-Sim: *** exit detected ***
