TimeQuest Timing Analyzer report for DE2_Media_Computer
Sun Jan 29 12:59:50 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 14. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 39. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 40. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 41. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 42. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 43. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 44. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 47. Fast Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_27'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_Media_Computer                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_Media_Computer.sdc                                       ; OK     ; Sun Jan 29 12:59:45 2023 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Jan 29 12:59:45 2023 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Sun Jan 29 12:59:45 2023 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK_27                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_27 }                                                    ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ; Generated ; 82.010  ; 12.19 MHz ; 0.000  ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0]  ; { NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1] }  ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 73.28 MHz  ; 73.28 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 143.35 MHz ; 143.35 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.353  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.024 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 2.789  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.298 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.729  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.039 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.353 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.679     ;
; 6.374 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.658     ;
; 6.441 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.591     ;
; 6.508 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.539     ;
; 6.508 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.539     ;
; 6.508 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.539     ;
; 6.529 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.518     ;
; 6.529 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.518     ;
; 6.529 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.518     ;
; 6.544 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.488     ;
; 6.550 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 13.397     ;
; 6.571 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 13.376     ;
; 6.596 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.451     ;
; 6.596 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.451     ;
; 6.596 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.451     ;
; 6.613 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 13.337     ;
; 6.621 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.411     ;
; 6.634 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 13.316     ;
; 6.638 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 13.309     ;
; 6.642 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.390     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.650 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.398     ;
; 6.656 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 13.381     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.671 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.377     ;
; 6.679 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.367     ;
; 6.679 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.367     ;
; 6.679 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.367     ;
; 6.699 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.348     ;
; 6.699 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.348     ;
; 6.699 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.348     ;
; 6.700 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.346     ;
; 6.700 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.346     ;
; 6.700 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.346     ;
; 6.701 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 13.249     ;
; 6.705 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 13.332     ;
; 6.709 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[5]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.335     ;
; 6.709 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[14]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.335     ;
; 6.709 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[13]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.335     ;
; 6.709 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.323     ;
; 6.730 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[5]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.314     ;
; 6.730 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[14]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.314     ;
; 6.730 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[13]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.314     ;
; 6.731 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[9]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 13.298     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.738 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.310     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 13.206     ;
; 6.767 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.279     ;
; 6.767 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.279     ;
; 6.767 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.279     ;
; 6.770 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 13.181     ;
; 6.791 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 13.160     ;
; 6.797 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[5]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.247     ;
; 6.797 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[14]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.247     ;
; 6.797 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[13]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.247     ;
; 6.804 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_UB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 13.146     ;
; 6.806 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[1]                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 13.145     ;
; 6.811 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.241     ;
; 6.811 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.241     ;
; 6.811 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.241     ;
; 6.812 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.220     ;
; 6.821 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[11] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 13.208     ;
; 6.827 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[1]                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 13.124     ;
; 6.829 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.019     ; 13.188     ;
; 6.829 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[11]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.019     ; 13.188     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.841 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 13.207     ;
; 6.850 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[10]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.019     ; 13.167     ;
; 6.850 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[11]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.019     ; 13.167     ;
; 6.852 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[4]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.190     ;
; 6.852 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[6]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.190     ;
; 6.852 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[7]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.190     ;
; 6.853 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_LB_N                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 13.099     ;
; 6.858 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_SRAM:sram|SRAM_ADDR[7]                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 13.093     ;
; 6.860 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.192     ;
; 6.860 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.192     ;
; 6.860 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 13.192     ;
; 6.870 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.176     ;
; 6.870 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.176     ;
; 6.870 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.176     ;
+-------+--------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.024 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.922      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.030 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.916      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.040 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.906      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.238      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.236      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.204      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.899 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.041      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 33.904 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.092     ; 6.040      ;
; 34.048 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.093     ; 5.895      ;
; 34.048 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.093     ; 5.895      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                        ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                        ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                             ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                             ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                               ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                    ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                   ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                         ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[20]                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[20]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_ERASE                                                                                                                     ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_ERASE                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[1]                                                                                                                                ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[1]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[0]                                                                                                                                ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[0]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_READ                                                                                                                      ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_READ                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WRITE                                                                                                                     ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WRITE                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WAIT                                                                                                                      ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WAIT                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[0]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[0]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                             ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.545 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.555 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.821      ;
; 0.557 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.558 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.561 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.827      ;
; 0.653 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.657 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.672 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.938      ;
; 0.677 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.943      ;
; 0.771 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.037      ;
; 0.772 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.038      ;
; 0.789 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.802 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.824 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.091      ;
; 0.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.837 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.839 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.846 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.125      ;
; 0.862 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.128      ;
; 0.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.868 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.134      ;
; 0.868 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.134      ;
; 0.871 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.137      ;
; 0.913 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.237      ;
; 0.914 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.238      ;
; 0.914 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.238      ;
; 0.916 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.240      ;
; 0.918 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.242      ;
; 0.923 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.189      ;
; 0.944 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.208      ;
; 0.947 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.211      ;
; 0.960 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.224      ;
; 0.960 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.224      ;
; 0.980 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.244      ;
; 1.000 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.266      ;
; 1.001 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.267      ;
; 1.018 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.284      ;
; 1.020 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.285      ;
; 1.055 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.319      ;
; 1.060 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 1.329      ;
; 1.072 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.177      ;
; 1.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.180      ;
; 1.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.180      ;
; 1.076 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.181      ;
; 1.077 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[9]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.181      ;
; 1.079 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.183      ;
; 1.086 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.350      ;
; 1.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.356      ;
; 1.099 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.365      ;
; 1.104 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.369      ;
; 1.107 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.373      ;
; 1.120 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.385      ;
; 1.137 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 1.406      ;
; 1.139 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 1.408      ;
; 1.188 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.454      ;
; 1.196 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.462      ;
; 1.207 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.473      ;
; 1.214 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.480      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 7.215      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.789  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 7.222      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 7.227      ;
; 2.790  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 7.228      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.306  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.730      ;
; 8.739  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.297      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 8.132      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 8.132      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 8.127      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 8.127      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 8.132      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 8.132      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 8.127      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 8.127      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.136      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 8.102      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 8.102      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 8.102      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.194     ; 8.092      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.194     ; 8.092      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.194     ; 8.092      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.194     ; 8.092      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 8.103      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 8.103      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 8.103      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 8.103      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 8.142      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.136      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.136      ;
; 11.638 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.136      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 8.120      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 8.120      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 8.120      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 8.112      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 8.120      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 8.112      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 8.112      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 8.112      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 8.139      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 8.139      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 8.139      ;
; 11.639 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 8.139      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.130      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.130      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 8.125      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 8.105      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 8.125      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 8.105      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.130      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 8.110      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 8.130      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 8.110      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 8.125      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 8.105      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 8.125      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 8.105      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 8.110      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 8.110      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 8.134      ;
; 11.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 8.114      ;
; 11.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 8.118      ;
; 11.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.181     ; 8.098      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.001     ; 1.737      ;
; 18.731 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 1.305      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.991 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.256      ;
; 1.991 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.256      ;
; 1.991 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.256      ;
; 2.233 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.494      ;
; 2.233 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.494      ;
; 2.233 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.494      ;
; 2.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.496      ;
; 2.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.496      ;
; 2.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.496      ;
; 2.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.496      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.242 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.503      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.266 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 2.545      ;
; 2.281 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.536      ;
; 2.281 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.536      ;
; 2.281 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.536      ;
; 2.298 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 2.549      ;
; 2.298 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 2.549      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.523 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.777      ;
; 2.530 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.793      ;
; 2.530 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.793      ;
; 2.530 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.793      ;
; 2.535 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.789      ;
; 2.535 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.789      ;
; 2.535 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 2.789      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.636 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.930      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.658 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 2.943      ;
; 2.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 3.113      ;
; 2.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 3.113      ;
; 2.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 3.113      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 21.039 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 1.305      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
; 21.472 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.001     ; 1.737      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.504 ; 7.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.798 ; 6.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.146 ; 7.146 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.593 ; 7.593 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.561 ; 7.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.543 ; 7.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.506 ; 7.506 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 6.935 ; 6.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.001 ; 7.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.258 ; 7.258 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.543 ; 6.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.832 ; 5.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.521 ; 5.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.527 ; 5.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.501 ; 5.501 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.571 ; 5.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.808 ; 5.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 6.854 ; 6.854 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 7.016 ; 7.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 6.476 ; 6.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.811 ; 6.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.061 ; 7.061 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 6.682 ; 6.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.122 ; 7.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.013 ; 7.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.058 ; 7.058 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 6.502 ; 6.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 6.200 ; 6.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 6.603 ; 6.603 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 7.039 ; 7.039 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 6.961 ; 6.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 6.346 ; 6.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.883 ; 6.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 7.380 ; 7.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.250 ; 6.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.523 ; 2.523 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.532 ; 2.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.977 ; 1.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 1.632 ; 1.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.754 ; 1.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.406 ; 2.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.746 ; 2.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.546 ; 2.546 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 7.506 ; 7.506 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -6.975 ; -6.975 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.955 ; -0.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -6.435 ; -6.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -7.117 ; -7.117 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -6.884 ; -6.884 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -7.274 ; -7.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -6.734 ; -6.734 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -6.568 ; -6.568 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -6.458 ; -6.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -6.916 ; -6.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -6.435 ; -6.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -7.363 ; -7.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -7.331 ; -7.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -7.313 ; -7.313 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -7.276 ; -7.276 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -7.227 ; -7.227 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -7.583 ; -7.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -6.705 ; -6.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -6.771 ; -6.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -6.940 ; -6.940 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.978 ; -0.978 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -1.038 ; -1.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -1.079 ; -1.079 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.991 ; -0.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -1.031 ; -1.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.975 ; -0.975 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.961 ; -0.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.971 ; -0.971 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.968 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.997 ; -0.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -7.028 ; -7.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -6.086 ; -6.086 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -5.271 ; -5.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -5.602 ; -5.602 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -5.613 ; -5.613 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -5.291 ; -5.291 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -5.297 ; -5.297 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -5.271 ; -5.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -5.331 ; -5.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -5.341 ; -5.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -5.578 ; -5.578 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -5.970 ; -5.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -6.106 ; -6.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -6.624 ; -6.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -6.786 ; -6.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -6.246 ; -6.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -6.853 ; -6.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -6.581 ; -6.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -6.831 ; -6.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -6.452 ; -6.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -6.892 ; -6.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -6.783 ; -6.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -6.828 ; -6.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -6.272 ; -6.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -5.970 ; -5.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -6.373 ; -6.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -7.153 ; -7.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -6.809 ; -6.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -6.731 ; -6.731 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -6.116 ; -6.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -7.611 ; -7.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -6.653 ; -6.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -6.020 ; -6.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.928 ; -0.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.921 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -2.639 ; -2.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -2.293 ; -2.293 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -2.302 ; -2.302 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.747 ; -1.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.402 ; -1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.524 ; -1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -2.176 ; -2.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -2.516 ; -2.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -2.617 ; -2.617 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -2.723 ; -2.723 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -2.351 ; -2.351 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -2.316 ; -2.316 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -2.283 ; -2.283 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -1.012 ; -1.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -7.150 ; -7.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.562  ; 9.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.899  ; 5.899  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.073 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.073 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 8.411  ; 8.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.131  ; 8.131  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.168  ; 7.168  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.073 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.073 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.480 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.480 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.930 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.930 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.883 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 5.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.367 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.701 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.954 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.272 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.735 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.609 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.970 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 6.475 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.010 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 6.493 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.405 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.979 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.954 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.910 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 6.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.008 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.623 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.462 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.750 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.942 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.656 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 6.125 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 6.348 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 6.362 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 6.087 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 5.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.918 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.898 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.668 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.566 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.219 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.456 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.812 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.705 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.195 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.586 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.226 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.811 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.747 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 5.460 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.110 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 6.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.543 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.312 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.689 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.097 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.924 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.310 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.064 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.699 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 5.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.434 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.434 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.414 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.424 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.434 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.449 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.240 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.240 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.210 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 8.073 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 6.079 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.258 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.060 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.040 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.749 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.559 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.559 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.480 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.480 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.930 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.930 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.927 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.739 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.998 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.883 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 5.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.367 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.701 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.954 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.272 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.735 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.609 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.970 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 6.475 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.010 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 6.493 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.405 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.979 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.954 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.910 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 6.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.008 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.623 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.462 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.750 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.942 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.656 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 6.125 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 6.348 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 6.362 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.137 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 6.087 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 5.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.918 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.898 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.668 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.566 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.219 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.456 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.812 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.705 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.195 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.586 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.226 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.811 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.747 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 5.460 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.110 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 6.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.002 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.543 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.312 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.689 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.097 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.924 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.310 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.064 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.699 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.824 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.852 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.862 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.887 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.240 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.240 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.210 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.566 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.879 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.060 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.040 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.749 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.799 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.559 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.559 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.549 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.480     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.480     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.930     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.930     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.883     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 5.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.367     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.701     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.954     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.272     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.735     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.609     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.970     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 6.475     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.010     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 6.493     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.405     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.979     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.954     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.910     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 6.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.008     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.623     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.462     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.750     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.942     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.656     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 6.125     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 6.348     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 6.362     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 6.087     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 5.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.918     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.898     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.668     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.566     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.219     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.456     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.812     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.705     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.195     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.586     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.226     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.811     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.747     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 5.460     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.110     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 6.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.543     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.312     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.689     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.097     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.924     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.310     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.064     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.699     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 5.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.434     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.434     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.414     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.424     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.434     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.449     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.240     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.240     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.210     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 8.073     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 6.079     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.258     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.060     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.040     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.749     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.559     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.559     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.480     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.480     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.930     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.930     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.927     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.739     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.998     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.883     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 5.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 6.367     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 6.701     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 6.954     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 6.272     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.735     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.609     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.970     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 6.475     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 6.010     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 6.493     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 5.405     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.979     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.954     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 6.910     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 6.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 5.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.008     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.623     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 6.462     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.750     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 6.942     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.656     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 6.125     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 6.348     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 6.362     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 6.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 6.137     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 6.087     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 5.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.918     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.898     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.668     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.566     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.219     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.456     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.812     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 5.705     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 6.195     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.586     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.226     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.811     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 5.747     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 5.460     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 5.110     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 6.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.002     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.543     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.312     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 5.689     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 5.097     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.924     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 5.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.310     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 6.064     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 5.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.699     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.824     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.852     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.862     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.887     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.240     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.240     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.210     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.566     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.879     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.060     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.040     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.749     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.799     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.559     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.559     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.549     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.608  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.266 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.160  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 19.100 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.974  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.586 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.608 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.430      ;
; 8.676 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.360      ;
; 8.691 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.335      ;
; 8.692 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.344      ;
; 8.693 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.333      ;
; 8.724 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.317      ;
; 8.727 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.311      ;
; 8.739 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.302      ;
; 8.757 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.279      ;
; 8.777 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.259      ;
; 8.818 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.220      ;
; 8.820 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.218      ;
; 8.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.219      ;
; 8.828 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.215      ;
; 8.829 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.214      ;
; 8.829 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.212      ;
; 8.832 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.209      ;
; 8.833 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.205      ;
; 8.834 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.209      ;
; 8.834 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.207      ;
; 8.836 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.202      ;
; 8.851 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.192      ;
; 8.861 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.178      ;
; 8.894 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.147      ;
; 8.903 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.138      ;
; 8.904 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.137      ;
; 8.904 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.139      ;
; 8.912 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.131      ;
; 8.917 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.112      ;
; 8.919 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.110      ;
; 8.920 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.109      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.108      ;
; 8.935 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.106      ;
; 8.936 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.107      ;
; 8.939 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.099      ;
; 8.958 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.078      ;
; 8.962 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.079      ;
; 8.962 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.964 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.072      ;
; 8.972 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.068      ;
; 8.973 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.061      ;
; 8.974 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.062      ;
; 8.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.057      ;
; 8.986 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.047      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.056      ;
; 8.988 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.052      ;
; 8.989 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.037      ;
; 8.991 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.035      ;
; 8.993 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.047      ;
; 8.994 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.039      ;
; 9.002 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.027      ;
; 9.003 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.026      ;
; 9.013 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.025      ;
; 9.019 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.017      ;
; 9.022 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.004      ;
; 9.022 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.005      ;
; 9.023 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.003      ;
; 9.023 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.018      ;
; 9.035 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.992      ;
; 9.037 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.990      ;
; 9.043 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.998      ;
; 9.044 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.995      ;
; 9.052 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.989      ;
; 9.055 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.981      ;
; 9.060 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.979      ;
; 9.061 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.975      ;
; 9.061 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.973      ;
; 9.062 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.972      ;
; 9.064 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.963      ;
; 9.065 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.974      ;
; 9.066 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.973      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.972      ;
; 9.068 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.970      ;
; 9.070 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.957      ;
; 9.070 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.964      ;
; 9.071 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.956      ;
; 9.078 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.956      ;
; 9.078 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 0.956      ;
; 9.093 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.943      ;
; 9.096 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.944      ;
; 9.100 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.940      ;
; 9.101 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.937      ;
; 9.103 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.937      ;
; 9.109 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.931      ;
; 9.111 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 0.915      ;
; 9.112 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 0.914      ;
; 9.113 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.914      ;
; 9.115 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 0.911      ;
; 9.122 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.919      ;
; 9.124 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.905      ;
; 9.126 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.903      ;
; 9.141 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[20]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 0.877      ;
; 9.145 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[4]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 0.873      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.695      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.690      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.685      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.565 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.396      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.566 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.395      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.567 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.388      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.576 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.383      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.587 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.374      ;
; 36.677 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.284      ;
; 36.677 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.284      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                        ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                       ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000000001                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                        ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                             ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                             ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                               ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                    ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                   ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                              ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                         ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[20]                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[20]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_ERASE                                                                                                                     ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_ERASE                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[1]                                                                                                                                ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[1]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[0]                                                                                                                                ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|counter[0]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_READ                                                                                                                      ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_READ                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WRITE                                                                                                                     ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WRITE                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WAIT                                                                                                                      ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|present_state.s_WAIT                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[0]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[0]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                             ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.253 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.414      ;
; 0.294 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.298 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.450      ;
; 0.304 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.456      ;
; 0.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.328 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.385 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.542      ;
; 0.401 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.610      ;
; 0.403 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.612      ;
; 0.405 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.614      ;
; 0.405 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.614      ;
; 0.406 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.558      ;
; 0.406 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.615      ;
; 0.409 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.426 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.576      ;
; 0.428 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.578      ;
; 0.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.584      ;
; 0.439 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.589      ;
; 0.443 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.593      ;
; 0.452 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.603      ;
; 0.454 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.606      ;
; 0.467 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.617      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.627      ;
; 0.490 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.642      ;
; 0.490 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.640      ;
; 0.500 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.652      ;
; 0.502 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.657      ;
; 0.504 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.656      ;
; 0.508 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.659      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.661      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.669      ;
; 0.520 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.670      ;
; 0.525 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.679      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.032     ; 3.840      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 3.847      ;
; 6.160  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 3.852      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 6.161  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.018     ; 3.853      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.103  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.298  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.734      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 4.224      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 4.224      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 4.219      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 4.219      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 4.224      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 4.224      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 4.219      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 4.219      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 4.231      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 4.231      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 4.231      ;
; 15.590 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 4.231      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.212      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.212      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.212      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 4.205      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.212      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 4.205      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 4.205      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.227      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 4.205      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 4.233      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.227      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.227      ;
; 15.591 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.227      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 4.194      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 4.194      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 4.194      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 4.185      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 4.185      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 4.185      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 4.185      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 4.195      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 4.195      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 4.195      ;
; 15.592 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 4.195      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.222      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.222      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.217      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.217      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.222      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.222      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.217      ;
; 15.600 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.217      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.210      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.210      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.210      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 4.203      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.210      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 4.203      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 4.203      ;
; 15.601 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.225      ;
; 15.604 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.203      ;
; 15.604 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.203      ;
; 15.604 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 4.208      ;
; 15.604 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 4.208      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.100 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.932      ;
; 19.294 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.738      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.103 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.286      ;
; 1.215 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 1.393      ;
; 1.215 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 1.393      ;
; 1.215 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 1.393      ;
; 1.218 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.397      ;
; 1.218 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.397      ;
; 1.218 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.397      ;
; 1.218 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.397      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.221 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.041      ; 1.400      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.411      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.411      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.411      ;
; 1.246 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.418      ;
; 1.246 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.418      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.346 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.518      ;
; 1.350 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.531      ;
; 1.350 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.531      ;
; 1.350 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 1.531      ;
; 1.365 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 1.536      ;
; 1.365 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 1.536      ;
; 1.365 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 1.536      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.413 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.424 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 1.626      ;
; 1.524 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.718      ;
; 1.524 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.718      ;
; 1.524 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.718      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 20.586 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.738      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
; 20.780 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.932      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 4.201 ; 4.201 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.354 ; 4.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.994 ; 3.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.958 ; 3.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.382 ; 4.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.370 ; 4.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 0.829 ; 0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 0.858 ; 0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 0.862 ; 0.862 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 0.801 ; 0.801 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 0.807 ; 0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 0.794 ; 0.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 0.804 ; 0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 0.800 ; 0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 0.790 ; 0.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 0.828 ; 0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 3.865 ; 3.865 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 3.505 ; 3.505 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.499 ; 3.499 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.505 ; 3.505 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.371 ; 3.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.346 ; 3.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 3.500 ; 3.500 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.130 ; 4.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 3.873 ; 3.873 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 3.998 ; 3.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 3.926 ; 3.926 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.160 ; 4.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.141 ; 4.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 3.879 ; 3.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 3.669 ; 3.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.902 ; 3.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 4.078 ; 4.078 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 3.745 ; 3.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 4.549 ; 4.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 3.699 ; 3.699 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.689 ; 3.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 0.737 ; 0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 0.730 ; 0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 0.705 ; 0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 1.701 ; 1.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 1.588 ; 1.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 1.427 ; 1.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.418 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.131 ; 1.131 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 0.939 ; 0.939 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 0.967 ; 0.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 1.349 ; 1.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 1.594 ; 1.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 1.652 ; 1.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 1.701 ; 1.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 1.456 ; 1.456 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 1.377 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 1.409 ; 1.409 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 0.840 ; 0.840 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 0.843 ; 0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 4.431 ; 4.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.081 ; -4.081 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -4.188 ; -4.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.085 ; -4.085 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -4.234 ; -4.234 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -3.974 ; -3.974 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.874 ; -3.874 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -3.838 ; -3.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -4.099 ; -4.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.262 ; -4.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.250 ; -4.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -4.275 ; -4.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.251 ; -4.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -4.244 ; -4.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -4.390 ; -4.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -3.961 ; -3.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.109 ; -4.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -4.154 ; -4.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.226 ; -3.226 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.379 ; -3.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.385 ; -3.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.245 ; -3.245 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.251 ; -3.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.226 ; -3.226 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.258 ; -3.258 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.269 ; -3.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.380 ; -3.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.549 ; -3.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.940 ; -3.940 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -4.010 ; -4.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -3.753 ; -3.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -4.014 ; -4.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -3.988 ; -3.988 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -3.806 ; -3.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.040 ; -4.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.021 ; -4.021 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.759 ; -3.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -3.549 ; -3.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.782 ; -3.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.972 ; -3.972 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.958 ; -3.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.625 ; -3.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -4.429 ; -4.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.970 ; -3.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.569 ; -3.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.468 ; -1.468 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.307 ; -1.307 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.298 ; -1.298 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.011 ; -1.011 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -0.847 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.229 ; -1.229 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.474 ; -1.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.532 ; -1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.581 ; -1.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.336 ; -1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.257 ; -1.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.289 ; -1.289 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.235 ; -4.235 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.442  ; 4.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.658  ; 4.658  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 3.010  ; 3.010  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.604 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.604 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.143  ; 4.143  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.643  ; 3.643  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.872  ; 2.872  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.604 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.604 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.890 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.890 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.899 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.899 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.787 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.787 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.020 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.020 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.017 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.017 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.982 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.982 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.032 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.249 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.375 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.460 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.262 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.010 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.599 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.259 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.083 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.268 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.828 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.060 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 3.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.113 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.921 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.246 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.015 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.964 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.520 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.805 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.900 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 3.084 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 3.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.088 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 3.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.990 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.981 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.976 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.798 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.916 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.882 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.126 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.843 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.901 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.931 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.763 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.637 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 3.599 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.813 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.722 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.844 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.946 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.808 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.714 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.080 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.883 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.106 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.589 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.589 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.589 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.208 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.228 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.228 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.985 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 3.020 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.113 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.665 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.653 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.633 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.890 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.890 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.899 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.899 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.787 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.787 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.020 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.020 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.017 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.017 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.982 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.982 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.486 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.615 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.614 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.032 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.781 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.249 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.375 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.460 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.262 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.010 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.599 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.259 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.083 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.268 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.828 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.060 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 3.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.113 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.921 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.246 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.015 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.964 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.520 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.805 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.900 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 3.084 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 3.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.088 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 3.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.990 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.981 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.976 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.955 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.798 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.916 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.917 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.882 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.126 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.843 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.901 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.718 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.931 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.763 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.637 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 3.599 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.813 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.722 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.844 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.946 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.808 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.714 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.080 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.893 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.883 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.920 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.349 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.349 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.349 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.468 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.478 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.500 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.208 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.228 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.228 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.299 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.939 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.963 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.665 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.653 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.633 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.494 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.527 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.890     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.890     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.899     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.899     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.787     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.787     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.020     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.020     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.017     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.017     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.982     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.982     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.032     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.249     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.375     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.460     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.262     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.010     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.599     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.259     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.083     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.268     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.828     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.060     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 3.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.113     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.921     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.246     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.015     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.964     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.520     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.805     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.900     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 3.084     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 3.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.088     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 3.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.990     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.981     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.976     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.798     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.916     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.882     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.126     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.843     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.901     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.931     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.763     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.637     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 3.599     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.813     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.722     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.844     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.946     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.808     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.714     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.080     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.883     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.106     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.589     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.589     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.589     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.208     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.228     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.228     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.985     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 3.020     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.113     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.665     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.653     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.633     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.890     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.890     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.899     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.899     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.787     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.787     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.020     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.020     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.017     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 4.017     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.982     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.982     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.486     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.615     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.614     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 3.032     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.781     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 3.249     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 3.375     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 3.460     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 3.262     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.010     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.599     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.259     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.083     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.268     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.828     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 3.060     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 3.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 3.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.113     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.921     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 3.246     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 3.015     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.964     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 3.520     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.805     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.900     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 3.084     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 3.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 3.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 3.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 3.088     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 3.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.990     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.981     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.976     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.955     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.798     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.916     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.917     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.882     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 3.126     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.843     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.901     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.718     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.931     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.763     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.637     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 3.599     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.813     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.722     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.844     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.946     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.808     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.714     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 3.080     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.893     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.883     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.920     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.349     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.349     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.349     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.468     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.478     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.500     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.208     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.228     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.228     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.299     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.939     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.963     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.665     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.653     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.633     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.494     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.527     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 6.353  ; 0.215 ; 2.789    ; 0.974   ; 7.873               ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.353  ; 0.215 ; 2.789    ; 0.974   ; 7.873               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.024 ; 0.215 ; 18.298   ; 20.586  ; 17.873              ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.504 ; 7.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.798 ; 6.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.146 ; 7.146 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.593 ; 7.593 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.561 ; 7.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.543 ; 7.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.506 ; 7.506 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 6.935 ; 6.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.001 ; 7.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.258 ; 7.258 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.543 ; 6.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.832 ; 5.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.521 ; 5.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 5.527 ; 5.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 5.501 ; 5.501 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 5.571 ; 5.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 5.808 ; 5.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 6.854 ; 6.854 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 7.016 ; 7.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 6.476 ; 6.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.811 ; 6.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.061 ; 7.061 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 6.682 ; 6.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.122 ; 7.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.013 ; 7.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.058 ; 7.058 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 6.502 ; 6.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 6.200 ; 6.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 6.603 ; 6.603 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 7.039 ; 7.039 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 6.961 ; 6.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 6.346 ; 6.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.883 ; 6.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 7.380 ; 7.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.250 ; 6.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.523 ; 2.523 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.532 ; 2.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.977 ; 1.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 1.632 ; 1.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.754 ; 1.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.406 ; 2.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.746 ; 2.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.546 ; 2.546 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 7.506 ; 7.506 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.081 ; -4.081 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -4.188 ; -4.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.085 ; -4.085 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -4.234 ; -4.234 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -3.974 ; -3.974 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.874 ; -3.874 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -3.838 ; -3.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -4.099 ; -4.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.262 ; -4.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.250 ; -4.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -4.275 ; -4.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.251 ; -4.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -4.244 ; -4.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -4.390 ; -4.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -3.961 ; -3.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.109 ; -4.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -4.154 ; -4.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.226 ; -3.226 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.379 ; -3.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.385 ; -3.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.245 ; -3.245 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.251 ; -3.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.226 ; -3.226 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.258 ; -3.258 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.269 ; -3.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.380 ; -3.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.549 ; -3.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.940 ; -3.940 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -4.010 ; -4.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -3.753 ; -3.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -4.014 ; -4.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.878 ; -3.878 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -3.988 ; -3.988 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -3.806 ; -3.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.040 ; -4.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.021 ; -4.021 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.759 ; -3.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -3.549 ; -3.549 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.782 ; -3.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.972 ; -3.972 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.958 ; -3.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.625 ; -3.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -4.429 ; -4.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.970 ; -3.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.569 ; -3.569 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.468 ; -1.468 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.307 ; -1.307 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.298 ; -1.298 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.011 ; -1.011 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -0.847 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.229 ; -1.229 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.474 ; -1.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.532 ; -1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.581 ; -1.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.336 ; -1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.257 ; -1.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.289 ; -1.289 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.235 ; -4.235 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.562  ; 9.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.899  ; 5.899  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.073 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.073 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.771  ; 1.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.143  ; 4.143  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.643  ; 3.643  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.872  ; 2.872  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.604 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.604 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1777745  ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1777745  ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7797     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7797     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 188   ; 188  ;
; Unconstrained Input Port Paths  ; 380   ; 380  ;
; Unconstrained Output Ports      ; 359   ; 359  ;
; Unconstrained Output Port Paths ; 548   ; 548  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 29 12:59:42 2023
Info: Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Media_Computer.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.353         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.024         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 2.789
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.789         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.298         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.729
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.729         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.039         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.608         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.266         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 6.160
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.160         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.100         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.974
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.974         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.586         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Sun Jan 29 12:59:50 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


