<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR: Decentralized Streaming Architecture (DSA) for High Capacity Systems</AwardTitle>
<AwardEffectiveDate>10/01/2002</AwardEffectiveDate>
<AwardExpirationDate>09/30/2005</AwardExpirationDate>
<AwardAmount>609805</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Timothy M. Pinkston</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Conventional computer architecture has been based on and dominated by the&lt;br/&gt;capacity poor systems we were forced to build 20 and 50 years ago.  For&lt;br/&gt;over three decades, the Instruction Set Architecture (ISA) has formed the&lt;br/&gt;basic architectural abstraction for scalability.  As wonderful as the ISA&lt;br/&gt;abstraction has been, its range of utility is coming to an end.  Our&lt;br/&gt;systems have grown orders of magnitude in size and speed, and many of the&lt;br/&gt;simplifying assumptions which underly the ISA are limiting forward&lt;br/&gt;scalability rather than enabling them.  This effort explores a&lt;br/&gt;reformulation of our basic assumptions and machine abstractions to&lt;br/&gt;accommodate the large capacity computing systems we can now build.  Whereas&lt;br/&gt;the sequence of primitive instructions was the core fixed point in ISA&lt;br/&gt;model, this effort proposes stream-connected graphs as the model fixed&lt;br/&gt;point for these Decentralized Streaming Architectures (DSA).  This way&lt;br/&gt;communication is abstracted directly in the architecture facilitating&lt;br/&gt;parallelism and optimization for physical locality.  DSA will give us a&lt;br/&gt;single, unifying system model for future computing systems which scales&lt;br/&gt;from modest, single-chip, single-processor systems, to multiprocessor ICs,&lt;br/&gt;to a wide range of heterogeneous System-on-a-Chip designs, to large-scale,&lt;br/&gt;heterogeneous, multi-component systems that evolve over decade long&lt;br/&gt;lifecycles.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/29/2002</MinAmdLetterDate>
<MaxAmdLetterDate>07/29/2002</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0205471</AwardID>
<Investigator>
<FirstName>John</FirstName>
<LastName>Wawrzynek</LastName>
<EmailAddress/>
<StartDate>07/29/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Thomas</FirstName>
<LastName>Knight</LastName>
<EmailAddress>tk@ai.mit.edu</EmailAddress>
<StartDate>07/29/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Andre</FirstName>
<LastName>DeHon</LastName>
<EmailAddress>andre@seas.upenn.edu</EmailAddress>
<StartDate>07/29/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>California Institute of Technology</Name>
<CityName>PASADENA</CityName>
<ZipCode>911250600</ZipCode>
<PhoneNumber>6263956219</PhoneNumber>
<StreetAddress>1200 E California Blvd</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<ProgramElement>
<Code>1687</Code>
<Text>ITR MEDIUM (GROUP) GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
