AMD_CG_SUPPORT_IH_CG,VAR_0
DBUS_MUX_CLK_SOFT_OVERRIDE,VAR_1
DYN_CLK_SOFT_OVERRIDE,VAR_2
IH_CLK_CTRL,VAR_3
LIMIT_SMN_CLK_SOFT_OVERRIDE,VAR_4
OSSSYS,VAR_5
OSSSYS_SHARE_CLK_SOFT_OVERRIDE,VAR_6
REG_CLK_SOFT_OVERRIDE,VAR_7
REG_SET_FIELD,FUNC_0
RREG32_SOC15,FUNC_1
WREG32_SOC15,FUNC_2
mmIH_CLK_CTRL,VAR_8
navi10_ih_update_clockgating_state,FUNC_3
adev,VAR_9
enable,VAR_10
data,VAR_11
def,VAR_12
field_val,VAR_13
