
Project_23_03_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089ec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  08008bbc  08008bbc  00018bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e00  08008e00  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08008e00  08008e00  00018e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e08  08008e08  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e08  08008e08  00018e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e0c  08008e0c  00018e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08008e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200000a8  08008eb8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08008eb8  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e46d  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002193  00000000  00000000  0002e545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  000306d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b20  00000000  00000000  00031278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022dfd  00000000  00000000  00031d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010aef  00000000  00000000  00054b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccc8d  00000000  00000000  00065684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00132311  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037e0  00000000  00000000  00132364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ba4 	.word	0x08008ba4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	08008ba4 	.word	0x08008ba4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

/* @brief  Retargets the C library printf function to the USART. */
PUTCHAR_PROTOTYPE {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80005bc:	1d39      	adds	r1, r7, #4
 80005be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005c2:	2201      	movs	r2, #1
 80005c4:	4803      	ldr	r0, [pc, #12]	; (80005d4 <__io_putchar+0x20>)
 80005c6:	f006 f882 	bl	80066ce <HAL_UART_Transmit>
  return ch;
 80005ca:	687b      	ldr	r3, [r7, #4]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200000c4 	.word	0x200000c4

080005d8 <main>:

/* bit flag */
uint8_t bitFlag = 0;

int main(void)
{
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	b08d      	sub	sp, #52	; 0x34
 80005dc:	af08      	add	r7, sp, #32
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f002 fb77 	bl	8002cd0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f999 	bl	8000918 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f000 fa55 	bl	8000a94 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ea:	f000 fa33 	bl	8000a54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005ee:	f000 fa01 	bl	80009f4 <MX_USART2_UART_Init>

  /*##-1- Configure the I2C peripheral ######################################*/
  I2cHandle.Instance             = I2Cx;
 80005f2:	4b86      	ldr	r3, [pc, #536]	; (800080c <main+0x234>)
 80005f4:	4a86      	ldr	r2, [pc, #536]	; (8000810 <main+0x238>)
 80005f6:	601a      	str	r2, [r3, #0]
  I2cHandle.Init.AddressingMode  = I2C_ADDRESSINGMODE_10BIT;
 80005f8:	4b84      	ldr	r3, [pc, #528]	; (800080c <main+0x234>)
 80005fa:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80005fe:	611a      	str	r2, [r3, #16]
  I2cHandle.Init.ClockSpeed      = 400000;
 8000600:	4b82      	ldr	r3, [pc, #520]	; (800080c <main+0x234>)
 8000602:	4a84      	ldr	r2, [pc, #528]	; (8000814 <main+0x23c>)
 8000604:	605a      	str	r2, [r3, #4]
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000606:	4b81      	ldr	r3, [pc, #516]	; (800080c <main+0x234>)
 8000608:	2200      	movs	r2, #0
 800060a:	615a      	str	r2, [r3, #20]
  I2cHandle.Init.DutyCycle       = I2C_DUTYCYCLE_16_9;
 800060c:	4b7f      	ldr	r3, [pc, #508]	; (800080c <main+0x234>)
 800060e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000612:	609a      	str	r2, [r3, #8]
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000614:	4b7d      	ldr	r3, [pc, #500]	; (800080c <main+0x234>)
 8000616:	2200      	movs	r2, #0
 8000618:	61da      	str	r2, [r3, #28]
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 800061a:	4b7c      	ldr	r3, [pc, #496]	; (800080c <main+0x234>)
 800061c:	2200      	movs	r2, #0
 800061e:	621a      	str	r2, [r3, #32]
  I2cHandle.Init.OwnAddress1     = I2C_ADDRESS;
 8000620:	4b7a      	ldr	r3, [pc, #488]	; (800080c <main+0x234>)
 8000622:	f240 320f 	movw	r2, #783	; 0x30f
 8000626:	60da      	str	r2, [r3, #12]
  I2cHandle.Init.OwnAddress2     = 0xFE;
 8000628:	4b78      	ldr	r3, [pc, #480]	; (800080c <main+0x234>)
 800062a:	22fe      	movs	r2, #254	; 0xfe
 800062c:	619a      	str	r2, [r3, #24]

  if(HAL_I2C_Init(&I2cHandle) != HAL_OK){ Error_Handler(); }
 800062e:	4877      	ldr	r0, [pc, #476]	; (800080c <main+0x234>)
 8000630:	f003 face 	bl	8003bd0 <HAL_I2C_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <main+0x66>
 800063a:	f000 fc5d 	bl	8000ef8 <Error_Handler>

  serial_init();
 800063e:	f000 fc6f 	bl	8000f20 <serial_init>
  #ifdef MASTER_BOARD
  	  printf("Init OK\r\n");
 8000642:	4875      	ldr	r0, [pc, #468]	; (8000818 <main+0x240>)
 8000644:	f007 fb30 	bl	8007ca8 <puts>


  /****************** MAIN **********************/
  while (1) {
	  /*Perintah untuk kirim data ke UART*/
  	  if (bitFlag & BFLAG_UART_RCV) {
 8000648:	4b74      	ldr	r3, [pc, #464]	; (800081c <main+0x244>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	2b00      	cmp	r3, #0
 8000652:	d016      	beq.n	8000682 <main+0xaa>
  		  uartProcessing (u8arr_uartEvent, u16_lenCnt - 2); // remove \r & \n
 8000654:	4b72      	ldr	r3, [pc, #456]	; (8000820 <main+0x248>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	3b02      	subs	r3, #2
 800065a:	b29b      	uxth	r3, r3
 800065c:	4619      	mov	r1, r3
 800065e:	4871      	ldr	r0, [pc, #452]	; (8000824 <main+0x24c>)
 8000660:	f000 fba2 	bl	8000da8 <uartProcessing>
  		  memset(u8arr_uartEvent, 0, UART_BUF_SZ);
 8000664:	2240      	movs	r2, #64	; 0x40
 8000666:	2100      	movs	r1, #0
 8000668:	486e      	ldr	r0, [pc, #440]	; (8000824 <main+0x24c>)
 800066a:	f007 fa8f 	bl	8007b8c <memset>
  		  u16_lenCnt = 0;
 800066e:	4b6c      	ldr	r3, [pc, #432]	; (8000820 <main+0x248>)
 8000670:	2200      	movs	r2, #0
 8000672:	801a      	strh	r2, [r3, #0]

  		  /* Reset bit 0 bitflag */
  		  bitFlag 	&= ~BFLAG_UART_RCV;
 8000674:	4b69      	ldr	r3, [pc, #420]	; (800081c <main+0x244>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	f023 0301 	bic.w	r3, r3, #1
 800067c:	b2da      	uxtb	r2, r3
 800067e:	4b67      	ldr	r3, [pc, #412]	; (800081c <main+0x244>)
 8000680:	701a      	strb	r2, [r3, #0]
  	  }

  	  /* Perintah untuk WRITE atau sending I2C */
  	  if (bitFlag & BFLAG_I2C_WR) {
 8000682:	4b66      	ldr	r3, [pc, #408]	; (800081c <main+0x244>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	f003 0308 	and.w	r3, r3, #8
 800068a:	2b00      	cmp	r3, #0
 800068c:	d025      	beq.n	80006da <main+0x102>
	  	  #ifdef MASTER_BOARD
			  printf("Master I2C Sending... \r\n");
 800068e:	4866      	ldr	r0, [pc, #408]	; (8000828 <main+0x250>)
 8000690:	f007 fb0a 	bl	8007ca8 <puts>

			  do
			  {
				  /*##-2- Proses transmission START #####################################*/
				  if(HAL_I2C_Master_Transmit_IT(&I2cHandle, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxBuffer, TXBUFFERSIZE)!= HAL_OK)
 8000694:	2364      	movs	r3, #100	; 0x64
 8000696:	4a65      	ldr	r2, [pc, #404]	; (800082c <main+0x254>)
 8000698:	f240 310f 	movw	r1, #783	; 0x30f
 800069c:	485b      	ldr	r0, [pc, #364]	; (800080c <main+0x234>)
 800069e:	f003 fbdb 	bl	8003e58 <HAL_I2C_Master_Transmit_IT>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <main+0xd4>
				  	  {Error_Handler();
 80006a8:	f000 fc26 	bl	8000ef8 <Error_Handler>
				  }

				  /*##-3- Menunggu transfer data selesai ###################################*/
				  while (HAL_I2C_GetState(&I2cHandle) != HAL_I2C_STATE_READY)
 80006ac:	bf00      	nop
 80006ae:	4857      	ldr	r0, [pc, #348]	; (800080c <main+0x234>)
 80006b0:	f003 ff84 	bl	80045bc <HAL_I2C_GetState>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b20      	cmp	r3, #32
 80006b8:	d1f9      	bne.n	80006ae <main+0xd6>
				  {}
				  printf("Sending Success!!\r\n\n");
 80006ba:	485d      	ldr	r0, [pc, #372]	; (8000830 <main+0x258>)
 80006bc:	f007 faf4 	bl	8007ca8 <puts>
			  } while(HAL_I2C_GetError(&I2cHandle) == HAL_I2C_ERROR_AF);
 80006c0:	4852      	ldr	r0, [pc, #328]	; (800080c <main+0x234>)
 80006c2:	f003 ff89 	bl	80045d8 <HAL_I2C_GetError>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d0e3      	beq.n	8000694 <main+0xbc>

			  /* Reset bit 2 bitflag */
			  bitFlag 	&= ~BFLAG_I2C_WR;
 80006cc:	4b53      	ldr	r3, [pc, #332]	; (800081c <main+0x244>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	f023 0308 	bic.w	r3, r3, #8
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	4b51      	ldr	r3, [pc, #324]	; (800081c <main+0x244>)
 80006d8:	701a      	strb	r2, [r3, #0]
	  	  #endif
  	 }

  	/* Perintah untuk Compare buffer dan READ dari I2C */
  	 if (bitFlag & BFLAG_I2C_RD1)
 80006da:	4b50      	ldr	r3, [pc, #320]	; (800081c <main+0x244>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d03b      	beq.n	800075e <main+0x186>
  	 {
  		 #ifdef MASTER_BOARD

  		 	 /*##-4- I2C periperal siap menerima data ############################*/
  			  do {
  				  printf("Master I2C Receiving... \r\n");
 80006e6:	4853      	ldr	r0, [pc, #332]	; (8000834 <main+0x25c>)
 80006e8:	f007 fade 	bl	8007ca8 <puts>

  				  if(HAL_I2C_Master_Receive_IT(&I2cHandle, (uint16_t)I2C_ADDRESS, (uint8_t *)aRxBuffer, RXBUFFERSIZE) != HAL_OK) {Error_Handler();}
 80006ec:	2364      	movs	r3, #100	; 0x64
 80006ee:	4a52      	ldr	r2, [pc, #328]	; (8000838 <main+0x260>)
 80006f0:	f240 310f 	movw	r1, #783	; 0x30f
 80006f4:	4845      	ldr	r0, [pc, #276]	; (800080c <main+0x234>)
 80006f6:	f003 fc55 	bl	8003fa4 <HAL_I2C_Master_Receive_IT>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <main+0x12c>
 8000700:	f000 fbfa 	bl	8000ef8 <Error_Handler>

  				  //printf("I2C RX-Master: %s \r\n\n", (char*)aRxBuffer);

  				  /* Saat Acknowledge failure (Slave tidak mengakui alamatnya) Master memulai ulang komunikasi */
  			  } while (HAL_I2C_GetError(&I2cHandle) == HAL_I2C_ERROR_AF);
 8000704:	4841      	ldr	r0, [pc, #260]	; (800080c <main+0x234>)
 8000706:	f003 ff67 	bl	80045d8 <HAL_I2C_GetError>
 800070a:	4603      	mov	r3, r0
 800070c:	2b04      	cmp	r3, #4
 800070e:	d0ea      	beq.n	80006e6 <main+0x10e>

  			  /*##-5- Menunggu akhir transfer ###################################*/
  			  while (HAL_I2C_GetState(&I2cHandle) != HAL_I2C_STATE_READY){}
 8000710:	bf00      	nop
 8000712:	483e      	ldr	r0, [pc, #248]	; (800080c <main+0x234>)
 8000714:	f003 ff52 	bl	80045bc <HAL_I2C_GetState>
 8000718:	4603      	mov	r3, r0
 800071a:	2b20      	cmp	r3, #32
 800071c:	d1f9      	bne.n	8000712 <main+0x13a>
  			  printf("Master I2C Receive Success\r\n\n");
 800071e:	4847      	ldr	r0, [pc, #284]	; (800083c <main+0x264>)
 8000720:	f007 fac2 	bl	8007ca8 <puts>

  			  /*##-6- Compare the sent and received buffers ##############################*/
  			  if(Buffercmp((uint8_t*)aTxBuffer,(uint8_t*)aRxBuffer, RXBUFFERSIZE)){
 8000724:	2264      	movs	r2, #100	; 0x64
 8000726:	4944      	ldr	r1, [pc, #272]	; (8000838 <main+0x260>)
 8000728:	4840      	ldr	r0, [pc, #256]	; (800082c <main+0x254>)
 800072a:	f000 f8c5 	bl	80008b8 <Buffercmp>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d003      	beq.n	800073c <main+0x164>
  				 printf("Buffer compare Fail!!!\r\n\n");
 8000734:	4842      	ldr	r0, [pc, #264]	; (8000840 <main+0x268>)
 8000736:	f007 fab7 	bl	8007ca8 <puts>
 800073a:	e002      	b.n	8000742 <main+0x16a>
  			  }
  			  else {
  				 printf("Buffer compare Success!!!\r\n\n");
 800073c:	4841      	ldr	r0, [pc, #260]	; (8000844 <main+0x26c>)
 800073e:	f007 fab3 	bl	8007ca8 <puts>
  			  }

  			 /* Reset bit 1 bitflag */
  			 bitFlag    |= BFLAG_I2C_RD0;
 8000742:	4b36      	ldr	r3, [pc, #216]	; (800081c <main+0x244>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	f043 0302 	orr.w	r3, r3, #2
 800074a:	b2da      	uxtb	r2, r3
 800074c:	4b33      	ldr	r3, [pc, #204]	; (800081c <main+0x244>)
 800074e:	701a      	strb	r2, [r3, #0]
			 bitFlag 	&= ~BFLAG_I2C_RD1;
 8000750:	4b32      	ldr	r3, [pc, #200]	; (800081c <main+0x244>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	f023 0304 	bic.w	r3, r3, #4
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b30      	ldr	r3, [pc, #192]	; (800081c <main+0x244>)
 800075c:	701a      	strb	r2, [r3, #0]
		 #endif
	 }
  	 if (bitFlag & BFLAG_I2C_RD0)
 800075e:	4b2f      	ldr	r3, [pc, #188]	; (800081c <main+0x244>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	f003 0302 	and.w	r3, r3, #2
 8000766:	2b00      	cmp	r3, #0
 8000768:	f43f af6e 	beq.w	8000648 <main+0x70>
  	 {
  	  	 #ifdef MASTER_BOARD

  	  		 printf("TX integer: %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld\r\n",
 800076c:	4b2f      	ldr	r3, [pc, #188]	; (800082c <main+0x254>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	4b2e      	ldr	r3, [pc, #184]	; (800082c <main+0x254>)
 8000774:	685a      	ldr	r2, [r3, #4]
 8000776:	60ba      	str	r2, [r7, #8]
 8000778:	4b2c      	ldr	r3, [pc, #176]	; (800082c <main+0x254>)
 800077a:	6898      	ldr	r0, [r3, #8]
 800077c:	6078      	str	r0, [r7, #4]
 800077e:	4b2b      	ldr	r3, [pc, #172]	; (800082c <main+0x254>)
 8000780:	68db      	ldr	r3, [r3, #12]
 8000782:	4a2a      	ldr	r2, [pc, #168]	; (800082c <main+0x254>)
 8000784:	6912      	ldr	r2, [r2, #16]
 8000786:	4929      	ldr	r1, [pc, #164]	; (800082c <main+0x254>)
 8000788:	6949      	ldr	r1, [r1, #20]
 800078a:	4828      	ldr	r0, [pc, #160]	; (800082c <main+0x254>)
 800078c:	6980      	ldr	r0, [r0, #24]
 800078e:	4c27      	ldr	r4, [pc, #156]	; (800082c <main+0x254>)
 8000790:	69e4      	ldr	r4, [r4, #28]
 8000792:	4d26      	ldr	r5, [pc, #152]	; (800082c <main+0x254>)
 8000794:	6a2d      	ldr	r5, [r5, #32]
 8000796:	4e25      	ldr	r6, [pc, #148]	; (800082c <main+0x254>)
 8000798:	6a76      	ldr	r6, [r6, #36]	; 0x24
 800079a:	9606      	str	r6, [sp, #24]
 800079c:	9505      	str	r5, [sp, #20]
 800079e:	9404      	str	r4, [sp, #16]
 80007a0:	9003      	str	r0, [sp, #12]
 80007a2:	9102      	str	r1, [sp, #8]
 80007a4:	9201      	str	r2, [sp, #4]
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	68f9      	ldr	r1, [r7, #12]
 80007ae:	4826      	ldr	r0, [pc, #152]	; (8000848 <main+0x270>)
 80007b0:	f007 f9f4 	bl	8007b9c <iprintf>
  	  				 aTxBuffer[0], aTxBuffer[1], aTxBuffer[2],
					 aTxBuffer[3], aTxBuffer[4], aTxBuffer[5],
					 aTxBuffer[6], aTxBuffer[7], aTxBuffer[8], aTxBuffer[9]);
  	  		printf("RX integer: %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld; %ld\r\n",
 80007b4:	4b20      	ldr	r3, [pc, #128]	; (8000838 <main+0x260>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	4b1f      	ldr	r3, [pc, #124]	; (8000838 <main+0x260>)
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	60ba      	str	r2, [r7, #8]
 80007c0:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <main+0x260>)
 80007c2:	6898      	ldr	r0, [r3, #8]
 80007c4:	6078      	str	r0, [r7, #4]
 80007c6:	4b1c      	ldr	r3, [pc, #112]	; (8000838 <main+0x260>)
 80007c8:	68db      	ldr	r3, [r3, #12]
 80007ca:	4a1b      	ldr	r2, [pc, #108]	; (8000838 <main+0x260>)
 80007cc:	6912      	ldr	r2, [r2, #16]
 80007ce:	491a      	ldr	r1, [pc, #104]	; (8000838 <main+0x260>)
 80007d0:	6949      	ldr	r1, [r1, #20]
 80007d2:	4819      	ldr	r0, [pc, #100]	; (8000838 <main+0x260>)
 80007d4:	6980      	ldr	r0, [r0, #24]
 80007d6:	4c18      	ldr	r4, [pc, #96]	; (8000838 <main+0x260>)
 80007d8:	69e4      	ldr	r4, [r4, #28]
 80007da:	4d17      	ldr	r5, [pc, #92]	; (8000838 <main+0x260>)
 80007dc:	6a2d      	ldr	r5, [r5, #32]
 80007de:	4e16      	ldr	r6, [pc, #88]	; (8000838 <main+0x260>)
 80007e0:	6a76      	ldr	r6, [r6, #36]	; 0x24
 80007e2:	9606      	str	r6, [sp, #24]
 80007e4:	9505      	str	r5, [sp, #20]
 80007e6:	9404      	str	r4, [sp, #16]
 80007e8:	9003      	str	r0, [sp, #12]
 80007ea:	9102      	str	r1, [sp, #8]
 80007ec:	9201      	str	r2, [sp, #4]
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	68ba      	ldr	r2, [r7, #8]
 80007f4:	68f9      	ldr	r1, [r7, #12]
 80007f6:	4815      	ldr	r0, [pc, #84]	; (800084c <main+0x274>)
 80007f8:	f007 f9d0 	bl	8007b9c <iprintf>
					 aRxBuffer[0], aRxBuffer[1], aRxBuffer[2],
					 aRxBuffer[3], aRxBuffer[4], aRxBuffer[5],
					 aRxBuffer[6], aRxBuffer[7], aRxBuffer[8], aRxBuffer[9]);

  	  		 /* Reset bit 1 bitflag */
  			 bitFlag 	&= ~BFLAG_I2C_RD0;
 80007fc:	4b07      	ldr	r3, [pc, #28]	; (800081c <main+0x244>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	f023 0302 	bic.w	r3, r3, #2
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b05      	ldr	r3, [pc, #20]	; (800081c <main+0x244>)
 8000808:	701a      	strb	r2, [r3, #0]
  	  if (bitFlag & BFLAG_UART_RCV) {
 800080a:	e71d      	b.n	8000648 <main+0x70>
 800080c:	20000168 	.word	0x20000168
 8000810:	40005400 	.word	0x40005400
 8000814:	00061a80 	.word	0x00061a80
 8000818:	08008bbc 	.word	0x08008bbc
 800081c:	20000268 	.word	0x20000268
 8000820:	20000266 	.word	0x20000266
 8000824:	20000224 	.word	0x20000224
 8000828:	08008bc8 	.word	0x08008bc8
 800082c:	20000000 	.word	0x20000000
 8000830:	08008be0 	.word	0x08008be0
 8000834:	08008bf4 	.word	0x08008bf4
 8000838:	200001bc 	.word	0x200001bc
 800083c:	08008c10 	.word	0x08008c10
 8000840:	08008c30 	.word	0x08008c30
 8000844:	08008c4c 	.word	0x08008c4c
 8000848:	08008c68 	.word	0x08008c68
 800084c:	08008ca8 	.word	0x08008ca8

08000850 <HAL_I2C_MasterTxCpltCallback>:
  * @param  I2cHandle: I2C handle
  * @note	Turn LED2 on: Jika kirim data berhasil
  ***********************************************************************************/
#ifdef MASTER_BOARD
//Untuk MASTER BOARD
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *I2cHandle){
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000858:	2201      	movs	r2, #1
 800085a:	2120      	movs	r1, #32
 800085c:	4803      	ldr	r0, [pc, #12]	; (800086c <HAL_I2C_MasterTxCpltCallback+0x1c>)
 800085e:	f003 f983 	bl	8003b68 <HAL_GPIO_WritePin>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40020000 	.word	0x40020000

08000870 <HAL_I2C_MasterRxCpltCallback>:
  * @param  I2cHandle: I2C handle
  * @note	Turn LED2 on: Jika menerima data berhasil
  ************************************************************************************/
#ifdef MASTER_BOARD
// MASTER BOARD
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *I2cHandle) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	2120      	movs	r1, #32
 800087c:	4803      	ldr	r0, [pc, #12]	; (800088c <HAL_I2C_MasterRxCpltCallback+0x1c>)
 800087e:	f003 f973 	bl	8003b68 <HAL_GPIO_WritePin>
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40020000 	.word	0x40020000

08000890 <HAL_I2C_ErrorCallback>:



/* @brief  I2C error callbacks
   @param  I2cHandle: I2C handle */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle){
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	printf("\r\nI2C ERROR \r\n\n");
 8000898:	4805      	ldr	r0, [pc, #20]	; (80008b0 <HAL_I2C_ErrorCallback+0x20>)
 800089a:	f007 fa05 	bl	8007ca8 <puts>
	while(1) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800089e:	2120      	movs	r1, #32
 80008a0:	4804      	ldr	r0, [pc, #16]	; (80008b4 <HAL_I2C_ErrorCallback+0x24>)
 80008a2:	f003 f97a 	bl	8003b9a <HAL_GPIO_TogglePin>
		HAL_Delay(20);
 80008a6:	2014      	movs	r0, #20
 80008a8:	f002 fa84 	bl	8002db4 <HAL_Delay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008ac:	e7f7      	b.n	800089e <HAL_I2C_ErrorCallback+0xe>
 80008ae:	bf00      	nop
 80008b0:	08008ce8 	.word	0x08008ce8
 80008b4:	40020000 	.word	0x40020000

080008b8 <Buffercmp>:
  * @param  pBuffer1, pBuffer2: buffers to be compared.
  * @param  BufferLength: buffer's length
  * @retval 0  : pBuffer1 identical to pBuffer2
  *         >0 : pBuffer1 differs from pBuffer2
  */
static uint16_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	4613      	mov	r3, r2
 80008c4:	80fb      	strh	r3, [r7, #6]
	printf("Compare prosess...\r\n");
 80008c6:	4811      	ldr	r0, [pc, #68]	; (800090c <Buffercmp+0x54>)
 80008c8:	f007 f9ee 	bl	8007ca8 <puts>
	while (BufferLength--){
 80008cc:	e010      	b.n	80008f0 <Buffercmp+0x38>
		if ((*pBuffer1) != *pBuffer2){
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	781a      	ldrb	r2, [r3, #0]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d004      	beq.n	80008e4 <Buffercmp+0x2c>
			printf("Buffer different!!!\r\n");
 80008da:	480d      	ldr	r0, [pc, #52]	; (8000910 <Buffercmp+0x58>)
 80008dc:	f007 f9e4 	bl	8007ca8 <puts>
			return BufferLength;
 80008e0:	88fb      	ldrh	r3, [r7, #6]
 80008e2:	e00e      	b.n	8000902 <Buffercmp+0x4a>
		}
		pBuffer1++;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	3301      	adds	r3, #1
 80008e8:	60fb      	str	r3, [r7, #12]
		pBuffer2++;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	3301      	adds	r3, #1
 80008ee:	60bb      	str	r3, [r7, #8]
	while (BufferLength--){
 80008f0:	88fb      	ldrh	r3, [r7, #6]
 80008f2:	1e5a      	subs	r2, r3, #1
 80008f4:	80fa      	strh	r2, [r7, #6]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1e9      	bne.n	80008ce <Buffercmp+0x16>
	}
	printf("Buffer same!!!\r\n");
 80008fa:	4806      	ldr	r0, [pc, #24]	; (8000914 <Buffercmp+0x5c>)
 80008fc:	f007 f9d4 	bl	8007ca8 <puts>
	return 0;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	08008cf8 	.word	0x08008cf8
 8000910:	08008d0c 	.word	0x08008d0c
 8000914:	08008d24 	.word	0x08008d24

08000918 <SystemClock_Config>:

/* @brief System Clock Configuration */
void SystemClock_Config(void) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	; 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	2234      	movs	r2, #52	; 0x34
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f007 f930 	bl	8007b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage */
  __HAL_RCC_PWR_CLK_ENABLE();
 800093c:	2300      	movs	r3, #0
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <SystemClock_Config+0xd4>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000944:	4a29      	ldr	r2, [pc, #164]	; (80009ec <SystemClock_Config+0xd4>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	; 0x40
 800094c:	4b27      	ldr	r3, [pc, #156]	; (80009ec <SystemClock_Config+0xd4>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000958:	2300      	movs	r3, #0
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	4b24      	ldr	r3, [pc, #144]	; (80009f0 <SystemClock_Config+0xd8>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000964:	4a22      	ldr	r2, [pc, #136]	; (80009f0 <SystemClock_Config+0xd8>)
 8000966:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800096a:	6013      	str	r3, [r2, #0]
 800096c:	4b20      	ldr	r3, [pc, #128]	; (80009f0 <SystemClock_Config+0xd8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.*/
  RCC_OscInitStruct.OscillatorType 		= RCC_OSCILLATORTYPE_HSI;
 8000978:	2302      	movs	r3, #2
 800097a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState 			= RCC_HSI_ON;
 800097c:	2301      	movs	r3, #1
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000980:	2310      	movs	r3, #16
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState 		= RCC_PLL_ON;
 8000984:	2302      	movs	r3, #2
 8000986:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource 		= RCC_PLLSOURCE_HSI;
 8000988:	2300      	movs	r3, #0
 800098a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM 			= 16;
 800098c:	2310      	movs	r3, #16
 800098e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN 			= 336;
 8000990:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000994:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP 			= RCC_PLLP_DIV4;
 8000996:	2304      	movs	r3, #4
 8000998:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ 			= 2;
 800099a:	2302      	movs	r3, #2
 800099c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR 			= 2;
 800099e:	2302      	movs	r3, #2
 80009a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4618      	mov	r0, r3
 80009a8:	f005 fba6 	bl	80060f8 <HAL_RCC_OscConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80009b2:	f000 faa1 	bl	8000ef8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b6:	230f      	movs	r3, #15
 80009b8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ba:	2302      	movs	r3, #2
 80009bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK){
 80009cc:	f107 0308 	add.w	r3, r7, #8
 80009d0:	2105      	movs	r1, #5
 80009d2:	4618      	mov	r0, r3
 80009d4:	f005 f846 	bl	8005a64 <HAL_RCC_ClockConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xca>
    Error_Handler();
 80009de:	f000 fa8b 	bl	8000ef8 <Error_Handler>
  }
}
 80009e2:	bf00      	nop
 80009e4:	3750      	adds	r7, #80	; 0x50
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40007000 	.word	0x40007000

080009f4 <MX_USART2_UART_Init>:

/* @brief USART2 Initialization Function*/
static void MX_USART2_UART_Init(void) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  huart2.Instance 			= USART2;
 80009f8:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 80009fa:	4a14      	ldr	r2, [pc, #80]	; (8000a4c <MX_USART2_UART_Init+0x58>)
 80009fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate 		= 115200;
 80009fe:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength 	= UART_WORDLENGTH_8B;
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits 		= UART_STOPBITS_1;
 8000a0c:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity 		= UART_PARITY_NONE;
 8000a12:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode 			= UART_MODE_TX_RX;
 8000a18:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl 	= UART_HWCONTROL_NONE;
 8000a1e:	4b0a      	ldr	r3, [pc, #40]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart2) != HAL_OK){
 8000a2a:	4807      	ldr	r0, [pc, #28]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a2c:	f005 fe02 	bl	8006634 <HAL_UART_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8000a36:	f000 fa5f 	bl	8000ef8 <Error_Handler>
  }

  #ifdef RX_EVENT_CB
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, u8arr_eventBuff, UART_BUF_SZ);
 8000a3a:	2240      	movs	r2, #64	; 0x40
 8000a3c:	4904      	ldr	r1, [pc, #16]	; (8000a50 <MX_USART2_UART_Init+0x5c>)
 8000a3e:	4802      	ldr	r0, [pc, #8]	; (8000a48 <MX_USART2_UART_Init+0x54>)
 8000a40:	f005 ff07 	bl	8006852 <HAL_UARTEx_ReceiveToIdle_DMA>
  #else
	serial_init();
  #endif
}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	200000c4 	.word	0x200000c4
 8000a4c:	40004400 	.word	0x40004400
 8000a50:	200001e4 	.word	0x200001e4

08000a54 <MX_DMA_Init>:


static void MX_DMA_Init(void) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MX_DMA_Init+0x3c>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a0b      	ldr	r2, [pc, #44]	; (8000a90 <MX_DMA_Init+0x3c>)
 8000a64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <MX_DMA_Init+0x3c>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2100      	movs	r1, #0
 8000a7a:	2010      	movs	r0, #16
 8000a7c:	f002 fa99 	bl	8002fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000a80:	2010      	movs	r0, #16
 8000a82:	f002 fab2 	bl	8002fea <HAL_NVIC_EnableIRQ>
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40023800 	.word	0x40023800

08000a94 <MX_GPIO_Init>:

/* @brief GPIO Initialization Function*/
static void MX_GPIO_Init(void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08a      	sub	sp, #40	; 0x28
 8000a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
 8000aa8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	4b2d      	ldr	r3, [pc, #180]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a2c      	ldr	r2, [pc, #176]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000ab4:	f043 0304 	orr.w	r3, r3, #4
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b2a      	ldr	r3, [pc, #168]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	4b26      	ldr	r3, [pc, #152]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	4a25      	ldr	r2, [pc, #148]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	4b23      	ldr	r3, [pc, #140]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a1e      	ldr	r2, [pc, #120]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b1c      	ldr	r3, [pc, #112]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a17      	ldr	r2, [pc, #92]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <MX_GPIO_Init+0xd0>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	4812      	ldr	r0, [pc, #72]	; (8000b68 <MX_GPIO_Init+0xd4>)
 8000b20:	f003 f822 	bl	8003b68 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin 		= B1_Pin;
 8000b24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8000b2a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480c      	ldr	r0, [pc, #48]	; (8000b6c <MX_GPIO_Init+0xd8>)
 8000b3c:	f002 fe80 	bl	8003840 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin 		= LD2_Pin;
 8000b40:	2320      	movs	r3, #32
 8000b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_PP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed 	= GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4619      	mov	r1, r3
 8000b56:	4804      	ldr	r0, [pc, #16]	; (8000b68 <MX_GPIO_Init+0xd4>)
 8000b58:	f002 fe72 	bl	8003840 <HAL_GPIO_Init>
}
 8000b5c:	bf00      	nop
 8000b5e:	3728      	adds	r7, #40	; 0x28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40020000 	.word	0x40020000
 8000b6c:	40020800 	.word	0x40020800

08000b70 <tinysh_dec>:

/*********************************************************************
 * @name	: tinysh_dec
 * @brief	: string to decimal conversion (up to 15 chars).
 *********************************************************************/
long tinysh_dec(char *s) {
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  unsigned long res=0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  uint8_t index = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	72fb      	strb	r3, [r7, #11]
  int8_t min	= 1;			//Penanda masukan - atau +
 8000b80:	2301      	movs	r3, #1
 8000b82:	72bb      	strb	r3, [r7, #10]

  while(*s) {
 8000b84:	e031      	b.n	8000bea <tinysh_dec+0x7a>
	  res*=10;					//berfungsi menjadikan result kelipatan pangkat 10 (menjadikan puluhan)
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	4413      	add	r3, r2
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	60fb      	str	r3, [r7, #12]

	  if((*s == '-')&&(index == 0))			// jika inputan negatif
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b2d      	cmp	r3, #45	; 0x2d
 8000b98:	d105      	bne.n	8000ba6 <tinysh_dec+0x36>
 8000b9a:	7afb      	ldrb	r3, [r7, #11]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <tinysh_dec+0x36>
		  min = -1;
 8000ba0:	23ff      	movs	r3, #255	; 0xff
 8000ba2:	72bb      	strb	r3, [r7, #10]
 8000ba4:	e018      	b.n	8000bd8 <tinysh_dec+0x68>
	  else if((*s == '0')&&(index == 0))	// jika inputan 0
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b30      	cmp	r3, #48	; 0x30
 8000bac:	d105      	bne.n	8000bba <tinysh_dec+0x4a>
 8000bae:	7afb      	ldrb	r3, [r7, #11]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <tinysh_dec+0x4a>
		  res = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	e00e      	b.n	8000bd8 <tinysh_dec+0x68>
	  else if(*s>='0' && *s<='9')			// jika inputan normal
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b2f      	cmp	r3, #47	; 0x2f
 8000bc0:	d919      	bls.n	8000bf6 <tinysh_dec+0x86>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b39      	cmp	r3, #57	; 0x39
 8000bc8:	d815      	bhi.n	8000bf6 <tinysh_dec+0x86>
		  res+=*s-'0';			//bagian ini berfungsi mengurangi ascii inputna dengan ascii 0 sehingga didapat nilai integer sesungguhnya
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	3b30      	subs	r3, #48	; 0x30
 8000bd6:	60fb      	str	r3, [r7, #12]
	  else
		  break;

	  s++;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	607b      	str	r3, [r7, #4]
	  index++;
 8000bde:	7afb      	ldrb	r3, [r7, #11]
 8000be0:	3301      	adds	r3, #1
 8000be2:	72fb      	strb	r3, [r7, #11]

	  if(index > 15)
 8000be4:	7afb      	ldrb	r3, [r7, #11]
 8000be6:	2b0f      	cmp	r3, #15
 8000be8:	d804      	bhi.n	8000bf4 <tinysh_dec+0x84>
  while(*s) {
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1c9      	bne.n	8000b86 <tinysh_dec+0x16>
 8000bf2:	e000      	b.n	8000bf6 <tinysh_dec+0x86>
	  {
		 break;
 8000bf4:	bf00      	nop
	  }
  }

  return (res * min);
 8000bf6:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	fb02 f303 	mul.w	r3, r2, r3
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <vShell_cmdParse>:

/********************************************************
 * 	Parsing incoming message						   	*
 ********************************************************/
static void vShell_cmdParse(char *input) {
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b08d      	sub	sp, #52	; 0x34
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	for(uint8_t u8_idx = 0; u8_idx < CFG_HEADER_NUM; u8_idx++) {
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000c1a:	e0b5      	b.n	8000d88 <vShell_cmdParse+0x17c>
		if(!memcmp(input,(char*)&str_cfg_header[u8_idx][0], CFG_HEADER_CHARS_LEN)) {
 8000c1c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000c20:	4613      	mov	r3, r2
 8000c22:	009b      	lsls	r3, r3, #2
 8000c24:	4413      	add	r3, r2
 8000c26:	4a5d      	ldr	r2, [pc, #372]	; (8000d9c <vShell_cmdParse+0x190>)
 8000c28:	4413      	add	r3, r2
 8000c2a:	2205      	movs	r2, #5
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f006 ff8e 	bl	8007b50 <memcmp>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f040 80a1 	bne.w	8000d7e <vShell_cmdParse+0x172>
			char *pChar 		= &input[CFG_HEADER_CHARS_LEN];		//pointer untuk menyimpan header (5 char)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3305      	adds	r3, #5
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
			char *pChar2 		= &input[CFG_HEADER_CHARS_LEN];		//pointer untuk menyimpan header (5 char)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3305      	adds	r3, #5
 8000c46:	623b      	str	r3, [r7, #32]
			uint8_t u8_start 	= 0;			// ini penanda yang akan bergeser tiap indeks (menandai lokasi dari sparating symboll)
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			uint8_t u8_stop 	= 0;			// ini penenda start pointer paling awal atau awal baru setelah sparating symboll
 8000c4e:	2300      	movs	r3, #0
 8000c50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			uint8_t u8_cnt 		= 0;			// menampung ada berapa sih inputan nya
 8000c54:	2300      	movs	r3, #0
 8000c56:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

			char str_res[20];

			if (u8_idx == 1) {
 8000c5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	f040 8082 	bne.w	8000d68 <vShell_cmdParse+0x15c>
				/* WRITE HEADER */
				while (*pChar) {
 8000c64:	e07a      	b.n	8000d5c <vShell_cmdParse+0x150>
					if(*pChar == ';') {
 8000c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b3b      	cmp	r3, #59	; 0x3b
 8000c6c:	d130      	bne.n	8000cd0 <vShell_cmdParse+0xc4>
						memset(&str_res[0], 0, 20);		// default/reset untuk mendeklarasikan array str_res akan bernilai 0 semua sebanyak 10 indeks mulai dari str_res[0]
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2214      	movs	r2, #20
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f006 ff88 	bl	8007b8c <memset>
						memcpy(&str_res[0], &pChar2[u8_stop], u8_start - u8_stop);	// mengcopy data array dari pChar2[u8_stop] sejumlah (u8_start - u8_stop0 char menuju str_res
 8000c7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c80:	6a3a      	ldr	r2, [r7, #32]
 8000c82:	18d1      	adds	r1, r2, r3
 8000c84:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000c88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	461a      	mov	r2, r3
 8000c90:	f107 030c 	add.w	r3, r7, #12
 8000c94:	4618      	mov	r0, r3
 8000c96:	f006 ff6b 	bl	8007b70 <memcpy>
						if(strlen(str_res)>0){
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d00a      	beq.n	8000cba <vShell_cmdParse+0xae>
							aTxBuffer[u8_cnt] = tinysh_dec(&str_res[0]);
 8000ca4:	f897 4025 	ldrb.w	r4, [r7, #37]	; 0x25
 8000ca8:	f107 030c 	add.w	r3, r7, #12
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff5f 	bl	8000b70 <tinysh_dec>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	4a3a      	ldr	r2, [pc, #232]	; (8000da0 <vShell_cmdParse+0x194>)
 8000cb6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
						}

						u8_stop = u8_start + 1;
 8000cba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
						u8_cnt++;
 8000cc4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000cc8:	3301      	adds	r3, #1
 8000cca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000cce:	e03d      	b.n	8000d4c <vShell_cmdParse+0x140>
					}
					else if (*pChar == '}') {		// konsepnya mirip yang atas, cuma dia akan break
 8000cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b7d      	cmp	r3, #125	; 0x7d
 8000cd6:	d139      	bne.n	8000d4c <vShell_cmdParse+0x140>
						memset(&str_res[0], 0, 20);
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	2214      	movs	r2, #20
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f006 ff53 	bl	8007b8c <memset>
						memcpy(&str_res[0], &pChar2[u8_stop], u8_start - u8_stop);
 8000ce6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000cea:	6a3a      	ldr	r2, [r7, #32]
 8000cec:	18d1      	adds	r1, r2, r3
 8000cee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000cf2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f006 ff36 	bl	8007b70 <memcpy>
						if(strlen(str_res)>0){
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00a      	beq.n	8000d24 <vShell_cmdParse+0x118>
							aTxBuffer[u8_cnt] = tinysh_dec(&str_res[0]);
 8000d0e:	f897 4025 	ldrb.w	r4, [r7, #37]	; 0x25
 8000d12:	f107 030c 	add.w	r3, r7, #12
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff ff2a 	bl	8000b70 <tinysh_dec>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	4a20      	ldr	r2, [pc, #128]	; (8000da0 <vShell_cmdParse+0x194>)
 8000d20:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
						}

						u8_cnt++;
 8000d24:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000d28:	3301      	adds	r3, #1
 8000d2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						bitFlag |= BFLAG_I2C_WR;
 8000d2e:	4b1d      	ldr	r3, [pc, #116]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	f043 0308 	orr.w	r3, r3, #8
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	4b1a      	ldr	r3, [pc, #104]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d3a:	701a      	strb	r2, [r3, #0]
						bitFlag |= BFLAG_I2C_RD1;
 8000d3c:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	f043 0304 	orr.w	r3, r3, #4
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d48:	701a      	strb	r2, [r3, #0]
						break;
 8000d4a:	e00c      	b.n	8000d66 <vShell_cmdParse+0x15a>
					}
					pChar++;
 8000d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d4e:	3301      	adds	r3, #1
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
					u8_start++;
 8000d52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d56:	3301      	adds	r3, #1
 8000d58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				while (*pChar) {
 8000d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d180      	bne.n	8000c66 <vShell_cmdParse+0x5a>
				}
				break;
 8000d64:	bf00      	nop
				/* READ HEADER */
				bitFlag |= BFLAG_I2C_RD0;
			}
		}
	}
}
 8000d66:	e014      	b.n	8000d92 <vShell_cmdParse+0x186>
			else if (u8_idx == 2){
 8000d68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d106      	bne.n	8000d7e <vShell_cmdParse+0x172>
				bitFlag |= BFLAG_I2C_RD0;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	f043 0302 	orr.w	r3, r3, #2
 8000d78:	b2da      	uxtb	r2, r3
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <vShell_cmdParse+0x198>)
 8000d7c:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8_idx = 0; u8_idx < CFG_HEADER_NUM; u8_idx++) {
 8000d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d82:	3301      	adds	r3, #1
 8000d84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000d88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	f67f af45 	bls.w	8000c1c <vShell_cmdParse+0x10>
}
 8000d92:	bf00      	nop
 8000d94:	3734      	adds	r7, #52	; 0x34
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd90      	pop	{r4, r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000028 	.word	0x20000028
 8000da0:	20000000 	.word	0x20000000
 8000da4:	20000268 	.word	0x20000268

08000da8 <uartProcessing>:


void uartProcessing (uint8_t *u8p_buffer, uint16_t u16_size){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	460b      	mov	r3, r1
 8000db2:	807b      	strh	r3, [r7, #2]
	//Bagian ini akan dipanggil di serial.c, line 57
	//printf("UART jalan\r\n"); // Harusnya bisa langsung jalan kalo di konek lewat UI
	vShell_cmdParse((char*)u8p_buffer);
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff ff29 	bl	8000c0c <vShell_cmdParse>
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <vUAFE_uart_handle>:
/*****************************************************************
 * @name 	vUAFE_uart_handle
 * @brief	handle afe uart data copy
 ****************************************************************/
static void vUAFE_uart_handle(uint16_t Size)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]
	uint16_t u16_numData;

	/* Check if number of received data in reception buffer has changed */
	if (Size != u16_oldPos)
 8000dce:	4b36      	ldr	r3, [pc, #216]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000dd0:	881b      	ldrh	r3, [r3, #0]
 8000dd2:	88fa      	ldrh	r2, [r7, #6]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d05f      	beq.n	8000e98 <vUAFE_uart_handle+0xd4>
	{
		if (Size > u16_oldPos)
 8000dd8:	4b33      	ldr	r3, [pc, #204]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	88fa      	ldrh	r2, [r7, #6]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d91a      	bls.n	8000e18 <vUAFE_uart_handle+0x54>
		{
			/* Current position is higher than previous one */
			u16_numData = Size - u16_oldPos;
 8000de2:	4b31      	ldr	r3, [pc, #196]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	88fa      	ldrh	r2, [r7, #6]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	81fb      	strh	r3, [r7, #14]
			memcpy(&u8arr_uartEvent[u16_lenCnt],&u8arr_eventBuff[u16_oldPos],u16_numData);
 8000dec:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b2f      	ldr	r3, [pc, #188]	; (8000eb0 <vUAFE_uart_handle+0xec>)
 8000df4:	4413      	add	r3, r2
 8000df6:	4a2c      	ldr	r2, [pc, #176]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000df8:	8812      	ldrh	r2, [r2, #0]
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4a2d      	ldr	r2, [pc, #180]	; (8000eb4 <vUAFE_uart_handle+0xf0>)
 8000dfe:	4411      	add	r1, r2
 8000e00:	89fa      	ldrh	r2, [r7, #14]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f006 feb4 	bl	8007b70 <memcpy>
			u16_lenCnt += u16_numData;
 8000e08:	4b28      	ldr	r3, [pc, #160]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e0a:	881a      	ldrh	r2, [r3, #0]
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	4413      	add	r3, r2
 8000e10:	b29a      	uxth	r2, r3
 8000e12:	4b26      	ldr	r3, [pc, #152]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e14:	801a      	strh	r2, [r3, #0]
 8000e16:	e02a      	b.n	8000e6e <vUAFE_uart_handle+0xaa>
		}
		else
		{
			/* End of buffer has been reached */
			u16_numData = UART_BUF_SZ - u16_oldPos;
 8000e18:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8000e20:	81fb      	strh	r3, [r7, #14]

			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy data in that remaining space
 8000e22:	4b22      	ldr	r3, [pc, #136]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	4b21      	ldr	r3, [pc, #132]	; (8000eb0 <vUAFE_uart_handle+0xec>)
 8000e2a:	4413      	add	r3, r2
					&u8arr_eventBuff[u16_oldPos],
 8000e2c:	4a1e      	ldr	r2, [pc, #120]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000e2e:	8812      	ldrh	r2, [r2, #0]
 8000e30:	4611      	mov	r1, r2
 8000e32:	4a20      	ldr	r2, [pc, #128]	; (8000eb4 <vUAFE_uart_handle+0xf0>)
 8000e34:	4411      	add	r1, r2
			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy data in that remaining space
 8000e36:	89fa      	ldrh	r2, [r7, #14]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f006 fe99 	bl	8007b70 <memcpy>
					u16_numData);

			u16_lenCnt += u16_numData;
 8000e3e:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e40:	881a      	ldrh	r2, [r3, #0]
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	4413      	add	r3, r2
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e4a:	801a      	strh	r2, [r3, #0]

			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy the remaining data
 8000e4c:	4b17      	ldr	r3, [pc, #92]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	4b17      	ldr	r3, [pc, #92]	; (8000eb0 <vUAFE_uart_handle+0xec>)
 8000e54:	4413      	add	r3, r2
 8000e56:	88fa      	ldrh	r2, [r7, #6]
 8000e58:	4916      	ldr	r1, [pc, #88]	; (8000eb4 <vUAFE_uart_handle+0xf0>)
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f006 fe88 	bl	8007b70 <memcpy>
					&u8arr_eventBuff[0],
					Size);

			u16_lenCnt += Size;
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e62:	881a      	ldrh	r2, [r3, #0]
 8000e64:	88fb      	ldrh	r3, [r7, #6]
 8000e66:	4413      	add	r3, r2
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e6c:	801a      	strh	r2, [r3, #0]
		}

		/* Check for ready to process */
		if((u8arr_uartEvent[u16_lenCnt - 1] == '\n')&&(u8arr_uartEvent[u16_lenCnt - 2]== '\r'))
 8000e6e:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	4a0e      	ldr	r2, [pc, #56]	; (8000eb0 <vUAFE_uart_handle+0xec>)
 8000e76:	5cd3      	ldrb	r3, [r2, r3]
 8000e78:	2b0a      	cmp	r3, #10
 8000e7a:	d10d      	bne.n	8000e98 <vUAFE_uart_handle+0xd4>
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <vUAFE_uart_handle+0xe8>)
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	3b02      	subs	r3, #2
 8000e82:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <vUAFE_uart_handle+0xec>)
 8000e84:	5cd3      	ldrb	r3, [r2, r3]
 8000e86:	2b0d      	cmp	r3, #13
 8000e88:	d106      	bne.n	8000e98 <vUAFE_uart_handle+0xd4>
		{
			bitFlag |= BFLAG_UART_RCV;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <vUAFE_uart_handle+0xf4>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	f043 0301 	orr.w	r3, r3, #1
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <vUAFE_uart_handle+0xf4>)
 8000e96:	701a      	strb	r2, [r3, #0]
		}

	}

	u16_oldPos = Size;
 8000e98:	4a03      	ldr	r2, [pc, #12]	; (8000ea8 <vUAFE_uart_handle+0xe4>)
 8000e9a:	88fb      	ldrh	r3, [r7, #6]
 8000e9c:	8013      	strh	r3, [r2, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000264 	.word	0x20000264
 8000eac:	20000266 	.word	0x20000266
 8000eb0:	20000224 	.word	0x20000224
 8000eb4:	200001e4 	.word	0x200001e4
 8000eb8:	20000268 	.word	0x20000268

08000ebc <HAL_UARTEx_RxEventCallback>:
/*****************************************************************
 * @name HAL_UARTEx_RxEventCallback
 * @brief
 ****************************************************************/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]
	#ifdef RX_EVENT_CB
		if (huart->Instance == USART2)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <HAL_UARTEx_RxEventCallback+0x30>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d108      	bne.n	8000ee4 <HAL_UARTEx_RxEventCallback+0x28>
		{
			vUAFE_uart_handle(Size);
 8000ed2:	887b      	ldrh	r3, [r7, #2]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff75 	bl	8000dc4 <vUAFE_uart_handle>
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, u8arr_eventBuff, UART_BUF_SZ);
 8000eda:	2240      	movs	r2, #64	; 0x40
 8000edc:	4904      	ldr	r1, [pc, #16]	; (8000ef0 <HAL_UARTEx_RxEventCallback+0x34>)
 8000ede:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <HAL_UARTEx_RxEventCallback+0x38>)
 8000ee0:	f005 fcb7 	bl	8006852 <HAL_UARTEx_ReceiveToIdle_DMA>
		}
	#endif
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40004400 	.word	0x40004400
 8000ef0:	200001e4 	.word	0x200001e4
 8000ef4:	200000c4 	.word	0x200000c4

08000ef8 <Error_Handler>:


/*******************************************************************
  * @brief  This function is executed in case of error occurrence.
  ******************************************************************/
void Error_Handler(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  printf("\r\nerror handler!!!\r\n");
 8000efc:	4806      	ldr	r0, [pc, #24]	; (8000f18 <Error_Handler+0x20>)
 8000efe:	f006 fed3 	bl	8007ca8 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f02:	b672      	cpsid	i
}
 8000f04:	bf00      	nop
  __disable_irq();

  while (1) {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f06:	2120      	movs	r1, #32
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <Error_Handler+0x24>)
 8000f0a:	f002 fe46 	bl	8003b9a <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8000f0e:	2032      	movs	r0, #50	; 0x32
 8000f10:	f001 ff50 	bl	8002db4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f14:	e7f7      	b.n	8000f06 <Error_Handler+0xe>
 8000f16:	bf00      	nop
 8000f18:	08008d34 	.word	0x08008d34
 8000f1c:	40020000 	.word	0x40020000

08000f20 <serial_init>:
static uint8_t u8arr_uart[UART_BUF_SZ];
static uint8_t u8idx;

/* Public functions definitions */
void serial_init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* initialize serial */
  stdin_init(&hstdin, &huart2, u8arr_buffer, UART_BUF_SZ);
 8000f24:	2340      	movs	r3, #64	; 0x40
 8000f26:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <serial_init+0x24>)
 8000f28:	4907      	ldr	r1, [pc, #28]	; (8000f48 <serial_init+0x28>)
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <serial_init+0x2c>)
 8000f2c:	f000 f866 	bl	8000ffc <stdin_init>
  stdin_set_callback(&hstdin, stdin_callback);
 8000f30:	4907      	ldr	r1, [pc, #28]	; (8000f50 <serial_init+0x30>)
 8000f32:	4806      	ldr	r0, [pc, #24]	; (8000f4c <serial_init+0x2c>)
 8000f34:	f000 f879 	bl	800102a <stdin_set_callback>
  stdin_start(&hstdin);
 8000f38:	4804      	ldr	r0, [pc, #16]	; (8000f4c <serial_init+0x2c>)
 8000f3a:	f000 f897 	bl	800106c <stdin_start>
}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000027c 	.word	0x2000027c
 8000f48:	200000c4 	.word	0x200000c4
 8000f4c:	2000026c 	.word	0x2000026c
 8000f50:	08000f7d 	.word	0x08000f7d

08000f54 <serial_handlerUART>:

void serial_handlerUART(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  stdin_irq_uart(&hstdin);
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <serial_handlerUART+0x10>)
 8000f5a:	f001 fbf5 	bl	8002748 <stdin_irq_uart>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	2000026c 	.word	0x2000026c

08000f68 <serial_handlerDMA>:

void serial_handlerDMA(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  stdin_irq_dma(&hstdin);
 8000f6c:	4802      	ldr	r0, [pc, #8]	; (8000f78 <serial_handlerDMA+0x10>)
 8000f6e:	f000 f8b3 	bl	80010d8 <stdin_irq_dma>
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	2000026c 	.word	0x2000026c

08000f7c <stdin_callback>:

/* Private function definitions */
static void stdin_callback(uint8_t *u8p_buffer, uint16_t u16_size)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	807b      	strh	r3, [r7, #2]
	//printf("UART RX Handler\r\n\n");

	memcpy(&u8arr_uart[u8idx], u8p_buffer, u16_size);
 8000f88:	4b1a      	ldr	r3, [pc, #104]	; (8000ff4 <stdin_callback+0x78>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <stdin_callback+0x7c>)
 8000f90:	4413      	add	r3, r2
 8000f92:	887a      	ldrh	r2, [r7, #2]
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f006 fdea 	bl	8007b70 <memcpy>
	u8idx += u16_size;
 8000f9c:	887b      	ldrh	r3, [r7, #2]
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <stdin_callback+0x78>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <stdin_callback+0x78>)
 8000faa:	701a      	strb	r2, [r3, #0]

	if((u8p_buffer[u16_size - 1] == '\n')&&(u8p_buffer[u16_size - 2]== '\r'))
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b0a      	cmp	r3, #10
 8000fb8:	d117      	bne.n	8000fea <stdin_callback+0x6e>
 8000fba:	887b      	ldrh	r3, [r7, #2]
 8000fbc:	3b02      	subs	r3, #2
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b0d      	cmp	r3, #13
 8000fc6:	d110      	bne.n	8000fea <stdin_callback+0x6e>
	{
		uartProcessing (u8arr_uart, u8idx - 2);
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <stdin_callback+0x78>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	3b02      	subs	r3, #2
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4808      	ldr	r0, [pc, #32]	; (8000ff8 <stdin_callback+0x7c>)
 8000fd6:	f7ff fee7 	bl	8000da8 <uartProcessing>
		memset(u8arr_uart, 0, UART_BUF_SZ);
 8000fda:	2240      	movs	r2, #64	; 0x40
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <stdin_callback+0x7c>)
 8000fe0:	f006 fdd4 	bl	8007b8c <memset>
		u8idx = 0;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <stdin_callback+0x78>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
	}
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200002fc 	.word	0x200002fc
 8000ff8:	200002bc 	.word	0x200002bc

08000ffc <stdin_init>:
static void fill_buffer(stdin_t *in, uint16_t pos, uint16_t size);

/* Public function implementations
 * --------------------------------------------*/
void stdin_init(stdin_t *in, UART_HandleTypeDef *uart, uint8_t *buffer, uint16_t size)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	807b      	strh	r3, [r7, #2]
  in->huart = uart;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	601a      	str	r2, [r3, #0]
  in->buffer = buffer;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	609a      	str	r2, [r3, #8]
  in->size = size;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	819a      	strh	r2, [r3, #12]

  stdin_flush(in);
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f000 f812 	bl	8001046 <stdin_flush>
}
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <stdin_set_callback>:

void stdin_set_callback(stdin_t *in, stdin_callback_t cb)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
 8001032:	6039      	str	r1, [r7, #0]
  in->callback = cb;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	683a      	ldr	r2, [r7, #0]
 8001038:	605a      	str	r2, [r3, #4]
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <stdin_flush>:

void stdin_flush(stdin_t *in)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  memset(in->buffer, 0, in->size);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6898      	ldr	r0, [r3, #8]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	899b      	ldrh	r3, [r3, #12]
 8001056:	461a      	mov	r2, r3
 8001058:	2100      	movs	r1, #0
 800105a:	f006 fd97 	bl	8007b8c <memset>
  in->pos = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	81da      	strh	r2, [r3, #14]
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <stdin_start>:

HAL_StatusTypeDef stdin_start(stdin_t *in)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Enable interrupts */
  __HAL_UART_ENABLE_IT(in->huart, UART_IT_IDLE);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68da      	ldr	r2, [r3, #12]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f042 0210 	orr.w	r2, r2, #16
 8001086:	60da      	str	r2, [r3, #12]
  __HAL_DMA_ENABLE_IT(HDMA(in), DMA_IT_TC);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0210 	orr.w	r2, r2, #16
 800109e:	601a      	str	r2, [r3, #0]
  __HAL_DMA_ENABLE_IT(HDMA(in), DMA_IT_HT);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f042 0208 	orr.w	r2, r2, #8
 80010b6:	601a      	str	r2, [r3, #0]

  /* Start receiving UART in DMA mode */
  status = HAL_UART_Receive_DMA(in->huart, in->buffer, in->size);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6818      	ldr	r0, [r3, #0]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6899      	ldr	r1, [r3, #8]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	899b      	ldrh	r3, [r3, #12]
 80010c4:	461a      	mov	r2, r3
 80010c6:	f005 fb94 	bl	80067f2 <HAL_UART_Receive_DMA>
 80010ca:	4603      	mov	r3, r0
 80010cc:	73fb      	strb	r3, [r7, #15]
  return (status);
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <stdin_irq_dma>:
  status = HAL_UART_DMAStop(in->huart);
  return (status);
}

void stdin_irq_dma(stdin_t *in)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Handle HT interrupt */
  if (__HAL_DMA_GET_IT_SOURCE(HDMA(in), DMA_IT_HT))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0308 	and.w	r3, r3, #8
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	f000 823c 	beq.w	800156c <stdin_irq_dma+0x494>
  {
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_HT_FLAG_INDEX(HDMA(in)));
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b7f      	ldr	r3, [pc, #508]	; (80012fc <stdin_irq_dma+0x224>)
 8001100:	429a      	cmp	r2, r3
 8001102:	d978      	bls.n	80011f6 <stdin_irq_dma+0x11e>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a7c      	ldr	r2, [pc, #496]	; (8001300 <stdin_irq_dma+0x228>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d06d      	beq.n	80011ee <stdin_irq_dma+0x116>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a7a      	ldr	r2, [pc, #488]	; (8001304 <stdin_irq_dma+0x22c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d064      	beq.n	80011ea <stdin_irq_dma+0x112>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a77      	ldr	r2, [pc, #476]	; (8001308 <stdin_irq_dma+0x230>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d05b      	beq.n	80011e6 <stdin_irq_dma+0x10e>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a75      	ldr	r2, [pc, #468]	; (800130c <stdin_irq_dma+0x234>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d052      	beq.n	80011e2 <stdin_irq_dma+0x10a>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a72      	ldr	r2, [pc, #456]	; (8001310 <stdin_irq_dma+0x238>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d048      	beq.n	80011dc <stdin_irq_dma+0x104>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a70      	ldr	r2, [pc, #448]	; (8001314 <stdin_irq_dma+0x23c>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d03e      	beq.n	80011d6 <stdin_irq_dma+0xfe>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a6d      	ldr	r2, [pc, #436]	; (8001318 <stdin_irq_dma+0x240>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d034      	beq.n	80011d0 <stdin_irq_dma+0xf8>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a6b      	ldr	r2, [pc, #428]	; (800131c <stdin_irq_dma+0x244>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d02a      	beq.n	80011ca <stdin_irq_dma+0xf2>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a68      	ldr	r2, [pc, #416]	; (8001320 <stdin_irq_dma+0x248>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d020      	beq.n	80011c4 <stdin_irq_dma+0xec>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a66      	ldr	r2, [pc, #408]	; (8001324 <stdin_irq_dma+0x24c>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d016      	beq.n	80011be <stdin_irq_dma+0xe6>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a63      	ldr	r2, [pc, #396]	; (8001328 <stdin_irq_dma+0x250>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d00c      	beq.n	80011b8 <stdin_irq_dma+0xe0>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a61      	ldr	r2, [pc, #388]	; (800132c <stdin_irq_dma+0x254>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d102      	bne.n	80011b2 <stdin_irq_dma+0xda>
 80011ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011b0:	e01e      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011b2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80011b6:	e01b      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011bc:	e018      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011c2:	e015      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011c8:	e012      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ce:	e00f      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011d4:	e00c      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011da:	e009      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011e0:	e006      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011e2:	2310      	movs	r3, #16
 80011e4:	e004      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011e6:	2310      	movs	r3, #16
 80011e8:	e002      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011ea:	2310      	movs	r3, #16
 80011ec:	e000      	b.n	80011f0 <stdin_irq_dma+0x118>
 80011ee:	2310      	movs	r3, #16
 80011f0:	4a4f      	ldr	r2, [pc, #316]	; (8001330 <stdin_irq_dma+0x258>)
 80011f2:	60d3      	str	r3, [r2, #12]
 80011f4:	e199      	b.n	800152a <stdin_irq_dma+0x452>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	461a      	mov	r2, r3
 8001200:	4b4c      	ldr	r3, [pc, #304]	; (8001334 <stdin_irq_dma+0x25c>)
 8001202:	429a      	cmp	r2, r3
 8001204:	f240 8098 	bls.w	8001338 <stdin_irq_dma+0x260>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a3b      	ldr	r2, [pc, #236]	; (8001300 <stdin_irq_dma+0x228>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d06d      	beq.n	80012f2 <stdin_irq_dma+0x21a>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a39      	ldr	r2, [pc, #228]	; (8001304 <stdin_irq_dma+0x22c>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d064      	beq.n	80012ee <stdin_irq_dma+0x216>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a36      	ldr	r2, [pc, #216]	; (8001308 <stdin_irq_dma+0x230>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d05b      	beq.n	80012ea <stdin_irq_dma+0x212>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a34      	ldr	r2, [pc, #208]	; (800130c <stdin_irq_dma+0x234>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d052      	beq.n	80012e6 <stdin_irq_dma+0x20e>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a31      	ldr	r2, [pc, #196]	; (8001310 <stdin_irq_dma+0x238>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d048      	beq.n	80012e0 <stdin_irq_dma+0x208>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a2f      	ldr	r2, [pc, #188]	; (8001314 <stdin_irq_dma+0x23c>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03e      	beq.n	80012da <stdin_irq_dma+0x202>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a2c      	ldr	r2, [pc, #176]	; (8001318 <stdin_irq_dma+0x240>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d034      	beq.n	80012d4 <stdin_irq_dma+0x1fc>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a2a      	ldr	r2, [pc, #168]	; (800131c <stdin_irq_dma+0x244>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d02a      	beq.n	80012ce <stdin_irq_dma+0x1f6>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a27      	ldr	r2, [pc, #156]	; (8001320 <stdin_irq_dma+0x248>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d020      	beq.n	80012c8 <stdin_irq_dma+0x1f0>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a25      	ldr	r2, [pc, #148]	; (8001324 <stdin_irq_dma+0x24c>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d016      	beq.n	80012c2 <stdin_irq_dma+0x1ea>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a22      	ldr	r2, [pc, #136]	; (8001328 <stdin_irq_dma+0x250>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d00c      	beq.n	80012bc <stdin_irq_dma+0x1e4>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a20      	ldr	r2, [pc, #128]	; (800132c <stdin_irq_dma+0x254>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d102      	bne.n	80012b6 <stdin_irq_dma+0x1de>
 80012b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012b4:	e01e      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80012ba:	e01b      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012c0:	e018      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012c6:	e015      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012cc:	e012      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012d2:	e00f      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012d8:	e00c      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012de:	e009      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e4:	e006      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012e6:	2310      	movs	r3, #16
 80012e8:	e004      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012ea:	2310      	movs	r3, #16
 80012ec:	e002      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012ee:	2310      	movs	r3, #16
 80012f0:	e000      	b.n	80012f4 <stdin_irq_dma+0x21c>
 80012f2:	2310      	movs	r3, #16
 80012f4:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <stdin_irq_dma+0x258>)
 80012f6:	6093      	str	r3, [r2, #8]
 80012f8:	e117      	b.n	800152a <stdin_irq_dma+0x452>
 80012fa:	bf00      	nop
 80012fc:	40026458 	.word	0x40026458
 8001300:	40026010 	.word	0x40026010
 8001304:	40026410 	.word	0x40026410
 8001308:	40026070 	.word	0x40026070
 800130c:	40026470 	.word	0x40026470
 8001310:	40026028 	.word	0x40026028
 8001314:	40026428 	.word	0x40026428
 8001318:	40026088 	.word	0x40026088
 800131c:	40026488 	.word	0x40026488
 8001320:	40026040 	.word	0x40026040
 8001324:	40026440 	.word	0x40026440
 8001328:	400260a0 	.word	0x400260a0
 800132c:	400264a0 	.word	0x400264a0
 8001330:	40026400 	.word	0x40026400
 8001334:	400260b8 	.word	0x400260b8
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	4b7c      	ldr	r3, [pc, #496]	; (8001534 <stdin_irq_dma+0x45c>)
 8001344:	429a      	cmp	r2, r3
 8001346:	d978      	bls.n	800143a <stdin_irq_dma+0x362>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a79      	ldr	r2, [pc, #484]	; (8001538 <stdin_irq_dma+0x460>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d06d      	beq.n	8001432 <stdin_irq_dma+0x35a>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a77      	ldr	r2, [pc, #476]	; (800153c <stdin_irq_dma+0x464>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d064      	beq.n	800142e <stdin_irq_dma+0x356>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a74      	ldr	r2, [pc, #464]	; (8001540 <stdin_irq_dma+0x468>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d05b      	beq.n	800142a <stdin_irq_dma+0x352>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a72      	ldr	r2, [pc, #456]	; (8001544 <stdin_irq_dma+0x46c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d052      	beq.n	8001426 <stdin_irq_dma+0x34e>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a6f      	ldr	r2, [pc, #444]	; (8001548 <stdin_irq_dma+0x470>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d048      	beq.n	8001420 <stdin_irq_dma+0x348>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a6d      	ldr	r2, [pc, #436]	; (800154c <stdin_irq_dma+0x474>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d03e      	beq.n	800141a <stdin_irq_dma+0x342>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a6a      	ldr	r2, [pc, #424]	; (8001550 <stdin_irq_dma+0x478>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d034      	beq.n	8001414 <stdin_irq_dma+0x33c>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a68      	ldr	r2, [pc, #416]	; (8001554 <stdin_irq_dma+0x47c>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d02a      	beq.n	800140e <stdin_irq_dma+0x336>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a65      	ldr	r2, [pc, #404]	; (8001558 <stdin_irq_dma+0x480>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d020      	beq.n	8001408 <stdin_irq_dma+0x330>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a63      	ldr	r2, [pc, #396]	; (800155c <stdin_irq_dma+0x484>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d016      	beq.n	8001402 <stdin_irq_dma+0x32a>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a60      	ldr	r2, [pc, #384]	; (8001560 <stdin_irq_dma+0x488>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00c      	beq.n	80013fc <stdin_irq_dma+0x324>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a5e      	ldr	r2, [pc, #376]	; (8001564 <stdin_irq_dma+0x48c>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d102      	bne.n	80013f6 <stdin_irq_dma+0x31e>
 80013f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013f4:	e01e      	b.n	8001434 <stdin_irq_dma+0x35c>
 80013f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80013fa:	e01b      	b.n	8001434 <stdin_irq_dma+0x35c>
 80013fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001400:	e018      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001402:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001406:	e015      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001408:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800140c:	e012      	b.n	8001434 <stdin_irq_dma+0x35c>
 800140e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001412:	e00f      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001418:	e00c      	b.n	8001434 <stdin_irq_dma+0x35c>
 800141a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800141e:	e009      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001420:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001424:	e006      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001426:	2310      	movs	r3, #16
 8001428:	e004      	b.n	8001434 <stdin_irq_dma+0x35c>
 800142a:	2310      	movs	r3, #16
 800142c:	e002      	b.n	8001434 <stdin_irq_dma+0x35c>
 800142e:	2310      	movs	r3, #16
 8001430:	e000      	b.n	8001434 <stdin_irq_dma+0x35c>
 8001432:	2310      	movs	r3, #16
 8001434:	4a4c      	ldr	r2, [pc, #304]	; (8001568 <stdin_irq_dma+0x490>)
 8001436:	60d3      	str	r3, [r2, #12]
 8001438:	e077      	b.n	800152a <stdin_irq_dma+0x452>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a3d      	ldr	r2, [pc, #244]	; (8001538 <stdin_irq_dma+0x460>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d06d      	beq.n	8001524 <stdin_irq_dma+0x44c>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a3a      	ldr	r2, [pc, #232]	; (800153c <stdin_irq_dma+0x464>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d064      	beq.n	8001520 <stdin_irq_dma+0x448>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a38      	ldr	r2, [pc, #224]	; (8001540 <stdin_irq_dma+0x468>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d05b      	beq.n	800151c <stdin_irq_dma+0x444>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a35      	ldr	r2, [pc, #212]	; (8001544 <stdin_irq_dma+0x46c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d052      	beq.n	8001518 <stdin_irq_dma+0x440>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a33      	ldr	r2, [pc, #204]	; (8001548 <stdin_irq_dma+0x470>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d048      	beq.n	8001512 <stdin_irq_dma+0x43a>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a30      	ldr	r2, [pc, #192]	; (800154c <stdin_irq_dma+0x474>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d03e      	beq.n	800150c <stdin_irq_dma+0x434>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a2e      	ldr	r2, [pc, #184]	; (8001550 <stdin_irq_dma+0x478>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d034      	beq.n	8001506 <stdin_irq_dma+0x42e>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a2b      	ldr	r2, [pc, #172]	; (8001554 <stdin_irq_dma+0x47c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d02a      	beq.n	8001500 <stdin_irq_dma+0x428>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a29      	ldr	r2, [pc, #164]	; (8001558 <stdin_irq_dma+0x480>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d020      	beq.n	80014fa <stdin_irq_dma+0x422>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a26      	ldr	r2, [pc, #152]	; (800155c <stdin_irq_dma+0x484>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d016      	beq.n	80014f4 <stdin_irq_dma+0x41c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a24      	ldr	r2, [pc, #144]	; (8001560 <stdin_irq_dma+0x488>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d00c      	beq.n	80014ee <stdin_irq_dma+0x416>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a21      	ldr	r2, [pc, #132]	; (8001564 <stdin_irq_dma+0x48c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d102      	bne.n	80014e8 <stdin_irq_dma+0x410>
 80014e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80014e6:	e01e      	b.n	8001526 <stdin_irq_dma+0x44e>
 80014e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80014ec:	e01b      	b.n	8001526 <stdin_irq_dma+0x44e>
 80014ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80014f2:	e018      	b.n	8001526 <stdin_irq_dma+0x44e>
 80014f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80014f8:	e015      	b.n	8001526 <stdin_irq_dma+0x44e>
 80014fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80014fe:	e012      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001500:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001504:	e00f      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001506:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800150a:	e00c      	b.n	8001526 <stdin_irq_dma+0x44e>
 800150c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001510:	e009      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001516:	e006      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001518:	2310      	movs	r3, #16
 800151a:	e004      	b.n	8001526 <stdin_irq_dma+0x44e>
 800151c:	2310      	movs	r3, #16
 800151e:	e002      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001520:	2310      	movs	r3, #16
 8001522:	e000      	b.n	8001526 <stdin_irq_dma+0x44e>
 8001524:	2310      	movs	r3, #16
 8001526:	4a10      	ldr	r2, [pc, #64]	; (8001568 <stdin_irq_dma+0x490>)
 8001528:	6093      	str	r3, [r2, #8]
    check_buffer(in);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f001 f92c 	bl	8002788 <check_buffer>
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_FE_FLAG_INDEX(HDMA(in)));
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_DME_FLAG_INDEX(HDMA(in)));

    HAL_UART_Receive_DMA(in->huart, in->buffer, in->size);
  }
}
 8001530:	f001 b8ea 	b.w	8002708 <stdin_irq_dma+0x1630>
 8001534:	40026058 	.word	0x40026058
 8001538:	40026010 	.word	0x40026010
 800153c:	40026410 	.word	0x40026410
 8001540:	40026070 	.word	0x40026070
 8001544:	40026470 	.word	0x40026470
 8001548:	40026028 	.word	0x40026028
 800154c:	40026428 	.word	0x40026428
 8001550:	40026088 	.word	0x40026088
 8001554:	40026488 	.word	0x40026488
 8001558:	40026040 	.word	0x40026040
 800155c:	40026440 	.word	0x40026440
 8001560:	400260a0 	.word	0x400260a0
 8001564:	400264a0 	.word	0x400264a0
 8001568:	40026000 	.word	0x40026000
  else if (__HAL_DMA_GET_IT_SOURCE(HDMA(in), DMA_IT_TC))
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0310 	and.w	r3, r3, #16
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 823c 	beq.w	80019f8 <stdin_irq_dma+0x920>
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_TC_FLAG_INDEX(HDMA(in)));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b7f      	ldr	r3, [pc, #508]	; (8001788 <stdin_irq_dma+0x6b0>)
 800158c:	429a      	cmp	r2, r3
 800158e:	d978      	bls.n	8001682 <stdin_irq_dma+0x5aa>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a7c      	ldr	r2, [pc, #496]	; (800178c <stdin_irq_dma+0x6b4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d06d      	beq.n	800167a <stdin_irq_dma+0x5a2>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a7a      	ldr	r2, [pc, #488]	; (8001790 <stdin_irq_dma+0x6b8>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d064      	beq.n	8001676 <stdin_irq_dma+0x59e>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a77      	ldr	r2, [pc, #476]	; (8001794 <stdin_irq_dma+0x6bc>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d05b      	beq.n	8001672 <stdin_irq_dma+0x59a>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a75      	ldr	r2, [pc, #468]	; (8001798 <stdin_irq_dma+0x6c0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d052      	beq.n	800166e <stdin_irq_dma+0x596>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a72      	ldr	r2, [pc, #456]	; (800179c <stdin_irq_dma+0x6c4>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d048      	beq.n	8001668 <stdin_irq_dma+0x590>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a70      	ldr	r2, [pc, #448]	; (80017a0 <stdin_irq_dma+0x6c8>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d03e      	beq.n	8001662 <stdin_irq_dma+0x58a>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a6d      	ldr	r2, [pc, #436]	; (80017a4 <stdin_irq_dma+0x6cc>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d034      	beq.n	800165c <stdin_irq_dma+0x584>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a6b      	ldr	r2, [pc, #428]	; (80017a8 <stdin_irq_dma+0x6d0>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d02a      	beq.n	8001656 <stdin_irq_dma+0x57e>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a68      	ldr	r2, [pc, #416]	; (80017ac <stdin_irq_dma+0x6d4>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d020      	beq.n	8001650 <stdin_irq_dma+0x578>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a66      	ldr	r2, [pc, #408]	; (80017b0 <stdin_irq_dma+0x6d8>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d016      	beq.n	800164a <stdin_irq_dma+0x572>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a63      	ldr	r2, [pc, #396]	; (80017b4 <stdin_irq_dma+0x6dc>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d00c      	beq.n	8001644 <stdin_irq_dma+0x56c>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a61      	ldr	r2, [pc, #388]	; (80017b8 <stdin_irq_dma+0x6e0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d102      	bne.n	800163e <stdin_irq_dma+0x566>
 8001638:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800163c:	e01e      	b.n	800167c <stdin_irq_dma+0x5a4>
 800163e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001642:	e01b      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001644:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001648:	e018      	b.n	800167c <stdin_irq_dma+0x5a4>
 800164a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800164e:	e015      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001650:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001654:	e012      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001656:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800165a:	e00f      	b.n	800167c <stdin_irq_dma+0x5a4>
 800165c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001660:	e00c      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001662:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001666:	e009      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001668:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800166c:	e006      	b.n	800167c <stdin_irq_dma+0x5a4>
 800166e:	2320      	movs	r3, #32
 8001670:	e004      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001672:	2320      	movs	r3, #32
 8001674:	e002      	b.n	800167c <stdin_irq_dma+0x5a4>
 8001676:	2320      	movs	r3, #32
 8001678:	e000      	b.n	800167c <stdin_irq_dma+0x5a4>
 800167a:	2320      	movs	r3, #32
 800167c:	4a4f      	ldr	r2, [pc, #316]	; (80017bc <stdin_irq_dma+0x6e4>)
 800167e:	60d3      	str	r3, [r2, #12]
 8001680:	e199      	b.n	80019b6 <stdin_irq_dma+0x8de>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	4b4c      	ldr	r3, [pc, #304]	; (80017c0 <stdin_irq_dma+0x6e8>)
 800168e:	429a      	cmp	r2, r3
 8001690:	f240 8098 	bls.w	80017c4 <stdin_irq_dma+0x6ec>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a3b      	ldr	r2, [pc, #236]	; (800178c <stdin_irq_dma+0x6b4>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d06d      	beq.n	800177e <stdin_irq_dma+0x6a6>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a39      	ldr	r2, [pc, #228]	; (8001790 <stdin_irq_dma+0x6b8>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d064      	beq.n	800177a <stdin_irq_dma+0x6a2>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a36      	ldr	r2, [pc, #216]	; (8001794 <stdin_irq_dma+0x6bc>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d05b      	beq.n	8001776 <stdin_irq_dma+0x69e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a34      	ldr	r2, [pc, #208]	; (8001798 <stdin_irq_dma+0x6c0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d052      	beq.n	8001772 <stdin_irq_dma+0x69a>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a31      	ldr	r2, [pc, #196]	; (800179c <stdin_irq_dma+0x6c4>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d048      	beq.n	800176c <stdin_irq_dma+0x694>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a2f      	ldr	r2, [pc, #188]	; (80017a0 <stdin_irq_dma+0x6c8>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d03e      	beq.n	8001766 <stdin_irq_dma+0x68e>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a2c      	ldr	r2, [pc, #176]	; (80017a4 <stdin_irq_dma+0x6cc>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d034      	beq.n	8001760 <stdin_irq_dma+0x688>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a2a      	ldr	r2, [pc, #168]	; (80017a8 <stdin_irq_dma+0x6d0>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d02a      	beq.n	800175a <stdin_irq_dma+0x682>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a27      	ldr	r2, [pc, #156]	; (80017ac <stdin_irq_dma+0x6d4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d020      	beq.n	8001754 <stdin_irq_dma+0x67c>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <stdin_irq_dma+0x6d8>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d016      	beq.n	800174e <stdin_irq_dma+0x676>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a22      	ldr	r2, [pc, #136]	; (80017b4 <stdin_irq_dma+0x6dc>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d00c      	beq.n	8001748 <stdin_irq_dma+0x670>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a20      	ldr	r2, [pc, #128]	; (80017b8 <stdin_irq_dma+0x6e0>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d102      	bne.n	8001742 <stdin_irq_dma+0x66a>
 800173c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001740:	e01e      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001742:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001746:	e01b      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800174c:	e018      	b.n	8001780 <stdin_irq_dma+0x6a8>
 800174e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001752:	e015      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001754:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001758:	e012      	b.n	8001780 <stdin_irq_dma+0x6a8>
 800175a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800175e:	e00f      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001764:	e00c      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800176a:	e009      	b.n	8001780 <stdin_irq_dma+0x6a8>
 800176c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001770:	e006      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001772:	2320      	movs	r3, #32
 8001774:	e004      	b.n	8001780 <stdin_irq_dma+0x6a8>
 8001776:	2320      	movs	r3, #32
 8001778:	e002      	b.n	8001780 <stdin_irq_dma+0x6a8>
 800177a:	2320      	movs	r3, #32
 800177c:	e000      	b.n	8001780 <stdin_irq_dma+0x6a8>
 800177e:	2320      	movs	r3, #32
 8001780:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <stdin_irq_dma+0x6e4>)
 8001782:	6093      	str	r3, [r2, #8]
 8001784:	e117      	b.n	80019b6 <stdin_irq_dma+0x8de>
 8001786:	bf00      	nop
 8001788:	40026458 	.word	0x40026458
 800178c:	40026010 	.word	0x40026010
 8001790:	40026410 	.word	0x40026410
 8001794:	40026070 	.word	0x40026070
 8001798:	40026470 	.word	0x40026470
 800179c:	40026028 	.word	0x40026028
 80017a0:	40026428 	.word	0x40026428
 80017a4:	40026088 	.word	0x40026088
 80017a8:	40026488 	.word	0x40026488
 80017ac:	40026040 	.word	0x40026040
 80017b0:	40026440 	.word	0x40026440
 80017b4:	400260a0 	.word	0x400260a0
 80017b8:	400264a0 	.word	0x400264a0
 80017bc:	40026400 	.word	0x40026400
 80017c0:	400260b8 	.word	0x400260b8
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b7c      	ldr	r3, [pc, #496]	; (80019c0 <stdin_irq_dma+0x8e8>)
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d978      	bls.n	80018c6 <stdin_irq_dma+0x7ee>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a79      	ldr	r2, [pc, #484]	; (80019c4 <stdin_irq_dma+0x8ec>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d06d      	beq.n	80018be <stdin_irq_dma+0x7e6>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a77      	ldr	r2, [pc, #476]	; (80019c8 <stdin_irq_dma+0x8f0>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d064      	beq.n	80018ba <stdin_irq_dma+0x7e2>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a74      	ldr	r2, [pc, #464]	; (80019cc <stdin_irq_dma+0x8f4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d05b      	beq.n	80018b6 <stdin_irq_dma+0x7de>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a72      	ldr	r2, [pc, #456]	; (80019d0 <stdin_irq_dma+0x8f8>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d052      	beq.n	80018b2 <stdin_irq_dma+0x7da>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a6f      	ldr	r2, [pc, #444]	; (80019d4 <stdin_irq_dma+0x8fc>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d048      	beq.n	80018ac <stdin_irq_dma+0x7d4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a6d      	ldr	r2, [pc, #436]	; (80019d8 <stdin_irq_dma+0x900>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d03e      	beq.n	80018a6 <stdin_irq_dma+0x7ce>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a6a      	ldr	r2, [pc, #424]	; (80019dc <stdin_irq_dma+0x904>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d034      	beq.n	80018a0 <stdin_irq_dma+0x7c8>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a68      	ldr	r2, [pc, #416]	; (80019e0 <stdin_irq_dma+0x908>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d02a      	beq.n	800189a <stdin_irq_dma+0x7c2>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a65      	ldr	r2, [pc, #404]	; (80019e4 <stdin_irq_dma+0x90c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d020      	beq.n	8001894 <stdin_irq_dma+0x7bc>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a63      	ldr	r2, [pc, #396]	; (80019e8 <stdin_irq_dma+0x910>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d016      	beq.n	800188e <stdin_irq_dma+0x7b6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a60      	ldr	r2, [pc, #384]	; (80019ec <stdin_irq_dma+0x914>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d00c      	beq.n	8001888 <stdin_irq_dma+0x7b0>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a5e      	ldr	r2, [pc, #376]	; (80019f0 <stdin_irq_dma+0x918>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d102      	bne.n	8001882 <stdin_irq_dma+0x7aa>
 800187c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001880:	e01e      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 8001882:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001886:	e01b      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 8001888:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800188c:	e018      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 800188e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001892:	e015      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 8001894:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001898:	e012      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 800189a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800189e:	e00f      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018a4:	e00c      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018aa:	e009      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018b0:	e006      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018b2:	2320      	movs	r3, #32
 80018b4:	e004      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018b6:	2320      	movs	r3, #32
 80018b8:	e002      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018ba:	2320      	movs	r3, #32
 80018bc:	e000      	b.n	80018c0 <stdin_irq_dma+0x7e8>
 80018be:	2320      	movs	r3, #32
 80018c0:	4a4c      	ldr	r2, [pc, #304]	; (80019f4 <stdin_irq_dma+0x91c>)
 80018c2:	60d3      	str	r3, [r2, #12]
 80018c4:	e077      	b.n	80019b6 <stdin_irq_dma+0x8de>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a3d      	ldr	r2, [pc, #244]	; (80019c4 <stdin_irq_dma+0x8ec>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d06d      	beq.n	80019b0 <stdin_irq_dma+0x8d8>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a3a      	ldr	r2, [pc, #232]	; (80019c8 <stdin_irq_dma+0x8f0>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d064      	beq.n	80019ac <stdin_irq_dma+0x8d4>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a38      	ldr	r2, [pc, #224]	; (80019cc <stdin_irq_dma+0x8f4>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d05b      	beq.n	80019a8 <stdin_irq_dma+0x8d0>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a35      	ldr	r2, [pc, #212]	; (80019d0 <stdin_irq_dma+0x8f8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d052      	beq.n	80019a4 <stdin_irq_dma+0x8cc>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a33      	ldr	r2, [pc, #204]	; (80019d4 <stdin_irq_dma+0x8fc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d048      	beq.n	800199e <stdin_irq_dma+0x8c6>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a30      	ldr	r2, [pc, #192]	; (80019d8 <stdin_irq_dma+0x900>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d03e      	beq.n	8001998 <stdin_irq_dma+0x8c0>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a2e      	ldr	r2, [pc, #184]	; (80019dc <stdin_irq_dma+0x904>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d034      	beq.n	8001992 <stdin_irq_dma+0x8ba>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a2b      	ldr	r2, [pc, #172]	; (80019e0 <stdin_irq_dma+0x908>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d02a      	beq.n	800198c <stdin_irq_dma+0x8b4>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a29      	ldr	r2, [pc, #164]	; (80019e4 <stdin_irq_dma+0x90c>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d020      	beq.n	8001986 <stdin_irq_dma+0x8ae>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a26      	ldr	r2, [pc, #152]	; (80019e8 <stdin_irq_dma+0x910>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d016      	beq.n	8001980 <stdin_irq_dma+0x8a8>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a24      	ldr	r2, [pc, #144]	; (80019ec <stdin_irq_dma+0x914>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00c      	beq.n	800197a <stdin_irq_dma+0x8a2>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a21      	ldr	r2, [pc, #132]	; (80019f0 <stdin_irq_dma+0x918>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d102      	bne.n	8001974 <stdin_irq_dma+0x89c>
 800196e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001972:	e01e      	b.n	80019b2 <stdin_irq_dma+0x8da>
 8001974:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001978:	e01b      	b.n	80019b2 <stdin_irq_dma+0x8da>
 800197a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800197e:	e018      	b.n	80019b2 <stdin_irq_dma+0x8da>
 8001980:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001984:	e015      	b.n	80019b2 <stdin_irq_dma+0x8da>
 8001986:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800198a:	e012      	b.n	80019b2 <stdin_irq_dma+0x8da>
 800198c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001990:	e00f      	b.n	80019b2 <stdin_irq_dma+0x8da>
 8001992:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001996:	e00c      	b.n	80019b2 <stdin_irq_dma+0x8da>
 8001998:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800199c:	e009      	b.n	80019b2 <stdin_irq_dma+0x8da>
 800199e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019a2:	e006      	b.n	80019b2 <stdin_irq_dma+0x8da>
 80019a4:	2320      	movs	r3, #32
 80019a6:	e004      	b.n	80019b2 <stdin_irq_dma+0x8da>
 80019a8:	2320      	movs	r3, #32
 80019aa:	e002      	b.n	80019b2 <stdin_irq_dma+0x8da>
 80019ac:	2320      	movs	r3, #32
 80019ae:	e000      	b.n	80019b2 <stdin_irq_dma+0x8da>
 80019b0:	2320      	movs	r3, #32
 80019b2:	4a10      	ldr	r2, [pc, #64]	; (80019f4 <stdin_irq_dma+0x91c>)
 80019b4:	6093      	str	r3, [r2, #8]
    check_buffer(in);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 fee6 	bl	8002788 <check_buffer>
}
 80019bc:	f000 bea4 	b.w	8002708 <stdin_irq_dma+0x1630>
 80019c0:	40026058 	.word	0x40026058
 80019c4:	40026010 	.word	0x40026010
 80019c8:	40026410 	.word	0x40026410
 80019cc:	40026070 	.word	0x40026070
 80019d0:	40026470 	.word	0x40026470
 80019d4:	40026028 	.word	0x40026028
 80019d8:	40026428 	.word	0x40026428
 80019dc:	40026088 	.word	0x40026088
 80019e0:	40026488 	.word	0x40026488
 80019e4:	40026040 	.word	0x40026040
 80019e8:	40026440 	.word	0x40026440
 80019ec:	400260a0 	.word	0x400260a0
 80019f0:	400264a0 	.word	0x400264a0
 80019f4:	40026000 	.word	0x40026000
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_TE_FLAG_INDEX(HDMA(in)));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b7f      	ldr	r3, [pc, #508]	; (8001c00 <stdin_irq_dma+0xb28>)
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d978      	bls.n	8001afa <stdin_irq_dma+0xa22>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a7c      	ldr	r2, [pc, #496]	; (8001c04 <stdin_irq_dma+0xb2c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d06d      	beq.n	8001af2 <stdin_irq_dma+0xa1a>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a7a      	ldr	r2, [pc, #488]	; (8001c08 <stdin_irq_dma+0xb30>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d064      	beq.n	8001aee <stdin_irq_dma+0xa16>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a77      	ldr	r2, [pc, #476]	; (8001c0c <stdin_irq_dma+0xb34>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d05b      	beq.n	8001aea <stdin_irq_dma+0xa12>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a75      	ldr	r2, [pc, #468]	; (8001c10 <stdin_irq_dma+0xb38>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d052      	beq.n	8001ae6 <stdin_irq_dma+0xa0e>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a72      	ldr	r2, [pc, #456]	; (8001c14 <stdin_irq_dma+0xb3c>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d048      	beq.n	8001ae0 <stdin_irq_dma+0xa08>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a70      	ldr	r2, [pc, #448]	; (8001c18 <stdin_irq_dma+0xb40>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d03e      	beq.n	8001ada <stdin_irq_dma+0xa02>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a6d      	ldr	r2, [pc, #436]	; (8001c1c <stdin_irq_dma+0xb44>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d034      	beq.n	8001ad4 <stdin_irq_dma+0x9fc>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a6b      	ldr	r2, [pc, #428]	; (8001c20 <stdin_irq_dma+0xb48>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d02a      	beq.n	8001ace <stdin_irq_dma+0x9f6>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a68      	ldr	r2, [pc, #416]	; (8001c24 <stdin_irq_dma+0xb4c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d020      	beq.n	8001ac8 <stdin_irq_dma+0x9f0>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a66      	ldr	r2, [pc, #408]	; (8001c28 <stdin_irq_dma+0xb50>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d016      	beq.n	8001ac2 <stdin_irq_dma+0x9ea>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a63      	ldr	r2, [pc, #396]	; (8001c2c <stdin_irq_dma+0xb54>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00c      	beq.n	8001abc <stdin_irq_dma+0x9e4>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a61      	ldr	r2, [pc, #388]	; (8001c30 <stdin_irq_dma+0xb58>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d102      	bne.n	8001ab6 <stdin_irq_dma+0x9de>
 8001ab0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001ab4:	e01e      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ab6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001aba:	e01b      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001abc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001ac0:	e018      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ac2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001ac6:	e015      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ac8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001acc:	e012      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ace:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad2:	e00f      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ad4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad8:	e00c      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ada:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ade:	e009      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ae4:	e006      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001ae6:	2308      	movs	r3, #8
 8001ae8:	e004      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001aea:	2308      	movs	r3, #8
 8001aec:	e002      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001aee:	2308      	movs	r3, #8
 8001af0:	e000      	b.n	8001af4 <stdin_irq_dma+0xa1c>
 8001af2:	2308      	movs	r3, #8
 8001af4:	4a4f      	ldr	r2, [pc, #316]	; (8001c34 <stdin_irq_dma+0xb5c>)
 8001af6:	60d3      	str	r3, [r2, #12]
 8001af8:	e1b7      	b.n	8001e6a <stdin_irq_dma+0xd92>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	461a      	mov	r2, r3
 8001b04:	4b4c      	ldr	r3, [pc, #304]	; (8001c38 <stdin_irq_dma+0xb60>)
 8001b06:	429a      	cmp	r2, r3
 8001b08:	f240 8098 	bls.w	8001c3c <stdin_irq_dma+0xb64>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a3b      	ldr	r2, [pc, #236]	; (8001c04 <stdin_irq_dma+0xb2c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d06d      	beq.n	8001bf6 <stdin_irq_dma+0xb1e>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a39      	ldr	r2, [pc, #228]	; (8001c08 <stdin_irq_dma+0xb30>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d064      	beq.n	8001bf2 <stdin_irq_dma+0xb1a>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a36      	ldr	r2, [pc, #216]	; (8001c0c <stdin_irq_dma+0xb34>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d05b      	beq.n	8001bee <stdin_irq_dma+0xb16>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	; (8001c10 <stdin_irq_dma+0xb38>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d052      	beq.n	8001bea <stdin_irq_dma+0xb12>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a31      	ldr	r2, [pc, #196]	; (8001c14 <stdin_irq_dma+0xb3c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d048      	beq.n	8001be4 <stdin_irq_dma+0xb0c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a2f      	ldr	r2, [pc, #188]	; (8001c18 <stdin_irq_dma+0xb40>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d03e      	beq.n	8001bde <stdin_irq_dma+0xb06>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a2c      	ldr	r2, [pc, #176]	; (8001c1c <stdin_irq_dma+0xb44>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d034      	beq.n	8001bd8 <stdin_irq_dma+0xb00>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a2a      	ldr	r2, [pc, #168]	; (8001c20 <stdin_irq_dma+0xb48>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d02a      	beq.n	8001bd2 <stdin_irq_dma+0xafa>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a27      	ldr	r2, [pc, #156]	; (8001c24 <stdin_irq_dma+0xb4c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d020      	beq.n	8001bcc <stdin_irq_dma+0xaf4>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a25      	ldr	r2, [pc, #148]	; (8001c28 <stdin_irq_dma+0xb50>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d016      	beq.n	8001bc6 <stdin_irq_dma+0xaee>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a22      	ldr	r2, [pc, #136]	; (8001c2c <stdin_irq_dma+0xb54>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00c      	beq.n	8001bc0 <stdin_irq_dma+0xae8>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a20      	ldr	r2, [pc, #128]	; (8001c30 <stdin_irq_dma+0xb58>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d102      	bne.n	8001bba <stdin_irq_dma+0xae2>
 8001bb4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001bb8:	e01e      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bbe:	e01b      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bc0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001bc4:	e018      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bc6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001bca:	e015      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bcc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001bd0:	e012      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd6:	e00f      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bdc:	e00c      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001be2:	e009      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001be4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001be8:	e006      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bea:	2308      	movs	r3, #8
 8001bec:	e004      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bee:	2308      	movs	r3, #8
 8001bf0:	e002      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bf2:	2308      	movs	r3, #8
 8001bf4:	e000      	b.n	8001bf8 <stdin_irq_dma+0xb20>
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	4a0e      	ldr	r2, [pc, #56]	; (8001c34 <stdin_irq_dma+0xb5c>)
 8001bfa:	6093      	str	r3, [r2, #8]
 8001bfc:	e135      	b.n	8001e6a <stdin_irq_dma+0xd92>
 8001bfe:	bf00      	nop
 8001c00:	40026458 	.word	0x40026458
 8001c04:	40026010 	.word	0x40026010
 8001c08:	40026410 	.word	0x40026410
 8001c0c:	40026070 	.word	0x40026070
 8001c10:	40026470 	.word	0x40026470
 8001c14:	40026028 	.word	0x40026028
 8001c18:	40026428 	.word	0x40026428
 8001c1c:	40026088 	.word	0x40026088
 8001c20:	40026488 	.word	0x40026488
 8001c24:	40026040 	.word	0x40026040
 8001c28:	40026440 	.word	0x40026440
 8001c2c:	400260a0 	.word	0x400260a0
 8001c30:	400264a0 	.word	0x400264a0
 8001c34:	40026400 	.word	0x40026400
 8001c38:	400260b8 	.word	0x400260b8
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b79      	ldr	r3, [pc, #484]	; (8001e2c <stdin_irq_dma+0xd54>)
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d978      	bls.n	8001d3e <stdin_irq_dma+0xc66>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a76      	ldr	r2, [pc, #472]	; (8001e30 <stdin_irq_dma+0xd58>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d06d      	beq.n	8001d36 <stdin_irq_dma+0xc5e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a74      	ldr	r2, [pc, #464]	; (8001e34 <stdin_irq_dma+0xd5c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d064      	beq.n	8001d32 <stdin_irq_dma+0xc5a>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a71      	ldr	r2, [pc, #452]	; (8001e38 <stdin_irq_dma+0xd60>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d05b      	beq.n	8001d2e <stdin_irq_dma+0xc56>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a6f      	ldr	r2, [pc, #444]	; (8001e3c <stdin_irq_dma+0xd64>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d052      	beq.n	8001d2a <stdin_irq_dma+0xc52>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a6c      	ldr	r2, [pc, #432]	; (8001e40 <stdin_irq_dma+0xd68>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d048      	beq.n	8001d24 <stdin_irq_dma+0xc4c>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a6a      	ldr	r2, [pc, #424]	; (8001e44 <stdin_irq_dma+0xd6c>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d03e      	beq.n	8001d1e <stdin_irq_dma+0xc46>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a67      	ldr	r2, [pc, #412]	; (8001e48 <stdin_irq_dma+0xd70>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d034      	beq.n	8001d18 <stdin_irq_dma+0xc40>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a65      	ldr	r2, [pc, #404]	; (8001e4c <stdin_irq_dma+0xd74>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d02a      	beq.n	8001d12 <stdin_irq_dma+0xc3a>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a62      	ldr	r2, [pc, #392]	; (8001e50 <stdin_irq_dma+0xd78>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d020      	beq.n	8001d0c <stdin_irq_dma+0xc34>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a60      	ldr	r2, [pc, #384]	; (8001e54 <stdin_irq_dma+0xd7c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d016      	beq.n	8001d06 <stdin_irq_dma+0xc2e>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a5d      	ldr	r2, [pc, #372]	; (8001e58 <stdin_irq_dma+0xd80>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d00c      	beq.n	8001d00 <stdin_irq_dma+0xc28>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a5b      	ldr	r2, [pc, #364]	; (8001e5c <stdin_irq_dma+0xd84>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d102      	bne.n	8001cfa <stdin_irq_dma+0xc22>
 8001cf4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001cf8:	e01e      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001cfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cfe:	e01b      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001d04:	e018      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d06:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001d0a:	e015      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001d10:	e012      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d16:	e00f      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d1c:	e00c      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d22:	e009      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d28:	e006      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d2a:	2308      	movs	r3, #8
 8001d2c:	e004      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d2e:	2308      	movs	r3, #8
 8001d30:	e002      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d32:	2308      	movs	r3, #8
 8001d34:	e000      	b.n	8001d38 <stdin_irq_dma+0xc60>
 8001d36:	2308      	movs	r3, #8
 8001d38:	4a49      	ldr	r2, [pc, #292]	; (8001e60 <stdin_irq_dma+0xd88>)
 8001d3a:	60d3      	str	r3, [r2, #12]
 8001d3c:	e095      	b.n	8001e6a <stdin_irq_dma+0xd92>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a3a      	ldr	r2, [pc, #232]	; (8001e30 <stdin_irq_dma+0xd58>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	f000 808b 	beq.w	8001e64 <stdin_irq_dma+0xd8c>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a37      	ldr	r2, [pc, #220]	; (8001e34 <stdin_irq_dma+0xd5c>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d064      	beq.n	8001e26 <stdin_irq_dma+0xd4e>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a34      	ldr	r2, [pc, #208]	; (8001e38 <stdin_irq_dma+0xd60>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d05b      	beq.n	8001e22 <stdin_irq_dma+0xd4a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a32      	ldr	r2, [pc, #200]	; (8001e3c <stdin_irq_dma+0xd64>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d052      	beq.n	8001e1e <stdin_irq_dma+0xd46>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a2f      	ldr	r2, [pc, #188]	; (8001e40 <stdin_irq_dma+0xd68>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d048      	beq.n	8001e18 <stdin_irq_dma+0xd40>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a2d      	ldr	r2, [pc, #180]	; (8001e44 <stdin_irq_dma+0xd6c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d03e      	beq.n	8001e12 <stdin_irq_dma+0xd3a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a2a      	ldr	r2, [pc, #168]	; (8001e48 <stdin_irq_dma+0xd70>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d034      	beq.n	8001e0c <stdin_irq_dma+0xd34>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a28      	ldr	r2, [pc, #160]	; (8001e4c <stdin_irq_dma+0xd74>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d02a      	beq.n	8001e06 <stdin_irq_dma+0xd2e>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a25      	ldr	r2, [pc, #148]	; (8001e50 <stdin_irq_dma+0xd78>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d020      	beq.n	8001e00 <stdin_irq_dma+0xd28>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a23      	ldr	r2, [pc, #140]	; (8001e54 <stdin_irq_dma+0xd7c>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d016      	beq.n	8001dfa <stdin_irq_dma+0xd22>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a20      	ldr	r2, [pc, #128]	; (8001e58 <stdin_irq_dma+0xd80>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d00c      	beq.n	8001df4 <stdin_irq_dma+0xd1c>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <stdin_irq_dma+0xd84>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d102      	bne.n	8001dee <stdin_irq_dma+0xd16>
 8001de8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001dec:	e03b      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001df2:	e038      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001df4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001df8:	e035      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001dfa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001dfe:	e032      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001e04:	e02f      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e0a:	e02c      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e10:	e029      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e16:	e026      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e1c:	e023      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e1e:	2308      	movs	r3, #8
 8001e20:	e021      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e22:	2308      	movs	r3, #8
 8001e24:	e01f      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e26:	2308      	movs	r3, #8
 8001e28:	e01d      	b.n	8001e66 <stdin_irq_dma+0xd8e>
 8001e2a:	bf00      	nop
 8001e2c:	40026058 	.word	0x40026058
 8001e30:	40026010 	.word	0x40026010
 8001e34:	40026410 	.word	0x40026410
 8001e38:	40026070 	.word	0x40026070
 8001e3c:	40026470 	.word	0x40026470
 8001e40:	40026028 	.word	0x40026028
 8001e44:	40026428 	.word	0x40026428
 8001e48:	40026088 	.word	0x40026088
 8001e4c:	40026488 	.word	0x40026488
 8001e50:	40026040 	.word	0x40026040
 8001e54:	40026440 	.word	0x40026440
 8001e58:	400260a0 	.word	0x400260a0
 8001e5c:	400264a0 	.word	0x400264a0
 8001e60:	40026000 	.word	0x40026000
 8001e64:	2308      	movs	r3, #8
 8001e66:	4a7e      	ldr	r2, [pc, #504]	; (8002060 <stdin_irq_dma+0xf88>)
 8001e68:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_FE_FLAG_INDEX(HDMA(in)));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	4b7b      	ldr	r3, [pc, #492]	; (8002064 <stdin_irq_dma+0xf8c>)
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d974      	bls.n	8001f64 <stdin_irq_dma+0xe8c>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a79      	ldr	r2, [pc, #484]	; (8002068 <stdin_irq_dma+0xf90>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d069      	beq.n	8001f5c <stdin_irq_dma+0xe84>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a76      	ldr	r2, [pc, #472]	; (800206c <stdin_irq_dma+0xf94>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d060      	beq.n	8001f58 <stdin_irq_dma+0xe80>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a74      	ldr	r2, [pc, #464]	; (8002070 <stdin_irq_dma+0xf98>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d057      	beq.n	8001f54 <stdin_irq_dma+0xe7c>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a71      	ldr	r2, [pc, #452]	; (8002074 <stdin_irq_dma+0xf9c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d04e      	beq.n	8001f50 <stdin_irq_dma+0xe78>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a6f      	ldr	r2, [pc, #444]	; (8002078 <stdin_irq_dma+0xfa0>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d045      	beq.n	8001f4c <stdin_irq_dma+0xe74>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a6c      	ldr	r2, [pc, #432]	; (800207c <stdin_irq_dma+0xfa4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d03c      	beq.n	8001f48 <stdin_irq_dma+0xe70>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a6a      	ldr	r2, [pc, #424]	; (8002080 <stdin_irq_dma+0xfa8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d033      	beq.n	8001f44 <stdin_irq_dma+0xe6c>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a67      	ldr	r2, [pc, #412]	; (8002084 <stdin_irq_dma+0xfac>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d02a      	beq.n	8001f40 <stdin_irq_dma+0xe68>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a65      	ldr	r2, [pc, #404]	; (8002088 <stdin_irq_dma+0xfb0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d020      	beq.n	8001f3a <stdin_irq_dma+0xe62>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a62      	ldr	r2, [pc, #392]	; (800208c <stdin_irq_dma+0xfb4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d016      	beq.n	8001f34 <stdin_irq_dma+0xe5c>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a60      	ldr	r2, [pc, #384]	; (8002090 <stdin_irq_dma+0xfb8>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d00c      	beq.n	8001f2e <stdin_irq_dma+0xe56>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a5d      	ldr	r2, [pc, #372]	; (8002094 <stdin_irq_dma+0xfbc>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d102      	bne.n	8001f28 <stdin_irq_dma+0xe50>
 8001f22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f26:	e01a      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f28:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f2c:	e017      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f32:	e014      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f38:	e011      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f3e:	e00e      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f40:	2340      	movs	r3, #64	; 0x40
 8001f42:	e00c      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f44:	2340      	movs	r3, #64	; 0x40
 8001f46:	e00a      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f48:	2340      	movs	r3, #64	; 0x40
 8001f4a:	e008      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f4c:	2340      	movs	r3, #64	; 0x40
 8001f4e:	e006      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f50:	2301      	movs	r3, #1
 8001f52:	e004      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f54:	2301      	movs	r3, #1
 8001f56:	e002      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <stdin_irq_dma+0xe86>
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	4a4e      	ldr	r2, [pc, #312]	; (8002098 <stdin_irq_dma+0xfc0>)
 8001f60:	60d3      	str	r3, [r2, #12]
 8001f62:	e1ac      	b.n	80022be <stdin_irq_dma+0x11e6>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b4b      	ldr	r3, [pc, #300]	; (800209c <stdin_irq_dma+0xfc4>)
 8001f70:	429a      	cmp	r2, r3
 8001f72:	f240 8095 	bls.w	80020a0 <stdin_irq_dma+0xfc8>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a3a      	ldr	r2, [pc, #232]	; (8002068 <stdin_irq_dma+0xf90>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d069      	beq.n	8002058 <stdin_irq_dma+0xf80>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a37      	ldr	r2, [pc, #220]	; (800206c <stdin_irq_dma+0xf94>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d060      	beq.n	8002054 <stdin_irq_dma+0xf7c>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a35      	ldr	r2, [pc, #212]	; (8002070 <stdin_irq_dma+0xf98>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d057      	beq.n	8002050 <stdin_irq_dma+0xf78>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a32      	ldr	r2, [pc, #200]	; (8002074 <stdin_irq_dma+0xf9c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d04e      	beq.n	800204c <stdin_irq_dma+0xf74>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a30      	ldr	r2, [pc, #192]	; (8002078 <stdin_irq_dma+0xfa0>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d045      	beq.n	8002048 <stdin_irq_dma+0xf70>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a2d      	ldr	r2, [pc, #180]	; (800207c <stdin_irq_dma+0xfa4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d03c      	beq.n	8002044 <stdin_irq_dma+0xf6c>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a2b      	ldr	r2, [pc, #172]	; (8002080 <stdin_irq_dma+0xfa8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d033      	beq.n	8002040 <stdin_irq_dma+0xf68>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a28      	ldr	r2, [pc, #160]	; (8002084 <stdin_irq_dma+0xfac>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d02a      	beq.n	800203c <stdin_irq_dma+0xf64>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a26      	ldr	r2, [pc, #152]	; (8002088 <stdin_irq_dma+0xfb0>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d020      	beq.n	8002036 <stdin_irq_dma+0xf5e>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a23      	ldr	r2, [pc, #140]	; (800208c <stdin_irq_dma+0xfb4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d016      	beq.n	8002030 <stdin_irq_dma+0xf58>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a21      	ldr	r2, [pc, #132]	; (8002090 <stdin_irq_dma+0xfb8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d00c      	beq.n	800202a <stdin_irq_dma+0xf52>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a1e      	ldr	r2, [pc, #120]	; (8002094 <stdin_irq_dma+0xfbc>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d102      	bne.n	8002024 <stdin_irq_dma+0xf4c>
 800201e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002022:	e01a      	b.n	800205a <stdin_irq_dma+0xf82>
 8002024:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002028:	e017      	b.n	800205a <stdin_irq_dma+0xf82>
 800202a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202e:	e014      	b.n	800205a <stdin_irq_dma+0xf82>
 8002030:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002034:	e011      	b.n	800205a <stdin_irq_dma+0xf82>
 8002036:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800203a:	e00e      	b.n	800205a <stdin_irq_dma+0xf82>
 800203c:	2340      	movs	r3, #64	; 0x40
 800203e:	e00c      	b.n	800205a <stdin_irq_dma+0xf82>
 8002040:	2340      	movs	r3, #64	; 0x40
 8002042:	e00a      	b.n	800205a <stdin_irq_dma+0xf82>
 8002044:	2340      	movs	r3, #64	; 0x40
 8002046:	e008      	b.n	800205a <stdin_irq_dma+0xf82>
 8002048:	2340      	movs	r3, #64	; 0x40
 800204a:	e006      	b.n	800205a <stdin_irq_dma+0xf82>
 800204c:	2301      	movs	r3, #1
 800204e:	e004      	b.n	800205a <stdin_irq_dma+0xf82>
 8002050:	2301      	movs	r3, #1
 8002052:	e002      	b.n	800205a <stdin_irq_dma+0xf82>
 8002054:	2301      	movs	r3, #1
 8002056:	e000      	b.n	800205a <stdin_irq_dma+0xf82>
 8002058:	2301      	movs	r3, #1
 800205a:	4a0f      	ldr	r2, [pc, #60]	; (8002098 <stdin_irq_dma+0xfc0>)
 800205c:	6093      	str	r3, [r2, #8]
 800205e:	e12e      	b.n	80022be <stdin_irq_dma+0x11e6>
 8002060:	40026000 	.word	0x40026000
 8002064:	40026458 	.word	0x40026458
 8002068:	40026010 	.word	0x40026010
 800206c:	40026410 	.word	0x40026410
 8002070:	40026070 	.word	0x40026070
 8002074:	40026470 	.word	0x40026470
 8002078:	40026028 	.word	0x40026028
 800207c:	40026428 	.word	0x40026428
 8002080:	40026088 	.word	0x40026088
 8002084:	40026488 	.word	0x40026488
 8002088:	40026040 	.word	0x40026040
 800208c:	40026440 	.word	0x40026440
 8002090:	400260a0 	.word	0x400260a0
 8002094:	400264a0 	.word	0x400264a0
 8002098:	40026400 	.word	0x40026400
 800209c:	400260b8 	.word	0x400260b8
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b75      	ldr	r3, [pc, #468]	; (8002280 <stdin_irq_dma+0x11a8>)
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d974      	bls.n	800219a <stdin_irq_dma+0x10c2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a72      	ldr	r2, [pc, #456]	; (8002284 <stdin_irq_dma+0x11ac>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d069      	beq.n	8002192 <stdin_irq_dma+0x10ba>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a70      	ldr	r2, [pc, #448]	; (8002288 <stdin_irq_dma+0x11b0>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d060      	beq.n	800218e <stdin_irq_dma+0x10b6>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a6d      	ldr	r2, [pc, #436]	; (800228c <stdin_irq_dma+0x11b4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d057      	beq.n	800218a <stdin_irq_dma+0x10b2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a6b      	ldr	r2, [pc, #428]	; (8002290 <stdin_irq_dma+0x11b8>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d04e      	beq.n	8002186 <stdin_irq_dma+0x10ae>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a68      	ldr	r2, [pc, #416]	; (8002294 <stdin_irq_dma+0x11bc>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d045      	beq.n	8002182 <stdin_irq_dma+0x10aa>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a66      	ldr	r2, [pc, #408]	; (8002298 <stdin_irq_dma+0x11c0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d03c      	beq.n	800217e <stdin_irq_dma+0x10a6>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a63      	ldr	r2, [pc, #396]	; (800229c <stdin_irq_dma+0x11c4>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d033      	beq.n	800217a <stdin_irq_dma+0x10a2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a61      	ldr	r2, [pc, #388]	; (80022a0 <stdin_irq_dma+0x11c8>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d02a      	beq.n	8002176 <stdin_irq_dma+0x109e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a5e      	ldr	r2, [pc, #376]	; (80022a4 <stdin_irq_dma+0x11cc>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d020      	beq.n	8002170 <stdin_irq_dma+0x1098>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a5c      	ldr	r2, [pc, #368]	; (80022a8 <stdin_irq_dma+0x11d0>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d016      	beq.n	800216a <stdin_irq_dma+0x1092>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a59      	ldr	r2, [pc, #356]	; (80022ac <stdin_irq_dma+0x11d4>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d00c      	beq.n	8002164 <stdin_irq_dma+0x108c>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a57      	ldr	r2, [pc, #348]	; (80022b0 <stdin_irq_dma+0x11d8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d102      	bne.n	800215e <stdin_irq_dma+0x1086>
 8002158:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800215c:	e01a      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800215e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002162:	e017      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002164:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002168:	e014      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800216a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800216e:	e011      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002170:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002174:	e00e      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002176:	2340      	movs	r3, #64	; 0x40
 8002178:	e00c      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800217a:	2340      	movs	r3, #64	; 0x40
 800217c:	e00a      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800217e:	2340      	movs	r3, #64	; 0x40
 8002180:	e008      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002182:	2340      	movs	r3, #64	; 0x40
 8002184:	e006      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002186:	2301      	movs	r3, #1
 8002188:	e004      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800218a:	2301      	movs	r3, #1
 800218c:	e002      	b.n	8002194 <stdin_irq_dma+0x10bc>
 800218e:	2301      	movs	r3, #1
 8002190:	e000      	b.n	8002194 <stdin_irq_dma+0x10bc>
 8002192:	2301      	movs	r3, #1
 8002194:	4a47      	ldr	r2, [pc, #284]	; (80022b4 <stdin_irq_dma+0x11dc>)
 8002196:	60d3      	str	r3, [r2, #12]
 8002198:	e091      	b.n	80022be <stdin_irq_dma+0x11e6>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a38      	ldr	r2, [pc, #224]	; (8002284 <stdin_irq_dma+0x11ac>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	f000 8087 	beq.w	80022b8 <stdin_irq_dma+0x11e0>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a35      	ldr	r2, [pc, #212]	; (8002288 <stdin_irq_dma+0x11b0>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d060      	beq.n	800227a <stdin_irq_dma+0x11a2>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a32      	ldr	r2, [pc, #200]	; (800228c <stdin_irq_dma+0x11b4>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d057      	beq.n	8002276 <stdin_irq_dma+0x119e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a30      	ldr	r2, [pc, #192]	; (8002290 <stdin_irq_dma+0x11b8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d04e      	beq.n	8002272 <stdin_irq_dma+0x119a>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2d      	ldr	r2, [pc, #180]	; (8002294 <stdin_irq_dma+0x11bc>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d045      	beq.n	800226e <stdin_irq_dma+0x1196>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <stdin_irq_dma+0x11c0>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d03c      	beq.n	800226a <stdin_irq_dma+0x1192>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a28      	ldr	r2, [pc, #160]	; (800229c <stdin_irq_dma+0x11c4>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d033      	beq.n	8002266 <stdin_irq_dma+0x118e>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a26      	ldr	r2, [pc, #152]	; (80022a0 <stdin_irq_dma+0x11c8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d02a      	beq.n	8002262 <stdin_irq_dma+0x118a>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a23      	ldr	r2, [pc, #140]	; (80022a4 <stdin_irq_dma+0x11cc>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d020      	beq.n	800225c <stdin_irq_dma+0x1184>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a21      	ldr	r2, [pc, #132]	; (80022a8 <stdin_irq_dma+0x11d0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d016      	beq.n	8002256 <stdin_irq_dma+0x117e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a1e      	ldr	r2, [pc, #120]	; (80022ac <stdin_irq_dma+0x11d4>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00c      	beq.n	8002250 <stdin_irq_dma+0x1178>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <stdin_irq_dma+0x11d8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d102      	bne.n	800224a <stdin_irq_dma+0x1172>
 8002244:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002248:	e037      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800224a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800224e:	e034      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002254:	e031      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002256:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800225a:	e02e      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800225c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002260:	e02b      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002262:	2340      	movs	r3, #64	; 0x40
 8002264:	e029      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002266:	2340      	movs	r3, #64	; 0x40
 8002268:	e027      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800226a:	2340      	movs	r3, #64	; 0x40
 800226c:	e025      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800226e:	2340      	movs	r3, #64	; 0x40
 8002270:	e023      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002272:	2301      	movs	r3, #1
 8002274:	e021      	b.n	80022ba <stdin_irq_dma+0x11e2>
 8002276:	2301      	movs	r3, #1
 8002278:	e01f      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800227a:	2301      	movs	r3, #1
 800227c:	e01d      	b.n	80022ba <stdin_irq_dma+0x11e2>
 800227e:	bf00      	nop
 8002280:	40026058 	.word	0x40026058
 8002284:	40026010 	.word	0x40026010
 8002288:	40026410 	.word	0x40026410
 800228c:	40026070 	.word	0x40026070
 8002290:	40026470 	.word	0x40026470
 8002294:	40026028 	.word	0x40026028
 8002298:	40026428 	.word	0x40026428
 800229c:	40026088 	.word	0x40026088
 80022a0:	40026488 	.word	0x40026488
 80022a4:	40026040 	.word	0x40026040
 80022a8:	40026440 	.word	0x40026440
 80022ac:	400260a0 	.word	0x400260a0
 80022b0:	400264a0 	.word	0x400264a0
 80022b4:	40026000 	.word	0x40026000
 80022b8:	2301      	movs	r3, #1
 80022ba:	4a82      	ldr	r2, [pc, #520]	; (80024c4 <stdin_irq_dma+0x13ec>)
 80022bc:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG(HDMA(in), __HAL_DMA_GET_DME_FLAG_INDEX(HDMA(in)));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	4b7f      	ldr	r3, [pc, #508]	; (80024c8 <stdin_irq_dma+0x13f0>)
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d978      	bls.n	80023c0 <stdin_irq_dma+0x12e8>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a7d      	ldr	r2, [pc, #500]	; (80024cc <stdin_irq_dma+0x13f4>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d06d      	beq.n	80023b8 <stdin_irq_dma+0x12e0>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a7a      	ldr	r2, [pc, #488]	; (80024d0 <stdin_irq_dma+0x13f8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d064      	beq.n	80023b4 <stdin_irq_dma+0x12dc>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a78      	ldr	r2, [pc, #480]	; (80024d4 <stdin_irq_dma+0x13fc>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d05b      	beq.n	80023b0 <stdin_irq_dma+0x12d8>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a75      	ldr	r2, [pc, #468]	; (80024d8 <stdin_irq_dma+0x1400>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d052      	beq.n	80023ac <stdin_irq_dma+0x12d4>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a73      	ldr	r2, [pc, #460]	; (80024dc <stdin_irq_dma+0x1404>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d048      	beq.n	80023a6 <stdin_irq_dma+0x12ce>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a70      	ldr	r2, [pc, #448]	; (80024e0 <stdin_irq_dma+0x1408>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d03e      	beq.n	80023a0 <stdin_irq_dma+0x12c8>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a6e      	ldr	r2, [pc, #440]	; (80024e4 <stdin_irq_dma+0x140c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d034      	beq.n	800239a <stdin_irq_dma+0x12c2>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a6b      	ldr	r2, [pc, #428]	; (80024e8 <stdin_irq_dma+0x1410>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d02a      	beq.n	8002394 <stdin_irq_dma+0x12bc>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a69      	ldr	r2, [pc, #420]	; (80024ec <stdin_irq_dma+0x1414>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d020      	beq.n	800238e <stdin_irq_dma+0x12b6>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a66      	ldr	r2, [pc, #408]	; (80024f0 <stdin_irq_dma+0x1418>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d016      	beq.n	8002388 <stdin_irq_dma+0x12b0>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a64      	ldr	r2, [pc, #400]	; (80024f4 <stdin_irq_dma+0x141c>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00c      	beq.n	8002382 <stdin_irq_dma+0x12aa>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a61      	ldr	r2, [pc, #388]	; (80024f8 <stdin_irq_dma+0x1420>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d102      	bne.n	800237c <stdin_irq_dma+0x12a4>
 8002376:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800237a:	e01e      	b.n	80023ba <stdin_irq_dma+0x12e2>
 800237c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002380:	e01b      	b.n	80023ba <stdin_irq_dma+0x12e2>
 8002382:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002386:	e018      	b.n	80023ba <stdin_irq_dma+0x12e2>
 8002388:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800238c:	e015      	b.n	80023ba <stdin_irq_dma+0x12e2>
 800238e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002392:	e012      	b.n	80023ba <stdin_irq_dma+0x12e2>
 8002394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002398:	e00f      	b.n	80023ba <stdin_irq_dma+0x12e2>
 800239a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800239e:	e00c      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023a4:	e009      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023aa:	e006      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023ac:	2304      	movs	r3, #4
 80023ae:	e004      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023b0:	2304      	movs	r3, #4
 80023b2:	e002      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023b4:	2304      	movs	r3, #4
 80023b6:	e000      	b.n	80023ba <stdin_irq_dma+0x12e2>
 80023b8:	2304      	movs	r3, #4
 80023ba:	4a50      	ldr	r2, [pc, #320]	; (80024fc <stdin_irq_dma+0x1424>)
 80023bc:	60d3      	str	r3, [r2, #12]
 80023be:	e19a      	b.n	80026f6 <stdin_irq_dma+0x161e>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <stdin_irq_dma+0x1428>)
 80023cc:	429a      	cmp	r2, r3
 80023ce:	f240 8099 	bls.w	8002504 <stdin_irq_dma+0x142c>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a3c      	ldr	r2, [pc, #240]	; (80024cc <stdin_irq_dma+0x13f4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d06d      	beq.n	80024bc <stdin_irq_dma+0x13e4>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a39      	ldr	r2, [pc, #228]	; (80024d0 <stdin_irq_dma+0x13f8>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d064      	beq.n	80024b8 <stdin_irq_dma+0x13e0>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a37      	ldr	r2, [pc, #220]	; (80024d4 <stdin_irq_dma+0x13fc>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d05b      	beq.n	80024b4 <stdin_irq_dma+0x13dc>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a34      	ldr	r2, [pc, #208]	; (80024d8 <stdin_irq_dma+0x1400>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d052      	beq.n	80024b0 <stdin_irq_dma+0x13d8>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a32      	ldr	r2, [pc, #200]	; (80024dc <stdin_irq_dma+0x1404>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d048      	beq.n	80024aa <stdin_irq_dma+0x13d2>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a2f      	ldr	r2, [pc, #188]	; (80024e0 <stdin_irq_dma+0x1408>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d03e      	beq.n	80024a4 <stdin_irq_dma+0x13cc>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a2d      	ldr	r2, [pc, #180]	; (80024e4 <stdin_irq_dma+0x140c>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d034      	beq.n	800249e <stdin_irq_dma+0x13c6>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <stdin_irq_dma+0x1410>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d02a      	beq.n	8002498 <stdin_irq_dma+0x13c0>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a28      	ldr	r2, [pc, #160]	; (80024ec <stdin_irq_dma+0x1414>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d020      	beq.n	8002492 <stdin_irq_dma+0x13ba>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a25      	ldr	r2, [pc, #148]	; (80024f0 <stdin_irq_dma+0x1418>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d016      	beq.n	800248c <stdin_irq_dma+0x13b4>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a23      	ldr	r2, [pc, #140]	; (80024f4 <stdin_irq_dma+0x141c>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d00c      	beq.n	8002486 <stdin_irq_dma+0x13ae>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a20      	ldr	r2, [pc, #128]	; (80024f8 <stdin_irq_dma+0x1420>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d102      	bne.n	8002480 <stdin_irq_dma+0x13a8>
 800247a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800247e:	e01e      	b.n	80024be <stdin_irq_dma+0x13e6>
 8002480:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002484:	e01b      	b.n	80024be <stdin_irq_dma+0x13e6>
 8002486:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800248a:	e018      	b.n	80024be <stdin_irq_dma+0x13e6>
 800248c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002490:	e015      	b.n	80024be <stdin_irq_dma+0x13e6>
 8002492:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002496:	e012      	b.n	80024be <stdin_irq_dma+0x13e6>
 8002498:	f44f 7380 	mov.w	r3, #256	; 0x100
 800249c:	e00f      	b.n	80024be <stdin_irq_dma+0x13e6>
 800249e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024a2:	e00c      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024a8:	e009      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024ae:	e006      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024b0:	2304      	movs	r3, #4
 80024b2:	e004      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024b4:	2304      	movs	r3, #4
 80024b6:	e002      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024b8:	2304      	movs	r3, #4
 80024ba:	e000      	b.n	80024be <stdin_irq_dma+0x13e6>
 80024bc:	2304      	movs	r3, #4
 80024be:	4a0f      	ldr	r2, [pc, #60]	; (80024fc <stdin_irq_dma+0x1424>)
 80024c0:	6093      	str	r3, [r2, #8]
 80024c2:	e118      	b.n	80026f6 <stdin_irq_dma+0x161e>
 80024c4:	40026000 	.word	0x40026000
 80024c8:	40026458 	.word	0x40026458
 80024cc:	40026010 	.word	0x40026010
 80024d0:	40026410 	.word	0x40026410
 80024d4:	40026070 	.word	0x40026070
 80024d8:	40026470 	.word	0x40026470
 80024dc:	40026028 	.word	0x40026028
 80024e0:	40026428 	.word	0x40026428
 80024e4:	40026088 	.word	0x40026088
 80024e8:	40026488 	.word	0x40026488
 80024ec:	40026040 	.word	0x40026040
 80024f0:	40026440 	.word	0x40026440
 80024f4:	400260a0 	.word	0x400260a0
 80024f8:	400264a0 	.word	0x400264a0
 80024fc:	40026400 	.word	0x40026400
 8002500:	400260b8 	.word	0x400260b8
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	4b80      	ldr	r3, [pc, #512]	; (8002710 <stdin_irq_dma+0x1638>)
 8002510:	429a      	cmp	r2, r3
 8002512:	d978      	bls.n	8002606 <stdin_irq_dma+0x152e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a7d      	ldr	r2, [pc, #500]	; (8002714 <stdin_irq_dma+0x163c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d06d      	beq.n	80025fe <stdin_irq_dma+0x1526>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a7b      	ldr	r2, [pc, #492]	; (8002718 <stdin_irq_dma+0x1640>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d064      	beq.n	80025fa <stdin_irq_dma+0x1522>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a78      	ldr	r2, [pc, #480]	; (800271c <stdin_irq_dma+0x1644>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d05b      	beq.n	80025f6 <stdin_irq_dma+0x151e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a76      	ldr	r2, [pc, #472]	; (8002720 <stdin_irq_dma+0x1648>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d052      	beq.n	80025f2 <stdin_irq_dma+0x151a>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a73      	ldr	r2, [pc, #460]	; (8002724 <stdin_irq_dma+0x164c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d048      	beq.n	80025ec <stdin_irq_dma+0x1514>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a71      	ldr	r2, [pc, #452]	; (8002728 <stdin_irq_dma+0x1650>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d03e      	beq.n	80025e6 <stdin_irq_dma+0x150e>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a6e      	ldr	r2, [pc, #440]	; (800272c <stdin_irq_dma+0x1654>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d034      	beq.n	80025e0 <stdin_irq_dma+0x1508>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a6c      	ldr	r2, [pc, #432]	; (8002730 <stdin_irq_dma+0x1658>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d02a      	beq.n	80025da <stdin_irq_dma+0x1502>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a69      	ldr	r2, [pc, #420]	; (8002734 <stdin_irq_dma+0x165c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d020      	beq.n	80025d4 <stdin_irq_dma+0x14fc>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a67      	ldr	r2, [pc, #412]	; (8002738 <stdin_irq_dma+0x1660>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d016      	beq.n	80025ce <stdin_irq_dma+0x14f6>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a64      	ldr	r2, [pc, #400]	; (800273c <stdin_irq_dma+0x1664>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d00c      	beq.n	80025c8 <stdin_irq_dma+0x14f0>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a62      	ldr	r2, [pc, #392]	; (8002740 <stdin_irq_dma+0x1668>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d102      	bne.n	80025c2 <stdin_irq_dma+0x14ea>
 80025bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025c0:	e01e      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025c6:	e01b      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025cc:	e018      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025d2:	e015      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025d8:	e012      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025de:	e00f      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025e4:	e00c      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025ea:	e009      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025f0:	e006      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025f2:	2304      	movs	r3, #4
 80025f4:	e004      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025f6:	2304      	movs	r3, #4
 80025f8:	e002      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025fa:	2304      	movs	r3, #4
 80025fc:	e000      	b.n	8002600 <stdin_irq_dma+0x1528>
 80025fe:	2304      	movs	r3, #4
 8002600:	4a50      	ldr	r2, [pc, #320]	; (8002744 <stdin_irq_dma+0x166c>)
 8002602:	60d3      	str	r3, [r2, #12]
 8002604:	e077      	b.n	80026f6 <stdin_irq_dma+0x161e>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a41      	ldr	r2, [pc, #260]	; (8002714 <stdin_irq_dma+0x163c>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d06d      	beq.n	80026f0 <stdin_irq_dma+0x1618>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a3e      	ldr	r2, [pc, #248]	; (8002718 <stdin_irq_dma+0x1640>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d064      	beq.n	80026ec <stdin_irq_dma+0x1614>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a3c      	ldr	r2, [pc, #240]	; (800271c <stdin_irq_dma+0x1644>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d05b      	beq.n	80026e8 <stdin_irq_dma+0x1610>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a39      	ldr	r2, [pc, #228]	; (8002720 <stdin_irq_dma+0x1648>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d052      	beq.n	80026e4 <stdin_irq_dma+0x160c>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a37      	ldr	r2, [pc, #220]	; (8002724 <stdin_irq_dma+0x164c>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d048      	beq.n	80026de <stdin_irq_dma+0x1606>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a34      	ldr	r2, [pc, #208]	; (8002728 <stdin_irq_dma+0x1650>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d03e      	beq.n	80026d8 <stdin_irq_dma+0x1600>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a32      	ldr	r2, [pc, #200]	; (800272c <stdin_irq_dma+0x1654>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d034      	beq.n	80026d2 <stdin_irq_dma+0x15fa>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a2f      	ldr	r2, [pc, #188]	; (8002730 <stdin_irq_dma+0x1658>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d02a      	beq.n	80026cc <stdin_irq_dma+0x15f4>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a2d      	ldr	r2, [pc, #180]	; (8002734 <stdin_irq_dma+0x165c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d020      	beq.n	80026c6 <stdin_irq_dma+0x15ee>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a2a      	ldr	r2, [pc, #168]	; (8002738 <stdin_irq_dma+0x1660>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d016      	beq.n	80026c0 <stdin_irq_dma+0x15e8>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a28      	ldr	r2, [pc, #160]	; (800273c <stdin_irq_dma+0x1664>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d00c      	beq.n	80026ba <stdin_irq_dma+0x15e2>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a25      	ldr	r2, [pc, #148]	; (8002740 <stdin_irq_dma+0x1668>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d102      	bne.n	80026b4 <stdin_irq_dma+0x15dc>
 80026ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80026b2:	e01e      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026b8:	e01b      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80026be:	e018      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80026c4:	e015      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80026ca:	e012      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d0:	e00f      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d6:	e00c      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026dc:	e009      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026e2:	e006      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026e4:	2304      	movs	r3, #4
 80026e6:	e004      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026e8:	2304      	movs	r3, #4
 80026ea:	e002      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026ec:	2304      	movs	r3, #4
 80026ee:	e000      	b.n	80026f2 <stdin_irq_dma+0x161a>
 80026f0:	2304      	movs	r3, #4
 80026f2:	4a14      	ldr	r2, [pc, #80]	; (8002744 <stdin_irq_dma+0x166c>)
 80026f4:	6093      	str	r3, [r2, #8]
    HAL_UART_Receive_DMA(in->huart, in->buffer, in->size);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6899      	ldr	r1, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	899b      	ldrh	r3, [r3, #12]
 8002702:	461a      	mov	r2, r3
 8002704:	f004 f875 	bl	80067f2 <HAL_UART_Receive_DMA>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40026058 	.word	0x40026058
 8002714:	40026010 	.word	0x40026010
 8002718:	40026410 	.word	0x40026410
 800271c:	40026070 	.word	0x40026070
 8002720:	40026470 	.word	0x40026470
 8002724:	40026028 	.word	0x40026028
 8002728:	40026428 	.word	0x40026428
 800272c:	40026088 	.word	0x40026088
 8002730:	40026488 	.word	0x40026488
 8002734:	40026040 	.word	0x40026040
 8002738:	40026440 	.word	0x40026440
 800273c:	400260a0 	.word	0x400260a0
 8002740:	400264a0 	.word	0x400264a0
 8002744:	40026000 	.word	0x40026000

08002748 <stdin_irq_uart>:

void stdin_irq_uart(stdin_t *in)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if (__HAL_UART_GET_FLAG(in->huart, UART_FLAG_IDLE))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0310 	and.w	r3, r3, #16
 800275c:	2b10      	cmp	r3, #16
 800275e:	d10f      	bne.n	8002780 <stdin_irq_uart+0x38>
  {
    __HAL_UART_CLEAR_IDLEFLAG(in->huart);
 8002760:	2300      	movs	r3, #0
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
    check_buffer(in);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f804 	bl	8002788 <check_buffer>
  }
}
 8002780:	bf00      	nop
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <check_buffer>:

/* Private function implementations
 * --------------------------------------------*/
static void check_buffer(stdin_t *in)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint16_t pos;
  uint16_t new;

  /* Calculate current position in buffer */
  new = __HAL_DMA_GET_COUNTER(HDMA(in));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	81fb      	strh	r3, [r7, #14]
  pos = in->size - new;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	899a      	ldrh	r2, [r3, #12]
 80027a0:	89fb      	ldrh	r3, [r7, #14]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	81bb      	strh	r3, [r7, #12]

  /* Check change in received data */
  if (pos != in->pos)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	89db      	ldrh	r3, [r3, #14]
 80027aa:	89ba      	ldrh	r2, [r7, #12]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d025      	beq.n	80027fc <check_buffer+0x74>
  {
    if (pos > in->pos)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	89db      	ldrh	r3, [r3, #14]
 80027b4:	89ba      	ldrh	r2, [r7, #12]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d90b      	bls.n	80027d2 <check_buffer+0x4a>
      /* Current position is over previous one */
      /* We are in "linear" mode */
      /* Process data directly by subtracting "pointers" */
      fill_buffer(in, in->pos, pos - in->pos);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	89d9      	ldrh	r1, [r3, #14]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	89db      	ldrh	r3, [r3, #14]
 80027c2:	89ba      	ldrh	r2, [r7, #12]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	461a      	mov	r2, r3
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f824 	bl	8002818 <fill_buffer>
 80027d0:	e014      	b.n	80027fc <check_buffer+0x74>
    else
    {
      /* We are in "overflow" mode */
      /* First process data to the end of buffer */
      fill_buffer(in, in->pos, in->size - in->pos);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	89d9      	ldrh	r1, [r3, #14]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	899a      	ldrh	r2, [r3, #12]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	89db      	ldrh	r3, [r3, #14]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	461a      	mov	r2, r3
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f817 	bl	8002818 <fill_buffer>
      /* Check and continue with beginning of buffer */
      if (pos > 0)
 80027ea:	89bb      	ldrh	r3, [r7, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <check_buffer+0x74>
        fill_buffer(in, 0, pos);
 80027f0:	89bb      	ldrh	r3, [r7, #12]
 80027f2:	461a      	mov	r2, r3
 80027f4:	2100      	movs	r1, #0
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f80e 	bl	8002818 <fill_buffer>
    }
  }

  /* Check and manually update if we reached end of buffer */
  in->pos = (pos == in->size) ? 0 : pos;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	899b      	ldrh	r3, [r3, #12]
 8002800:	89ba      	ldrh	r2, [r7, #12]
 8002802:	429a      	cmp	r2, r3
 8002804:	d001      	beq.n	800280a <check_buffer+0x82>
 8002806:	89ba      	ldrh	r2, [r7, #12]
 8002808:	e000      	b.n	800280c <check_buffer+0x84>
 800280a:	2200      	movs	r2, #0
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	81da      	strh	r2, [r3, #14]
}
 8002810:	bf00      	nop
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <fill_buffer>:

static void fill_buffer(stdin_t *in, uint16_t pos, uint16_t size)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	807b      	strh	r3, [r7, #2]
 8002824:	4613      	mov	r3, r2
 8002826:	803b      	strh	r3, [r7, #0]
  if (NULL == in->callback)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d009      	beq.n	8002844 <fill_buffer+0x2c>
    return;

  in->callback(&in->buffer[pos], size);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6891      	ldr	r1, [r2, #8]
 8002838:	887a      	ldrh	r2, [r7, #2]
 800283a:	440a      	add	r2, r1
 800283c:	8839      	ldrh	r1, [r7, #0]
 800283e:	4610      	mov	r0, r2
 8002840:	4798      	blx	r3
 8002842:	e000      	b.n	8002846 <fill_buffer+0x2e>
    return;
 8002844:	bf00      	nop
}
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_MspInit>:

extern DMA_HandleTypeDef hdma_usart2_rx;


void HAL_MspInit(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	607b      	str	r3, [r7, #4]
 8002856:	4b10      	ldr	r3, [pc, #64]	; (8002898 <HAL_MspInit+0x4c>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	4a0f      	ldr	r2, [pc, #60]	; (8002898 <HAL_MspInit+0x4c>)
 800285c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002860:	6453      	str	r3, [r2, #68]	; 0x44
 8002862:	4b0d      	ldr	r3, [pc, #52]	; (8002898 <HAL_MspInit+0x4c>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	603b      	str	r3, [r7, #0]
 8002872:	4b09      	ldr	r3, [pc, #36]	; (8002898 <HAL_MspInit+0x4c>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	4a08      	ldr	r2, [pc, #32]	; (8002898 <HAL_MspInit+0x4c>)
 8002878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800287c:	6413      	str	r3, [r2, #64]	; 0x40
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_MspInit+0x4c>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800288a:	2007      	movs	r0, #7
 800288c:	f000 fb86 	bl	8002f9c <HAL_NVIC_SetPriorityGrouping>
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40023800 	.word	0x40023800

0800289c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	f107 0314 	add.w	r3, r7, #20
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a34      	ldr	r2, [pc, #208]	; (800298c <HAL_UART_MspInit+0xf0>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d162      	bne.n	8002984 <HAL_UART_MspInit+0xe8>
  {
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	4b33      	ldr	r3, [pc, #204]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	4a32      	ldr	r2, [pc, #200]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028cc:	6413      	str	r3, [r2, #64]	; 0x40
 80028ce:	4b30      	ldr	r3, [pc, #192]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	4b2c      	ldr	r3, [pc, #176]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a2b      	ldr	r2, [pc, #172]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b29      	ldr	r3, [pc, #164]	; (8002990 <HAL_UART_MspInit+0xf4>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin 		= USART_TX_Pin|USART_RX_Pin;
 80028f6:	230c      	movs	r3, #12
 80028f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 80028fa:	2302      	movs	r3, #2
 80028fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8002902:	2303      	movs	r3, #3
 8002904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate 	= GPIO_AF7_USART2;
 8002906:	2307      	movs	r3, #7
 8002908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290a:	f107 0314 	add.w	r3, r7, #20
 800290e:	4619      	mov	r1, r3
 8002910:	4820      	ldr	r0, [pc, #128]	; (8002994 <HAL_UART_MspInit+0xf8>)
 8002912:	f000 ff95 	bl	8003840 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance 				= DMA1_Stream5;
 8002916:	4b20      	ldr	r3, [pc, #128]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002918:	4a20      	ldr	r2, [pc, #128]	; (800299c <HAL_UART_MspInit+0x100>)
 800291a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel 			= DMA_CHANNEL_4;
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800291e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002922:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction 			= DMA_PERIPH_TO_MEMORY;
 8002924:	4b1c      	ldr	r3, [pc, #112]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc 				= DMA_MINC_ENABLE;
 8002930:	4b19      	ldr	r3, [pc, #100]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002932:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002936:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002938:	4b17      	ldr	r3, [pc, #92]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800293a:	2200      	movs	r2, #0
 800293c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment 	= DMA_MDATAALIGN_BYTE;
 800293e:	4b16      	ldr	r3, [pc, #88]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002940:	2200      	movs	r2, #0
 8002942:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode 				= DMA_CIRCULAR;
 8002944:	4b14      	ldr	r3, [pc, #80]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800294a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority 			= DMA_PRIORITY_LOW;
 800294c:	4b12      	ldr	r3, [pc, #72]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800294e:	2200      	movs	r2, #0
 8002950:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode 			= DMA_FIFOMODE_DISABLE;
 8002952:	4b11      	ldr	r3, [pc, #68]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002954:	2200      	movs	r2, #0
 8002956:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002958:	480f      	ldr	r0, [pc, #60]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800295a:	f000 fb61 	bl	8003020 <HAL_DMA_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002964:	f7fe fac8 	bl	8000ef8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a0b      	ldr	r2, [pc, #44]	; (8002998 <HAL_UART_MspInit+0xfc>)
 800296c:	639a      	str	r2, [r3, #56]	; 0x38
 800296e:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <HAL_UART_MspInit+0xfc>)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002974:	2200      	movs	r2, #0
 8002976:	2100      	movs	r1, #0
 8002978:	2026      	movs	r0, #38	; 0x26
 800297a:	f000 fb1a 	bl	8002fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800297e:	2026      	movs	r0, #38	; 0x26
 8002980:	f000 fb33 	bl	8002fea <HAL_NVIC_EnableIRQ>
  }

}
 8002984:	bf00      	nop
 8002986:	3728      	adds	r7, #40	; 0x28
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40004400 	.word	0x40004400
 8002990:	40023800 	.word	0x40023800
 8002994:	40020000 	.word	0x40020000
 8002998:	20000108 	.word	0x20000108
 800299c:	40026088 	.word	0x40026088

080029a0 <HAL_I2C_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	; 0x28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /*##-1- Enable GPIO Clocks #################################################*/
  /* Enable GPIO TX/RX clock */
  I2Cx_SCL_GPIO_CLK_ENABLE();
 80029a8:	2300      	movs	r3, #0
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	4b2b      	ldr	r3, [pc, #172]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b0:	4a2a      	ldr	r2, [pc, #168]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029b2:	f043 0302 	orr.w	r3, r3, #2
 80029b6:	6313      	str	r3, [r2, #48]	; 0x30
 80029b8:	4b28      	ldr	r3, [pc, #160]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	693b      	ldr	r3, [r7, #16]
  I2Cx_SDA_GPIO_CLK_ENABLE();
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	4b24      	ldr	r3, [pc, #144]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029cc:	4a23      	ldr	r2, [pc, #140]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029ce:	f043 0302 	orr.w	r3, r3, #2
 80029d2:	6313      	str	r3, [r2, #48]	; 0x30
 80029d4:	4b21      	ldr	r3, [pc, #132]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	68fb      	ldr	r3, [r7, #12]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
 80029e0:	2340      	movs	r3, #64	; 0x40
 80029e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80029e4:	2312      	movs	r3, #18
 80029e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80029e8:	2301      	movs	r3, #1
 80029ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80029ec:	2302      	movs	r3, #2
 80029ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
 80029f0:	2304      	movs	r3, #4
 80029f2:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	4819      	ldr	r0, [pc, #100]	; (8002a60 <HAL_I2C_MspInit+0xc0>)
 80029fc:	f000 ff20 	bl	8003840 <HAL_GPIO_Init>

  /* I2C RX GPIO pin configuration  */
  GPIO_InitStruct.Pin 		= I2Cx_SDA_PIN;
 8002a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
 8002a06:	2304      	movs	r3, #4
 8002a08:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002a0a:	f107 0314 	add.w	r3, r7, #20
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4813      	ldr	r0, [pc, #76]	; (8002a60 <HAL_I2C_MspInit+0xc0>)
 8002a12:	f000 ff15 	bl	8003840 <HAL_GPIO_Init>

  /*##-3- Enable I2C peripheral Clock ########################################*/
  /* Enable I2C1 clock */
  I2Cx_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	4a0f      	ldr	r2, [pc, #60]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 8002a20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a24:	6413      	str	r3, [r2, #64]	; 0x40
 8002a26:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_I2C_MspInit+0xbc>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]

  /*##-4- Configure the NVIC for I2C #########################################*/
  /* NVIC for I2C1 */
  HAL_NVIC_SetPriority(I2Cx_ER_IRQn, 1, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2101      	movs	r1, #1
 8002a36:	2020      	movs	r0, #32
 8002a38:	f000 fabb 	bl	8002fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2Cx_ER_IRQn);
 8002a3c:	2020      	movs	r0, #32
 8002a3e:	f000 fad4 	bl	8002fea <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(I2Cx_EV_IRQn, 2, 0);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2102      	movs	r1, #2
 8002a46:	201f      	movs	r0, #31
 8002a48:	f000 fab3 	bl	8002fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2Cx_EV_IRQn);
 8002a4c:	201f      	movs	r0, #31
 8002a4e:	f000 facc 	bl	8002fea <HAL_NVIC_EnableIRQ>
}
 8002a52:	bf00      	nop
 8002a54:	3728      	adds	r7, #40	; 0x28
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020400 	.word	0x40020400

08002a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <NMI_Handler+0x4>

08002a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <HardFault_Handler+0x4>

08002a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <MemManage_Handler+0x4>

08002a76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  while (1)
 8002a7a:	e7fe      	b.n	8002a7a <BusFault_Handler+0x4>

08002a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  while (1)
 8002a80:	e7fe      	b.n	8002a80 <UsageFault_Handler+0x4>

08002a82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0

}
 8002a86:	bf00      	nop
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0

}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	af00      	add	r7, sp, #0

}
 8002aa2:	bf00      	nop
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8002ab0:	f000 f960 	bl	8002d74 <HAL_IncTick>
}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002abc:	4803      	ldr	r0, [pc, #12]	; (8002acc <DMA1_Stream5_IRQHandler+0x14>)
 8002abe:	f000 fc47 	bl	8003350 <HAL_DMA_IRQHandler>
  serial_handlerDMA();
 8002ac2:	f7fe fa51 	bl	8000f68 <serial_handlerDMA>
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000108 	.word	0x20000108

08002ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8002ad4:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <USART2_IRQHandler+0x14>)
 8002ad6:	f003 ff21 	bl	800691c <HAL_UART_IRQHandler>
	serial_handlerUART();
 8002ada:	f7fe fa3b 	bl	8000f54 <serial_handlerUART>
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	200000c4 	.word	0x200000c4

08002ae8 <I2C1_EV_IRQHandler>:
  * @param  None
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C data transmission
  */
void I2Cx_EV_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(& I2cHandle);
 8002aec:	4802      	ldr	r0, [pc, #8]	; (8002af8 <I2C1_EV_IRQHandler+0x10>)
 8002aee:	f001 fb07 	bl	8004100 <HAL_I2C_EV_IRQHandler>
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000168 	.word	0x20000168

08002afc <I2C1_ER_IRQHandler>:
  * @param  None
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C error
  */
void I2Cx_ER_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(& I2cHandle);
 8002b00:	4802      	ldr	r0, [pc, #8]	; (8002b0c <I2C1_ER_IRQHandler+0x10>)
 8002b02:	f001 fc6a 	bl	80043da <HAL_I2C_ER_IRQHandler>
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000168 	.word	0x20000168

08002b10 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	e00a      	b.n	8002b38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b22:	f3af 8000 	nop.w
 8002b26:	4601      	mov	r1, r0
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	60ba      	str	r2, [r7, #8]
 8002b2e:	b2ca      	uxtb	r2, r1
 8002b30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	3301      	adds	r3, #1
 8002b36:	617b      	str	r3, [r7, #20]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	dbf0      	blt.n	8002b22 <_read+0x12>
	}

return len;
 8002b40:	687b      	ldr	r3, [r7, #4]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b086      	sub	sp, #24
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	60f8      	str	r0, [r7, #12]
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	e009      	b.n	8002b70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	1c5a      	adds	r2, r3, #1
 8002b60:	60ba      	str	r2, [r7, #8]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fd25 	bl	80005b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	dbf1      	blt.n	8002b5c <_write+0x12>
	}
	return len;
 8002b78:	687b      	ldr	r3, [r7, #4]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <_close>:

int _close(int file)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
	return -1;
 8002b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
 8002ba2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002baa:	605a      	str	r2, [r3, #4]
	return 0;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <_isatty>:

int _isatty(int file)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
	return 1;
 8002bc2:	2301      	movs	r3, #1
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
	return 0;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
	...

08002bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bf4:	4a14      	ldr	r2, [pc, #80]	; (8002c48 <_sbrk+0x5c>)
 8002bf6:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <_sbrk+0x60>)
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c00:	4b13      	ldr	r3, [pc, #76]	; (8002c50 <_sbrk+0x64>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d102      	bne.n	8002c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c08:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <_sbrk+0x64>)
 8002c0a:	4a12      	ldr	r2, [pc, #72]	; (8002c54 <_sbrk+0x68>)
 8002c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <_sbrk+0x64>)
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4413      	add	r3, r2
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d207      	bcs.n	8002c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c1c:	f004 ff6e 	bl	8007afc <__errno>
 8002c20:	4603      	mov	r3, r0
 8002c22:	220c      	movs	r2, #12
 8002c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c26:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2a:	e009      	b.n	8002c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c2c:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <_sbrk+0x64>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c32:	4b07      	ldr	r3, [pc, #28]	; (8002c50 <_sbrk+0x64>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	4a05      	ldr	r2, [pc, #20]	; (8002c50 <_sbrk+0x64>)
 8002c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	20020000 	.word	0x20020000
 8002c4c:	00000400 	.word	0x00000400
 8002c50:	20000300 	.word	0x20000300
 8002c54:	20000318 	.word	0x20000318

08002c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c5c:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <SystemInit+0x20>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c62:	4a05      	ldr	r2, [pc, #20]	; (8002c78 <SystemInit+0x20>)
 8002c64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c80:	480d      	ldr	r0, [pc, #52]	; (8002cb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c82:	490e      	ldr	r1, [pc, #56]	; (8002cbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c84:	4a0e      	ldr	r2, [pc, #56]	; (8002cc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c88:	e002      	b.n	8002c90 <LoopCopyDataInit>

08002c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c8e:	3304      	adds	r3, #4

08002c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c94:	d3f9      	bcc.n	8002c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c96:	4a0b      	ldr	r2, [pc, #44]	; (8002cc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c98:	4c0b      	ldr	r4, [pc, #44]	; (8002cc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c9c:	e001      	b.n	8002ca2 <LoopFillZerobss>

08002c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca0:	3204      	adds	r2, #4

08002ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ca4:	d3fb      	bcc.n	8002c9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ca6:	f7ff ffd7 	bl	8002c58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002caa:	f004 ff2d 	bl	8007b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cae:	f7fd fc93 	bl	80005d8 <main>
  bx  lr    
 8002cb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002cb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cbc:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8002cc0:	08008e10 	.word	0x08008e10
  ldr r2, =_sbss
 8002cc4:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8002cc8:	20000318 	.word	0x20000318

08002ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ccc:	e7fe      	b.n	8002ccc <ADC_IRQHandler>
	...

08002cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <HAL_Init+0x40>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a0d      	ldr	r2, [pc, #52]	; (8002d10 <HAL_Init+0x40>)
 8002cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <HAL_Init+0x40>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a0a      	ldr	r2, [pc, #40]	; (8002d10 <HAL_Init+0x40>)
 8002ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cec:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <HAL_Init+0x40>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a07      	ldr	r2, [pc, #28]	; (8002d10 <HAL_Init+0x40>)
 8002cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cf8:	2003      	movs	r0, #3
 8002cfa:	f000 f94f 	bl	8002f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f000 f808 	bl	8002d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d04:	f7ff fda2 	bl	800284c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40023c00 	.word	0x40023c00

08002d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d1c:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <HAL_InitTick+0x54>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <HAL_InitTick+0x58>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	4619      	mov	r1, r3
 8002d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f967 	bl	8003006 <HAL_SYSTICK_Config>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00e      	b.n	8002d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b0f      	cmp	r3, #15
 8002d46:	d80a      	bhi.n	8002d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f000 f92f 	bl	8002fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d54:	4a06      	ldr	r2, [pc, #24]	; (8002d70 <HAL_InitTick+0x5c>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	e000      	b.n	8002d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20000038 	.word	0x20000038
 8002d6c:	20000040 	.word	0x20000040
 8002d70:	2000003c 	.word	0x2000003c

08002d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d78:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <HAL_IncTick+0x20>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <HAL_IncTick+0x24>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4413      	add	r3, r2
 8002d84:	4a04      	ldr	r2, [pc, #16]	; (8002d98 <HAL_IncTick+0x24>)
 8002d86:	6013      	str	r3, [r2, #0]
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	20000040 	.word	0x20000040
 8002d98:	20000304 	.word	0x20000304

08002d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002da0:	4b03      	ldr	r3, [pc, #12]	; (8002db0 <HAL_GetTick+0x14>)
 8002da2:	681b      	ldr	r3, [r3, #0]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	20000304 	.word	0x20000304

08002db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dbc:	f7ff ffee 	bl	8002d9c <HAL_GetTick>
 8002dc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dcc:	d005      	beq.n	8002dda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dce:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <HAL_Delay+0x44>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dda:	bf00      	nop
 8002ddc:	f7ff ffde 	bl	8002d9c <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d8f7      	bhi.n	8002ddc <HAL_Delay+0x28>
  {
  }
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20000040 	.word	0x20000040

08002dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e0c:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <__NVIC_SetPriorityGrouping+0x44>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e12:	68ba      	ldr	r2, [r7, #8]
 8002e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e2e:	4a04      	ldr	r2, [pc, #16]	; (8002e40 <__NVIC_SetPriorityGrouping+0x44>)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	60d3      	str	r3, [r2, #12]
}
 8002e34:	bf00      	nop
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	e000ed00 	.word	0xe000ed00

08002e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e48:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <__NVIC_GetPriorityGrouping+0x18>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	f003 0307 	and.w	r3, r3, #7
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	db0b      	blt.n	8002e8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	f003 021f 	and.w	r2, r3, #31
 8002e78:	4907      	ldr	r1, [pc, #28]	; (8002e98 <__NVIC_EnableIRQ+0x38>)
 8002e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7e:	095b      	lsrs	r3, r3, #5
 8002e80:	2001      	movs	r0, #1
 8002e82:	fa00 f202 	lsl.w	r2, r0, r2
 8002e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	e000e100 	.word	0xe000e100

08002e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	6039      	str	r1, [r7, #0]
 8002ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	db0a      	blt.n	8002ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	490c      	ldr	r1, [pc, #48]	; (8002ee8 <__NVIC_SetPriority+0x4c>)
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	0112      	lsls	r2, r2, #4
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ec4:	e00a      	b.n	8002edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	4908      	ldr	r1, [pc, #32]	; (8002eec <__NVIC_SetPriority+0x50>)
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	3b04      	subs	r3, #4
 8002ed4:	0112      	lsls	r2, r2, #4
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	440b      	add	r3, r1
 8002eda:	761a      	strb	r2, [r3, #24]
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	e000e100 	.word	0xe000e100
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b089      	sub	sp, #36	; 0x24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	f1c3 0307 	rsb	r3, r3, #7
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	bf28      	it	cs
 8002f0e:	2304      	movcs	r3, #4
 8002f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	3304      	adds	r3, #4
 8002f16:	2b06      	cmp	r3, #6
 8002f18:	d902      	bls.n	8002f20 <NVIC_EncodePriority+0x30>
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	3b03      	subs	r3, #3
 8002f1e:	e000      	b.n	8002f22 <NVIC_EncodePriority+0x32>
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f24:	f04f 32ff 	mov.w	r2, #4294967295
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43da      	mvns	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	401a      	ands	r2, r3
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f38:	f04f 31ff 	mov.w	r1, #4294967295
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f42:	43d9      	mvns	r1, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f48:	4313      	orrs	r3, r2
         );
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3724      	adds	r7, #36	; 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
	...

08002f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f68:	d301      	bcc.n	8002f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e00f      	b.n	8002f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	; (8002f98 <SysTick_Config+0x40>)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f76:	210f      	movs	r1, #15
 8002f78:	f04f 30ff 	mov.w	r0, #4294967295
 8002f7c:	f7ff ff8e 	bl	8002e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <SysTick_Config+0x40>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f86:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <SysTick_Config+0x40>)
 8002f88:	2207      	movs	r2, #7
 8002f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	e000e010 	.word	0xe000e010

08002f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff ff29 	bl	8002dfc <__NVIC_SetPriorityGrouping>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b086      	sub	sp, #24
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	4603      	mov	r3, r0
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
 8002fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fc4:	f7ff ff3e 	bl	8002e44 <__NVIC_GetPriorityGrouping>
 8002fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68b9      	ldr	r1, [r7, #8]
 8002fce:	6978      	ldr	r0, [r7, #20]
 8002fd0:	f7ff ff8e 	bl	8002ef0 <NVIC_EncodePriority>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fda:	4611      	mov	r1, r2
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff ff5d 	bl	8002e9c <__NVIC_SetPriority>
}
 8002fe2:	bf00      	nop
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff31 	bl	8002e60 <__NVIC_EnableIRQ>
}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7ff ffa2 	bl	8002f58 <SysTick_Config>
 8003014:	4603      	mov	r3, r0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
	...

08003020 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800302c:	f7ff feb6 	bl	8002d9c <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e099      	b.n	8003170 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 0201 	bic.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800305c:	e00f      	b.n	800307e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800305e:	f7ff fe9d 	bl	8002d9c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b05      	cmp	r3, #5
 800306a:	d908      	bls.n	800307e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2203      	movs	r2, #3
 8003076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e078      	b.n	8003170 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1e8      	bne.n	800305e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	4b38      	ldr	r3, [pc, #224]	; (8003178 <HAL_DMA_Init+0x158>)
 8003098:	4013      	ands	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d107      	bne.n	80030e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	4313      	orrs	r3, r2
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f023 0307 	bic.w	r3, r3, #7
 80030fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	2b04      	cmp	r3, #4
 8003110:	d117      	bne.n	8003142 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00e      	beq.n	8003142 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 fb0f 	bl	8003748 <DMA_CheckFifoParam>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d008      	beq.n	8003142 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2240      	movs	r2, #64	; 0x40
 8003134:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800313e:	2301      	movs	r3, #1
 8003140:	e016      	b.n	8003170 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 fac6 	bl	80036dc <DMA_CalcBaseAndBitshift>
 8003150:	4603      	mov	r3, r0
 8003152:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003158:	223f      	movs	r2, #63	; 0x3f
 800315a:	409a      	lsls	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3718      	adds	r7, #24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	f010803f 	.word	0xf010803f

0800317c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
 8003188:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_DMA_Start_IT+0x26>
 800319e:	2302      	movs	r3, #2
 80031a0:	e040      	b.n	8003224 <HAL_DMA_Start_IT+0xa8>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d12f      	bne.n	8003216 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2202      	movs	r2, #2
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	68b9      	ldr	r1, [r7, #8]
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 fa58 	bl	8003680 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d4:	223f      	movs	r2, #63	; 0x3f
 80031d6:	409a      	lsls	r2, r3
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0216 	orr.w	r2, r2, #22
 80031ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d007      	beq.n	8003204 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 0208 	orr.w	r2, r2, #8
 8003202:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	e005      	b.n	8003222 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800321e:	2302      	movs	r3, #2
 8003220:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003222:	7dfb      	ldrb	r3, [r7, #23]
}
 8003224:	4618      	mov	r0, r3
 8003226:	3718      	adds	r7, #24
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003238:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800323a:	f7ff fdaf 	bl	8002d9c <HAL_GetTick>
 800323e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d008      	beq.n	800325e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2280      	movs	r2, #128	; 0x80
 8003250:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e052      	b.n	8003304 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0216 	bic.w	r2, r2, #22
 800326c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695a      	ldr	r2, [r3, #20]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800327c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	d103      	bne.n	800328e <HAL_DMA_Abort+0x62>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0208 	bic.w	r2, r2, #8
 800329c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0201 	bic.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ae:	e013      	b.n	80032d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032b0:	f7ff fd74 	bl	8002d9c <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b05      	cmp	r3, #5
 80032bc:	d90c      	bls.n	80032d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2220      	movs	r2, #32
 80032c2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2203      	movs	r2, #3
 80032c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e015      	b.n	8003304 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1e4      	bne.n	80032b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ea:	223f      	movs	r2, #63	; 0x3f
 80032ec:	409a      	lsls	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d004      	beq.n	800332a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e00c      	b.n	8003344 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2205      	movs	r2, #5
 800332e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800335c:	4b8e      	ldr	r3, [pc, #568]	; (8003598 <HAL_DMA_IRQHandler+0x248>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a8e      	ldr	r2, [pc, #568]	; (800359c <HAL_DMA_IRQHandler+0x24c>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	0a9b      	lsrs	r3, r3, #10
 8003368:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800336e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337a:	2208      	movs	r2, #8
 800337c:	409a      	lsls	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4013      	ands	r3, r2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d01a      	beq.n	80033bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0304 	and.w	r3, r3, #4
 8003390:	2b00      	cmp	r3, #0
 8003392:	d013      	beq.n	80033bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0204 	bic.w	r2, r2, #4
 80033a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a8:	2208      	movs	r2, #8
 80033aa:	409a      	lsls	r2, r3
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b4:	f043 0201 	orr.w	r2, r3, #1
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c0:	2201      	movs	r2, #1
 80033c2:	409a      	lsls	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d012      	beq.n	80033f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00b      	beq.n	80033f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033de:	2201      	movs	r2, #1
 80033e0:	409a      	lsls	r2, r3
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ea:	f043 0202 	orr.w	r2, r3, #2
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f6:	2204      	movs	r2, #4
 80033f8:	409a      	lsls	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d012      	beq.n	8003428 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00b      	beq.n	8003428 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003414:	2204      	movs	r2, #4
 8003416:	409a      	lsls	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003420:	f043 0204 	orr.w	r2, r3, #4
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342c:	2210      	movs	r2, #16
 800342e:	409a      	lsls	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4013      	ands	r3, r2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d043      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0308 	and.w	r3, r3, #8
 8003442:	2b00      	cmp	r3, #0
 8003444:	d03c      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344a:	2210      	movs	r2, #16
 800344c:	409a      	lsls	r2, r3
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d018      	beq.n	8003492 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d108      	bne.n	8003480 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	2b00      	cmp	r3, #0
 8003474:	d024      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	4798      	blx	r3
 800347e:	e01f      	b.n	80034c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01b      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	4798      	blx	r3
 8003490:	e016      	b.n	80034c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349c:	2b00      	cmp	r3, #0
 800349e:	d107      	bne.n	80034b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0208 	bic.w	r2, r2, #8
 80034ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c4:	2220      	movs	r2, #32
 80034c6:	409a      	lsls	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 808f 	beq.w	80035f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0310 	and.w	r3, r3, #16
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 8087 	beq.w	80035f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e6:	2220      	movs	r2, #32
 80034e8:	409a      	lsls	r2, r3
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b05      	cmp	r3, #5
 80034f8:	d136      	bne.n	8003568 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 0216 	bic.w	r2, r2, #22
 8003508:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695a      	ldr	r2, [r3, #20]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003518:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d103      	bne.n	800352a <HAL_DMA_IRQHandler+0x1da>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0208 	bic.w	r2, r2, #8
 8003538:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800353e:	223f      	movs	r2, #63	; 0x3f
 8003540:	409a      	lsls	r2, r3
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800355a:	2b00      	cmp	r3, #0
 800355c:	d07e      	beq.n	800365c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4798      	blx	r3
        }
        return;
 8003566:	e079      	b.n	800365c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d01d      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10d      	bne.n	80035a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003588:	2b00      	cmp	r3, #0
 800358a:	d031      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	4798      	blx	r3
 8003594:	e02c      	b.n	80035f0 <HAL_DMA_IRQHandler+0x2a0>
 8003596:	bf00      	nop
 8003598:	20000038 	.word	0x20000038
 800359c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d023      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	4798      	blx	r3
 80035b0:	e01e      	b.n	80035f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d10f      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0210 	bic.w	r2, r2, #16
 80035ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d003      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d032      	beq.n	800365e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d022      	beq.n	800364a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2205      	movs	r2, #5
 8003608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0201 	bic.w	r2, r2, #1
 800361a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	3301      	adds	r3, #1
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	429a      	cmp	r2, r3
 8003626:	d307      	bcc.n	8003638 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f2      	bne.n	800361c <HAL_DMA_IRQHandler+0x2cc>
 8003636:	e000      	b.n	800363a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003638:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	4798      	blx	r3
 800365a:	e000      	b.n	800365e <HAL_DMA_IRQHandler+0x30e>
        return;
 800365c:	bf00      	nop
    }
  }
}
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003672:	b2db      	uxtb	r3, r3
}
 8003674:	4618      	mov	r0, r3
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
 800368c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800369c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b40      	cmp	r3, #64	; 0x40
 80036ac:	d108      	bne.n	80036c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036be:	e007      	b.n	80036d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	60da      	str	r2, [r3, #12]
}
 80036d0:	bf00      	nop
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	3b10      	subs	r3, #16
 80036ec:	4a14      	ldr	r2, [pc, #80]	; (8003740 <DMA_CalcBaseAndBitshift+0x64>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	091b      	lsrs	r3, r3, #4
 80036f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036f6:	4a13      	ldr	r2, [pc, #76]	; (8003744 <DMA_CalcBaseAndBitshift+0x68>)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	4413      	add	r3, r2
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b03      	cmp	r3, #3
 8003708:	d909      	bls.n	800371e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003712:	f023 0303 	bic.w	r3, r3, #3
 8003716:	1d1a      	adds	r2, r3, #4
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	659a      	str	r2, [r3, #88]	; 0x58
 800371c:	e007      	b.n	800372e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003726:	f023 0303 	bic.w	r3, r3, #3
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003732:	4618      	mov	r0, r3
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	aaaaaaab 	.word	0xaaaaaaab
 8003744:	08008d60 	.word	0x08008d60

08003748 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003750:	2300      	movs	r3, #0
 8003752:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003758:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d11f      	bne.n	80037a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b03      	cmp	r3, #3
 8003766:	d856      	bhi.n	8003816 <DMA_CheckFifoParam+0xce>
 8003768:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <DMA_CheckFifoParam+0x28>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003781 	.word	0x08003781
 8003774:	08003793 	.word	0x08003793
 8003778:	08003781 	.word	0x08003781
 800377c:	08003817 	.word	0x08003817
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003784:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d046      	beq.n	800381a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003790:	e043      	b.n	800381a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003796:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800379a:	d140      	bne.n	800381e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a0:	e03d      	b.n	800381e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037aa:	d121      	bne.n	80037f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d837      	bhi.n	8003822 <DMA_CheckFifoParam+0xda>
 80037b2:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <DMA_CheckFifoParam+0x70>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	080037c9 	.word	0x080037c9
 80037bc:	080037cf 	.word	0x080037cf
 80037c0:	080037c9 	.word	0x080037c9
 80037c4:	080037e1 	.word	0x080037e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	73fb      	strb	r3, [r7, #15]
      break;
 80037cc:	e030      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d025      	beq.n	8003826 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037de:	e022      	b.n	8003826 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037e8:	d11f      	bne.n	800382a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037ee:	e01c      	b.n	800382a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d903      	bls.n	80037fe <DMA_CheckFifoParam+0xb6>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d003      	beq.n	8003804 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037fc:	e018      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      break;
 8003802:	e015      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00e      	beq.n	800382e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      break;
 8003814:	e00b      	b.n	800382e <DMA_CheckFifoParam+0xe6>
      break;
 8003816:	bf00      	nop
 8003818:	e00a      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
 800381c:	e008      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800381e:	bf00      	nop
 8003820:	e006      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
 8003824:	e004      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 8003826:	bf00      	nop
 8003828:	e002      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;   
 800382a:	bf00      	nop
 800382c:	e000      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800382e:	bf00      	nop
    }
  } 
  
  return status; 
 8003830:	7bfb      	ldrb	r3, [r7, #15]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop

08003840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003840:	b480      	push	{r7}
 8003842:	b089      	sub	sp, #36	; 0x24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003852:	2300      	movs	r3, #0
 8003854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
 800385a:	e165      	b.n	8003b28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800385c:	2201      	movs	r2, #1
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4013      	ands	r3, r2
 800386e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	429a      	cmp	r2, r3
 8003876:	f040 8154 	bne.w	8003b22 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b01      	cmp	r3, #1
 8003884:	d005      	beq.n	8003892 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800388e:	2b02      	cmp	r3, #2
 8003890:	d130      	bne.n	80038f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	2203      	movs	r2, #3
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038c8:	2201      	movs	r2, #1
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	091b      	lsrs	r3, r3, #4
 80038de:	f003 0201 	and.w	r2, r3, #1
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	d017      	beq.n	8003930 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	2203      	movs	r2, #3
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43db      	mvns	r3, r3
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4013      	ands	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 0303 	and.w	r3, r3, #3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d123      	bne.n	8003984 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	08da      	lsrs	r2, r3, #3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3208      	adds	r2, #8
 8003944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	220f      	movs	r2, #15
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	43db      	mvns	r3, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4013      	ands	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	691a      	ldr	r2, [r3, #16]
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	08da      	lsrs	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	3208      	adds	r2, #8
 800397e:	69b9      	ldr	r1, [r7, #24]
 8003980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	2203      	movs	r2, #3
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	43db      	mvns	r3, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	4013      	ands	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0203 	and.w	r2, r3, #3
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f000 80ae 	beq.w	8003b22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c6:	2300      	movs	r3, #0
 80039c8:	60fb      	str	r3, [r7, #12]
 80039ca:	4b5d      	ldr	r3, [pc, #372]	; (8003b40 <HAL_GPIO_Init+0x300>)
 80039cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ce:	4a5c      	ldr	r2, [pc, #368]	; (8003b40 <HAL_GPIO_Init+0x300>)
 80039d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039d4:	6453      	str	r3, [r2, #68]	; 0x44
 80039d6:	4b5a      	ldr	r3, [pc, #360]	; (8003b40 <HAL_GPIO_Init+0x300>)
 80039d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039e2:	4a58      	ldr	r2, [pc, #352]	; (8003b44 <HAL_GPIO_Init+0x304>)
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	089b      	lsrs	r3, r3, #2
 80039e8:	3302      	adds	r3, #2
 80039ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	220f      	movs	r2, #15
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4013      	ands	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a4f      	ldr	r2, [pc, #316]	; (8003b48 <HAL_GPIO_Init+0x308>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d025      	beq.n	8003a5a <HAL_GPIO_Init+0x21a>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a4e      	ldr	r2, [pc, #312]	; (8003b4c <HAL_GPIO_Init+0x30c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d01f      	beq.n	8003a56 <HAL_GPIO_Init+0x216>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a4d      	ldr	r2, [pc, #308]	; (8003b50 <HAL_GPIO_Init+0x310>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d019      	beq.n	8003a52 <HAL_GPIO_Init+0x212>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a4c      	ldr	r2, [pc, #304]	; (8003b54 <HAL_GPIO_Init+0x314>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d013      	beq.n	8003a4e <HAL_GPIO_Init+0x20e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a4b      	ldr	r2, [pc, #300]	; (8003b58 <HAL_GPIO_Init+0x318>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d00d      	beq.n	8003a4a <HAL_GPIO_Init+0x20a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a4a      	ldr	r2, [pc, #296]	; (8003b5c <HAL_GPIO_Init+0x31c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d007      	beq.n	8003a46 <HAL_GPIO_Init+0x206>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a49      	ldr	r2, [pc, #292]	; (8003b60 <HAL_GPIO_Init+0x320>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d101      	bne.n	8003a42 <HAL_GPIO_Init+0x202>
 8003a3e:	2306      	movs	r3, #6
 8003a40:	e00c      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a42:	2307      	movs	r3, #7
 8003a44:	e00a      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a46:	2305      	movs	r3, #5
 8003a48:	e008      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a4a:	2304      	movs	r3, #4
 8003a4c:	e006      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e004      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e002      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <HAL_GPIO_Init+0x21c>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	69fa      	ldr	r2, [r7, #28]
 8003a5e:	f002 0203 	and.w	r2, r2, #3
 8003a62:	0092      	lsls	r2, r2, #2
 8003a64:	4093      	lsls	r3, r2
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a6c:	4935      	ldr	r1, [pc, #212]	; (8003b44 <HAL_GPIO_Init+0x304>)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	089b      	lsrs	r3, r3, #2
 8003a72:	3302      	adds	r3, #2
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a7a:	4b3a      	ldr	r3, [pc, #232]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	43db      	mvns	r3, r3
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	4013      	ands	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a9e:	4a31      	ldr	r2, [pc, #196]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003aa4:	4b2f      	ldr	r3, [pc, #188]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac8:	4a26      	ldr	r2, [pc, #152]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ace:	4b25      	ldr	r3, [pc, #148]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4013      	ands	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003af2:	4a1c      	ldr	r2, [pc, #112]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af8:	4b1a      	ldr	r3, [pc, #104]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	43db      	mvns	r3, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b1c:	4a11      	ldr	r2, [pc, #68]	; (8003b64 <HAL_GPIO_Init+0x324>)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	3301      	adds	r3, #1
 8003b26:	61fb      	str	r3, [r7, #28]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	2b0f      	cmp	r3, #15
 8003b2c:	f67f ae96 	bls.w	800385c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b30:	bf00      	nop
 8003b32:	bf00      	nop
 8003b34:	3724      	adds	r7, #36	; 0x24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40013800 	.word	0x40013800
 8003b48:	40020000 	.word	0x40020000
 8003b4c:	40020400 	.word	0x40020400
 8003b50:	40020800 	.word	0x40020800
 8003b54:	40020c00 	.word	0x40020c00
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40021400 	.word	0x40021400
 8003b60:	40021800 	.word	0x40021800
 8003b64:	40013c00 	.word	0x40013c00

08003b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
 8003b74:	4613      	mov	r3, r2
 8003b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b78:	787b      	ldrb	r3, [r7, #1]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b7e:	887a      	ldrh	r2, [r7, #2]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b84:	e003      	b.n	8003b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b86:	887b      	ldrh	r3, [r7, #2]
 8003b88:	041a      	lsls	r2, r3, #16
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	619a      	str	r2, [r3, #24]
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bac:	887a      	ldrh	r2, [r7, #2]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	041a      	lsls	r2, r3, #16
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	43d9      	mvns	r1, r3
 8003bb8:	887b      	ldrh	r3, [r7, #2]
 8003bba:	400b      	ands	r3, r1
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	619a      	str	r2, [r3, #24]
}
 8003bc2:	bf00      	nop
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e12b      	b.n	8003e3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d106      	bne.n	8003bfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fe fed2 	bl	80029a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2224      	movs	r2, #36	; 0x24
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0201 	bic.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c34:	f002 f808 	bl	8005c48 <HAL_RCC_GetPCLK1Freq>
 8003c38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	4a81      	ldr	r2, [pc, #516]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d807      	bhi.n	8003c54 <HAL_I2C_Init+0x84>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4a80      	ldr	r2, [pc, #512]	; (8003e48 <HAL_I2C_Init+0x278>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	bf94      	ite	ls
 8003c4c:	2301      	movls	r3, #1
 8003c4e:	2300      	movhi	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e006      	b.n	8003c62 <HAL_I2C_Init+0x92>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4a7d      	ldr	r2, [pc, #500]	; (8003e4c <HAL_I2C_Init+0x27c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	bf94      	ite	ls
 8003c5c:	2301      	movls	r3, #1
 8003c5e:	2300      	movhi	r3, #0
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e0e7      	b.n	8003e3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4a78      	ldr	r2, [pc, #480]	; (8003e50 <HAL_I2C_Init+0x280>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0c9b      	lsrs	r3, r3, #18
 8003c74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	4a6a      	ldr	r2, [pc, #424]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d802      	bhi.n	8003ca4 <HAL_I2C_Init+0xd4>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	e009      	b.n	8003cb8 <HAL_I2C_Init+0xe8>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003caa:	fb02 f303 	mul.w	r3, r2, r3
 8003cae:	4a69      	ldr	r2, [pc, #420]	; (8003e54 <HAL_I2C_Init+0x284>)
 8003cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb4:	099b      	lsrs	r3, r3, #6
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	495c      	ldr	r1, [pc, #368]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003cd4:	428b      	cmp	r3, r1
 8003cd6:	d819      	bhi.n	8003d0c <HAL_I2C_Init+0x13c>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	1e59      	subs	r1, r3, #1
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce6:	1c59      	adds	r1, r3, #1
 8003ce8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003cec:	400b      	ands	r3, r1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <HAL_I2C_Init+0x138>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	1e59      	subs	r1, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d00:	3301      	adds	r3, #1
 8003d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d06:	e051      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d08:	2304      	movs	r3, #4
 8003d0a:	e04f      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d111      	bne.n	8003d38 <HAL_I2C_Init+0x168>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	1e58      	subs	r0, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6859      	ldr	r1, [r3, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	440b      	add	r3, r1
 8003d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d26:	3301      	adds	r3, #1
 8003d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	e012      	b.n	8003d5e <HAL_I2C_Init+0x18e>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1e58      	subs	r0, r3, #1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6859      	ldr	r1, [r3, #4]
 8003d40:	460b      	mov	r3, r1
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	0099      	lsls	r1, r3, #2
 8003d48:	440b      	add	r3, r1
 8003d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <HAL_I2C_Init+0x196>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e022      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10e      	bne.n	8003d8c <HAL_I2C_Init+0x1bc>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	1e58      	subs	r0, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6859      	ldr	r1, [r3, #4]
 8003d76:	460b      	mov	r3, r1
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	440b      	add	r3, r1
 8003d7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d80:	3301      	adds	r3, #1
 8003d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d8a:	e00f      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1e58      	subs	r0, r3, #1
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6859      	ldr	r1, [r3, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	0099      	lsls	r1, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da2:	3301      	adds	r3, #1
 8003da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dac:	6879      	ldr	r1, [r7, #4]
 8003dae:	6809      	ldr	r1, [r1, #0]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6911      	ldr	r1, [r2, #16]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	68d2      	ldr	r2, [r2, #12]
 8003de6:	4311      	orrs	r1, r2
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6812      	ldr	r2, [r2, #0]
 8003dec:	430b      	orrs	r3, r1
 8003dee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	000186a0 	.word	0x000186a0
 8003e48:	001e847f 	.word	0x001e847f
 8003e4c:	003d08ff 	.word	0x003d08ff
 8003e50:	431bde83 	.word	0x431bde83
 8003e54:	10624dd3 	.word	0x10624dd3

08003e58 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	607a      	str	r2, [r7, #4]
 8003e62:	461a      	mov	r2, r3
 8003e64:	460b      	mov	r3, r1
 8003e66:	817b      	strh	r3, [r7, #10]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	f040 8085 	bne.w	8003f88 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e7e:	4b46      	ldr	r3, [pc, #280]	; (8003f98 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	08db      	lsrs	r3, r3, #3
 8003e84:	4a45      	ldr	r2, [pc, #276]	; (8003f9c <HAL_I2C_Master_Transmit_IT+0x144>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	0a1a      	lsrs	r2, r3, #8
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	009a      	lsls	r2, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d116      	bne.n	8003ed2 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f043 0220 	orr.w	r2, r3, #32
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e05b      	b.n	8003f8a <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d0db      	beq.n	8003e98 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_I2C_Master_Transmit_IT+0x96>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e04d      	b.n	8003f8a <HAL_I2C_Master_Transmit_IT+0x132>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d007      	beq.n	8003f14 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 0201 	orr.w	r2, r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2221      	movs	r2, #33	; 0x21
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2210      	movs	r2, #16
 8003f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	893a      	ldrh	r2, [r7, #8]
 8003f44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4a13      	ldr	r2, [pc, #76]	; (8003fa0 <HAL_I2C_Master_Transmit_IT+0x148>)
 8003f54:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003f56:	897a      	ldrh	r2, [r7, #10]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f6a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003f82:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	e000      	b.n	8003f8a <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8003f88:	2302      	movs	r3, #2
  }
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	20000038 	.word	0x20000038
 8003f9c:	14f8b589 	.word	0x14f8b589
 8003fa0:	ffff0000 	.word	0xffff0000

08003fa4 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	817b      	strh	r3, [r7, #10]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	f040 808d 	bne.w	80040e4 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fca:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <HAL_I2C_Master_Receive_IT+0x150>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	08db      	lsrs	r3, r3, #3
 8003fd0:	4a49      	ldr	r2, [pc, #292]	; (80040f8 <HAL_I2C_Master_Receive_IT+0x154>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0a1a      	lsrs	r2, r3, #8
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	009a      	lsls	r2, r3, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d116      	bne.n	800401e <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f043 0220 	orr.w	r2, r3, #32
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e063      	b.n	80040e6 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b02      	cmp	r3, #2
 800402a:	d0db      	beq.n	8003fe4 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004032:	2b01      	cmp	r3, #1
 8004034:	d101      	bne.n	800403a <HAL_I2C_Master_Receive_IT+0x96>
 8004036:	2302      	movs	r3, #2
 8004038:	e055      	b.n	80040e6 <HAL_I2C_Master_Receive_IT+0x142>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b01      	cmp	r3, #1
 800404e:	d007      	beq.n	8004060 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0201 	orr.w	r2, r2, #1
 800405e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800406e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2222      	movs	r2, #34	; 0x22
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2210      	movs	r2, #16
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	893a      	ldrh	r2, [r7, #8]
 8004090:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004096:	b29a      	uxth	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4a17      	ldr	r2, [pc, #92]	; (80040fc <HAL_I2C_Master_Receive_IT+0x158>)
 80040a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80040a2:	897a      	ldrh	r2, [r7, #10]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040b6:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040c6:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80040de:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e000      	b.n	80040e6 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80040e4:	2302      	movs	r3, #2
  }
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	371c      	adds	r7, #28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	20000038 	.word	0x20000038
 80040f8:	14f8b589 	.word	0x14f8b589
 80040fc:	ffff0000 	.word	0xffff0000

08004100 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004118:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004120:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004128:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800412a:	7bfb      	ldrb	r3, [r7, #15]
 800412c:	2b10      	cmp	r3, #16
 800412e:	d003      	beq.n	8004138 <HAL_I2C_EV_IRQHandler+0x38>
 8004130:	7bfb      	ldrb	r3, [r7, #15]
 8004132:	2b40      	cmp	r3, #64	; 0x40
 8004134:	f040 80bd 	bne.w	80042b2 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10d      	bne.n	800416e <HAL_I2C_EV_IRQHandler+0x6e>
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004158:	d003      	beq.n	8004162 <HAL_I2C_EV_IRQHandler+0x62>
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004160:	d101      	bne.n	8004166 <HAL_I2C_EV_IRQHandler+0x66>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x68>
 8004166:	2300      	movs	r3, #0
 8004168:	2b01      	cmp	r3, #1
 800416a:	f000 812e 	beq.w	80043ca <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00c      	beq.n	8004192 <HAL_I2C_EV_IRQHandler+0x92>
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	0a5b      	lsrs	r3, r3, #9
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b00      	cmp	r3, #0
 8004182:	d006      	beq.n	8004192 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f001 fc51 	bl	8005a2c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fd5e 	bl	8004c4c <I2C_Master_SB>
 8004190:	e08e      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	08db      	lsrs	r3, r3, #3
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d009      	beq.n	80041b2 <HAL_I2C_EV_IRQHandler+0xb2>
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	0a5b      	lsrs	r3, r3, #9
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 fdd4 	bl	8004d58 <I2C_Master_ADD10>
 80041b0:	e07e      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	085b      	lsrs	r3, r3, #1
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_I2C_EV_IRQHandler+0xd2>
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	0a5b      	lsrs	r3, r3, #9
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 fdee 	bl	8004dac <I2C_Master_ADDR>
 80041d0:	e06e      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	089b      	lsrs	r3, r3, #2
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d037      	beq.n	800424e <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041ec:	f000 80ef 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	09db      	lsrs	r3, r3, #7
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00f      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0x11c>
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	0a9b      	lsrs	r3, r3, #10
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d009      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0x11c>
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	089b      	lsrs	r3, r3, #2
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d103      	bne.n	800421c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f9eb 	bl	80045f0 <I2C_MasterTransmit_TXE>
 800421a:	e049      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	089b      	lsrs	r3, r3, #2
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b00      	cmp	r3, #0
 8004226:	f000 80d2 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	0a5b      	lsrs	r3, r3, #9
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	f000 80cb 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004238:	7bfb      	ldrb	r3, [r7, #15]
 800423a:	2b10      	cmp	r3, #16
 800423c:	d103      	bne.n	8004246 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fa72 	bl	8004728 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004244:	e0c3      	b.n	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fad6 	bl	80047f8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800424c:	e0bf      	b.n	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004258:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800425c:	f000 80b7 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	099b      	lsrs	r3, r3, #6
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00f      	beq.n	800428c <HAL_I2C_EV_IRQHandler+0x18c>
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	0a9b      	lsrs	r3, r3, #10
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b00      	cmp	r3, #0
 8004276:	d009      	beq.n	800428c <HAL_I2C_EV_IRQHandler+0x18c>
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	089b      	lsrs	r3, r3, #2
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b00      	cmp	r3, #0
 8004282:	d103      	bne.n	800428c <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fb46 	bl	8004916 <I2C_MasterReceive_RXNE>
 800428a:	e011      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	089b      	lsrs	r3, r3, #2
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 809a 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	0a5b      	lsrs	r3, r3, #9
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 8093 	beq.w	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fbe5 	bl	8004a78 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042ae:	e08e      	b.n	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
 80042b0:	e08d      	b.n	80043ce <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d004      	beq.n	80042c4 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	61fb      	str	r3, [r7, #28]
 80042c2:	e007      	b.n	80042d4 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	085b      	lsrs	r3, r3, #1
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d012      	beq.n	8004306 <HAL_I2C_EV_IRQHandler+0x206>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	0a5b      	lsrs	r3, r3, #9
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00c      	beq.n	8004306 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80042fc:	69b9      	ldr	r1, [r7, #24]
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 ffa3 	bl	800524a <I2C_Slave_ADDR>
 8004304:	e066      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	091b      	lsrs	r3, r3, #4
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <HAL_I2C_EV_IRQHandler+0x226>
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	0a5b      	lsrs	r3, r3, #9
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 ffd8 	bl	80052d4 <I2C_Slave_STOPF>
 8004324:	e056      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004326:	7bbb      	ldrb	r3, [r7, #14]
 8004328:	2b21      	cmp	r3, #33	; 0x21
 800432a:	d002      	beq.n	8004332 <HAL_I2C_EV_IRQHandler+0x232>
 800432c:	7bbb      	ldrb	r3, [r7, #14]
 800432e:	2b29      	cmp	r3, #41	; 0x29
 8004330:	d125      	bne.n	800437e <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	09db      	lsrs	r3, r3, #7
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00f      	beq.n	800435e <HAL_I2C_EV_IRQHandler+0x25e>
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	0a9b      	lsrs	r3, r3, #10
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d009      	beq.n	800435e <HAL_I2C_EV_IRQHandler+0x25e>
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 feb9 	bl	80050ce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800435c:	e039      	b.n	80043d2 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	089b      	lsrs	r3, r3, #2
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d033      	beq.n	80043d2 <HAL_I2C_EV_IRQHandler+0x2d2>
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	0a5b      	lsrs	r3, r3, #9
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d02d      	beq.n	80043d2 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fee6 	bl	8005148 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800437c:	e029      	b.n	80043d2 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	099b      	lsrs	r3, r3, #6
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00f      	beq.n	80043aa <HAL_I2C_EV_IRQHandler+0x2aa>
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	0a9b      	lsrs	r3, r3, #10
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d009      	beq.n	80043aa <HAL_I2C_EV_IRQHandler+0x2aa>
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d103      	bne.n	80043aa <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 fef1 	bl	800518a <I2C_SlaveReceive_RXNE>
 80043a8:	e014      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	089b      	lsrs	r3, r3, #2
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00e      	beq.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	0a5b      	lsrs	r3, r3, #9
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 ff1f 	bl	8005206 <I2C_SlaveReceive_BTF>
 80043c8:	e004      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 80043ca:	bf00      	nop
 80043cc:	e002      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043ce:	bf00      	nop
 80043d0:	e000      	b.n	80043d4 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043d2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80043d4:	3720      	adds	r7, #32
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b08a      	sub	sp, #40	; 0x28
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80043f2:	2300      	movs	r3, #0
 80043f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043fc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	0a1b      	lsrs	r3, r3, #8
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00e      	beq.n	8004428 <HAL_I2C_ER_IRQHandler+0x4e>
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	0a1b      	lsrs	r3, r3, #8
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	f043 0301 	orr.w	r3, r3, #1
 800441c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004426:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	0a5b      	lsrs	r3, r3, #9
 800442c:	f003 0301 	and.w	r3, r3, #1
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00e      	beq.n	8004452 <HAL_I2C_ER_IRQHandler+0x78>
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	0a1b      	lsrs	r3, r3, #8
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d008      	beq.n	8004452 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	f043 0302 	orr.w	r3, r3, #2
 8004446:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004450:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	0a9b      	lsrs	r3, r3, #10
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d03f      	beq.n	80044de <HAL_I2C_ER_IRQHandler+0x104>
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	0a1b      	lsrs	r3, r3, #8
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d039      	beq.n	80044de <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800446a:	7efb      	ldrb	r3, [r7, #27]
 800446c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004472:	b29b      	uxth	r3, r3
 8004474:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004484:	7ebb      	ldrb	r3, [r7, #26]
 8004486:	2b20      	cmp	r3, #32
 8004488:	d112      	bne.n	80044b0 <HAL_I2C_ER_IRQHandler+0xd6>
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10f      	bne.n	80044b0 <HAL_I2C_ER_IRQHandler+0xd6>
 8004490:	7cfb      	ldrb	r3, [r7, #19]
 8004492:	2b21      	cmp	r3, #33	; 0x21
 8004494:	d008      	beq.n	80044a8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004496:	7cfb      	ldrb	r3, [r7, #19]
 8004498:	2b29      	cmp	r3, #41	; 0x29
 800449a:	d005      	beq.n	80044a8 <HAL_I2C_ER_IRQHandler+0xce>
 800449c:	7cfb      	ldrb	r3, [r7, #19]
 800449e:	2b28      	cmp	r3, #40	; 0x28
 80044a0:	d106      	bne.n	80044b0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b21      	cmp	r3, #33	; 0x21
 80044a6:	d103      	bne.n	80044b0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f001 f843 	bl	8005534 <I2C_Slave_AF>
 80044ae:	e016      	b.n	80044de <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044b8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	f043 0304 	orr.w	r3, r3, #4
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044c2:	7efb      	ldrb	r3, [r7, #27]
 80044c4:	2b10      	cmp	r3, #16
 80044c6:	d002      	beq.n	80044ce <HAL_I2C_ER_IRQHandler+0xf4>
 80044c8:	7efb      	ldrb	r3, [r7, #27]
 80044ca:	2b40      	cmp	r3, #64	; 0x40
 80044cc:	d107      	bne.n	80044de <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044dc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	0adb      	lsrs	r3, r3, #11
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00e      	beq.n	8004508 <HAL_I2C_ER_IRQHandler+0x12e>
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	0a1b      	lsrs	r3, r3, #8
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	f043 0308 	orr.w	r3, r3, #8
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004506:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450a:	2b00      	cmp	r3, #0
 800450c:	d008      	beq.n	8004520 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f001 f87a 	bl	8005614 <I2C_ITError>
  }
}
 8004520:	bf00      	nop
 8004522:	3728      	adds	r7, #40	; 0x28
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	70fb      	strb	r3, [r7, #3]
 800455c:	4613      	mov	r3, r2
 800455e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ca:	b2db      	uxtb	r3, r3
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045fe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004606:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d150      	bne.n	80046b8 <I2C_MasterTransmit_TXE+0xc8>
 8004616:	7bfb      	ldrb	r3, [r7, #15]
 8004618:	2b21      	cmp	r3, #33	; 0x21
 800461a:	d14d      	bne.n	80046b8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b08      	cmp	r3, #8
 8004620:	d01d      	beq.n	800465e <I2C_MasterTransmit_TXE+0x6e>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b20      	cmp	r3, #32
 8004626:	d01a      	beq.n	800465e <I2C_MasterTransmit_TXE+0x6e>
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800462e:	d016      	beq.n	800465e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800463e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2211      	movs	r2, #17
 8004644:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7fc f8fa 	bl	8000850 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800465c:	e060      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800466c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800467c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b40      	cmp	r3, #64	; 0x40
 8004696:	d107      	bne.n	80046a8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f7ff ff6d 	bl	8004580 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046a6:	e03b      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fc f8cd 	bl	8000850 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046b6:	e033      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	2b21      	cmp	r3, #33	; 0x21
 80046bc:	d005      	beq.n	80046ca <I2C_MasterTransmit_TXE+0xda>
 80046be:	7bbb      	ldrb	r3, [r7, #14]
 80046c0:	2b40      	cmp	r3, #64	; 0x40
 80046c2:	d12d      	bne.n	8004720 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	2b22      	cmp	r3, #34	; 0x22
 80046c8:	d12a      	bne.n	8004720 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d108      	bne.n	80046e6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046e2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80046e4:	e01c      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b40      	cmp	r3, #64	; 0x40
 80046f0:	d103      	bne.n	80046fa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f880 	bl	80047f8 <I2C_MemoryTransmit_TXE_BTF>
}
 80046f8:	e012      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	781a      	ldrb	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004714:	b29b      	uxth	r3, r3
 8004716:	3b01      	subs	r3, #1
 8004718:	b29a      	uxth	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800471e:	e7ff      	b.n	8004720 <I2C_MasterTransmit_TXE+0x130>
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b21      	cmp	r3, #33	; 0x21
 8004740:	d156      	bne.n	80047f0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d012      	beq.n	8004772 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004770:	e03e      	b.n	80047f0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b08      	cmp	r3, #8
 8004776:	d01d      	beq.n	80047b4 <I2C_MasterTransmit_BTF+0x8c>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2b20      	cmp	r3, #32
 800477c:	d01a      	beq.n	80047b4 <I2C_MasterTransmit_BTF+0x8c>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004784:	d016      	beq.n	80047b4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004794:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2211      	movs	r2, #17
 800479a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7fc f84f 	bl	8000850 <HAL_I2C_MasterTxCpltCallback>
}
 80047b2:	e01d      	b.n	80047f0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047c2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047d2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2220      	movs	r2, #32
 80047de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc f830 	bl	8000850 <HAL_I2C_MasterTxCpltCallback>
}
 80047f0:	bf00      	nop
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004806:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800480c:	2b00      	cmp	r3, #0
 800480e:	d11d      	bne.n	800484c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004814:	2b01      	cmp	r3, #1
 8004816:	d10b      	bne.n	8004830 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800481c:	b2da      	uxtb	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004828:	1c9a      	adds	r2, r3, #2
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800482e:	e06e      	b.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004834:	b29b      	uxth	r3, r3
 8004836:	121b      	asrs	r3, r3, #8
 8004838:	b2da      	uxtb	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	651a      	str	r2, [r3, #80]	; 0x50
}
 800484a:	e060      	b.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004850:	2b01      	cmp	r3, #1
 8004852:	d10b      	bne.n	800486c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004858:	b2da      	uxtb	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	651a      	str	r2, [r3, #80]	; 0x50
}
 800486a:	e050      	b.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004870:	2b02      	cmp	r3, #2
 8004872:	d14c      	bne.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004874:	7bfb      	ldrb	r3, [r7, #15]
 8004876:	2b22      	cmp	r3, #34	; 0x22
 8004878:	d108      	bne.n	800488c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004888:	601a      	str	r2, [r3, #0]
}
 800488a:	e040      	b.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d015      	beq.n	80048c2 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	2b21      	cmp	r3, #33	; 0x21
 800489a:	d112      	bne.n	80048c2 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	781a      	ldrb	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80048c0:	e025      	b.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d120      	bne.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	2b21      	cmp	r3, #33	; 0x21
 80048d0:	d11d      	bne.n	800490e <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048e0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048f0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff fe39 	bl	8004580 <HAL_I2C_MemTxCpltCallback>
}
 800490e:	bf00      	nop
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b084      	sub	sp, #16
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b22      	cmp	r3, #34	; 0x22
 8004928:	f040 80a2 	bne.w	8004a70 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004930:	b29b      	uxth	r3, r3
 8004932:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b03      	cmp	r3, #3
 8004938:	d921      	bls.n	800497e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b03      	cmp	r3, #3
 8004968:	f040 8082 	bne.w	8004a70 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800497a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800497c:	e078      	b.n	8004a70 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	2b02      	cmp	r3, #2
 8004984:	d074      	beq.n	8004a70 <I2C_MasterReceive_RXNE+0x15a>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d002      	beq.n	8004992 <I2C_MasterReceive_RXNE+0x7c>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d16e      	bne.n	8004a70 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f001 f818 	bl	80059c8 <I2C_WaitOnSTOPRequestThroughIT>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d142      	bne.n	8004a24 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049bc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b40      	cmp	r3, #64	; 0x40
 80049f6:	d10a      	bne.n	8004a0e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7ff fdc4 	bl	8004594 <HAL_I2C_MemRxCpltCallback>
}
 8004a0c:	e030      	b.n	8004a70 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2212      	movs	r2, #18
 8004a1a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7fb ff27 	bl	8000870 <HAL_I2C_MasterRxCpltCallback>
}
 8004a22:	e025      	b.n	8004a70 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a32:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691a      	ldr	r2, [r3, #16]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fb ff10 	bl	8000890 <HAL_I2C_ErrorCallback>
}
 8004a70:	bf00      	nop
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d11b      	bne.n	8004ac8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a9e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	b2d2      	uxtb	r2, r2
 8004aac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab2:	1c5a      	adds	r2, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004ac6:	e0bd      	b.n	8004c44 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b03      	cmp	r3, #3
 8004ad0:	d129      	bne.n	8004b26 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ae0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d00a      	beq.n	8004afe <I2C_MasterReceive_BTF+0x86>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d007      	beq.n	8004afe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004afc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004b24:	e08e      	b.n	8004c44 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d176      	bne.n	8004c1e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d002      	beq.n	8004b3c <I2C_MasterReceive_BTF+0xc4>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d108      	bne.n	8004b4e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	e019      	b.n	8004b82 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d002      	beq.n	8004b5a <I2C_MasterReceive_BTF+0xe2>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d108      	bne.n	8004b6c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	e00a      	b.n	8004b82 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b10      	cmp	r3, #16
 8004b70:	d007      	beq.n	8004b82 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b80:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	b2d2      	uxtb	r2, r2
 8004b8e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691a      	ldr	r2, [r3, #16]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004bdc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b40      	cmp	r3, #64	; 0x40
 8004bf0:	d10a      	bne.n	8004c08 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f7ff fcc7 	bl	8004594 <HAL_I2C_MemRxCpltCallback>
}
 8004c06:	e01d      	b.n	8004c44 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2212      	movs	r2, #18
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7fb fe2a 	bl	8000870 <HAL_I2C_MasterRxCpltCallback>
}
 8004c1c:	e012      	b.n	8004c44 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	691a      	ldr	r2, [r3, #16]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004c44:	bf00      	nop
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b40      	cmp	r3, #64	; 0x40
 8004c5e:	d117      	bne.n	8004c90 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d109      	bne.n	8004c7c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	461a      	mov	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c78:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004c7a:	e067      	b.n	8004d4c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f043 0301 	orr.w	r3, r3, #1
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	611a      	str	r2, [r3, #16]
}
 8004c8e:	e05d      	b.n	8004d4c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c98:	d133      	bne.n	8004d02 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b21      	cmp	r3, #33	; 0x21
 8004ca4:	d109      	bne.n	8004cba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004cb6:	611a      	str	r2, [r3, #16]
 8004cb8:	e008      	b.n	8004ccc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f043 0301 	orr.w	r3, r3, #1
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d004      	beq.n	8004cde <I2C_Master_SB+0x92>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d108      	bne.n	8004cf0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d032      	beq.n	8004d4c <I2C_Master_SB+0x100>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d02d      	beq.n	8004d4c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cfe:	605a      	str	r2, [r3, #4]
}
 8004d00:	e024      	b.n	8004d4c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10e      	bne.n	8004d28 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	11db      	asrs	r3, r3, #7
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	f003 0306 	and.w	r3, r3, #6
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	f063 030f 	orn	r3, r3, #15
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	611a      	str	r2, [r3, #16]
}
 8004d26:	e011      	b.n	8004d4c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d10d      	bne.n	8004d4c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	11db      	asrs	r3, r3, #7
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	f003 0306 	and.w	r3, r3, #6
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	f063 030e 	orn	r3, r3, #14
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	611a      	str	r2, [r3, #16]
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d004      	beq.n	8004d7e <I2C_Master_ADD10+0x26>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d108      	bne.n	8004d90 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00c      	beq.n	8004da0 <I2C_Master_ADD10+0x48>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d007      	beq.n	8004da0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d9e:	605a      	str	r2, [r3, #4]
  }
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b091      	sub	sp, #68	; 0x44
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b22      	cmp	r3, #34	; 0x22
 8004dd4:	f040 8169 	bne.w	80050aa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10f      	bne.n	8004e00 <I2C_Master_ADDR+0x54>
 8004de0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004de4:	2b40      	cmp	r3, #64	; 0x40
 8004de6:	d10b      	bne.n	8004e00 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de8:	2300      	movs	r3, #0
 8004dea:	633b      	str	r3, [r7, #48]	; 0x30
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	633b      	str	r3, [r7, #48]	; 0x30
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	633b      	str	r3, [r7, #48]	; 0x30
 8004dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfe:	e160      	b.n	80050c2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d11d      	bne.n	8004e44 <I2C_Master_ADDR+0x98>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e10:	d118      	bne.n	8004e44 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e12:	2300      	movs	r3, #0
 8004e14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e36:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	651a      	str	r2, [r3, #80]	; 0x50
 8004e42:	e13e      	b.n	80050c2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d113      	bne.n	8004e76 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e4e:	2300      	movs	r3, #0
 8004e50:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	e115      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	f040 808a 	bne.w	8004f96 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e88:	d137      	bne.n	8004efa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e98:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ea4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ea8:	d113      	bne.n	8004ed2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eb8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eba:	2300      	movs	r3, #0
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	e0e7      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	623b      	str	r3, [r7, #32]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	623b      	str	r3, [r7, #32]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	623b      	str	r3, [r7, #32]
 8004ee6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	e0d3      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efc:	2b08      	cmp	r3, #8
 8004efe:	d02e      	beq.n	8004f5e <I2C_Master_ADDR+0x1b2>
 8004f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d02b      	beq.n	8004f5e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f08:	2b12      	cmp	r3, #18
 8004f0a:	d102      	bne.n	8004f12 <I2C_Master_ADDR+0x166>
 8004f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d125      	bne.n	8004f5e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f14:	2b04      	cmp	r3, #4
 8004f16:	d00e      	beq.n	8004f36 <I2C_Master_ADDR+0x18a>
 8004f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d00b      	beq.n	8004f36 <I2C_Master_ADDR+0x18a>
 8004f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d008      	beq.n	8004f36 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	e007      	b.n	8004f46 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f44:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f46:	2300      	movs	r3, #0
 8004f48:	61fb      	str	r3, [r7, #28]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	61fb      	str	r3, [r7, #28]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	61fb      	str	r3, [r7, #28]
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	e0a1      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f6c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61bb      	str	r3, [r7, #24]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	61bb      	str	r3, [r7, #24]
 8004f82:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	e085      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d14d      	bne.n	800503c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d016      	beq.n	8004fd4 <I2C_Master_ADDR+0x228>
 8004fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d013      	beq.n	8004fd4 <I2C_Master_ADDR+0x228>
 8004fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fae:	2b10      	cmp	r3, #16
 8004fb0:	d010      	beq.n	8004fd4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	e007      	b.n	8004fe4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fe2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ff2:	d117      	bne.n	8005024 <I2C_Master_ADDR+0x278>
 8004ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ffa:	d00b      	beq.n	8005014 <I2C_Master_ADDR+0x268>
 8004ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d008      	beq.n	8005014 <I2C_Master_ADDR+0x268>
 8005002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005004:	2b08      	cmp	r3, #8
 8005006:	d005      	beq.n	8005014 <I2C_Master_ADDR+0x268>
 8005008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500a:	2b10      	cmp	r3, #16
 800500c:	d002      	beq.n	8005014 <I2C_Master_ADDR+0x268>
 800500e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005010:	2b20      	cmp	r3, #32
 8005012:	d107      	bne.n	8005024 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005022:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	617b      	str	r3, [r7, #20]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	e032      	b.n	80050a2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800504a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800505a:	d117      	bne.n	800508c <I2C_Master_ADDR+0x2e0>
 800505c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005062:	d00b      	beq.n	800507c <I2C_Master_ADDR+0x2d0>
 8005064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005066:	2b01      	cmp	r3, #1
 8005068:	d008      	beq.n	800507c <I2C_Master_ADDR+0x2d0>
 800506a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800506c:	2b08      	cmp	r3, #8
 800506e:	d005      	beq.n	800507c <I2C_Master_ADDR+0x2d0>
 8005070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005072:	2b10      	cmp	r3, #16
 8005074:	d002      	beq.n	800507c <I2C_Master_ADDR+0x2d0>
 8005076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005078:	2b20      	cmp	r3, #32
 800507a:	d107      	bne.n	800508c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800508a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800508c:	2300      	movs	r3, #0
 800508e:	613b      	str	r3, [r7, #16]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	613b      	str	r3, [r7, #16]
 80050a0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80050a8:	e00b      	b.n	80050c2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	60fb      	str	r3, [r7, #12]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	60fb      	str	r3, [r7, #12]
 80050be:	68fb      	ldr	r3, [r7, #12]
}
 80050c0:	e7ff      	b.n	80050c2 <I2C_Master_ADDR+0x316>
 80050c2:	bf00      	nop
 80050c4:	3744      	adds	r7, #68	; 0x44
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b084      	sub	sp, #16
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050dc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d02b      	beq.n	8005140 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	781a      	ldrb	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f8:	1c5a      	adds	r2, r3, #1
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d114      	bne.n	8005140 <I2C_SlaveTransmit_TXE+0x72>
 8005116:	7bfb      	ldrb	r3, [r7, #15]
 8005118:	2b29      	cmp	r3, #41	; 0x29
 800511a:	d111      	bne.n	8005140 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800512a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2221      	movs	r2, #33	; 0x21
 8005130:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2228      	movs	r2, #40	; 0x28
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7ff f9f4 	bl	8004528 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005140:	bf00      	nop
 8005142:	3710      	adds	r7, #16
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d011      	beq.n	800517e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	781a      	ldrb	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005174:	b29b      	uxth	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800518a:	b580      	push	{r7, lr}
 800518c:	b084      	sub	sp, #16
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005198:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519e:	b29b      	uxth	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d02c      	beq.n	80051fe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d114      	bne.n	80051fe <I2C_SlaveReceive_RXNE+0x74>
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
 80051d6:	2b2a      	cmp	r3, #42	; 0x2a
 80051d8:	d111      	bne.n	80051fe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051e8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2222      	movs	r2, #34	; 0x22
 80051ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2228      	movs	r2, #40	; 0x28
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7ff f99f 	bl	800453c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80051fe:	bf00      	nop
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005212:	b29b      	uxth	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d012      	beq.n	800523e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691a      	ldr	r2, [r3, #16]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	1c5a      	adds	r2, r3, #1
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005234:	b29b      	uxth	r3, r3
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005254:	2300      	movs	r3, #0
 8005256:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525e:	b2db      	uxtb	r3, r3
 8005260:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005264:	2b28      	cmp	r3, #40	; 0x28
 8005266:	d127      	bne.n	80052b8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005276:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	089b      	lsrs	r3, r3, #2
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005284:	2301      	movs	r3, #1
 8005286:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	09db      	lsrs	r3, r3, #7
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d103      	bne.n	800529c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	81bb      	strh	r3, [r7, #12]
 800529a:	e002      	b.n	80052a2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80052aa:	89ba      	ldrh	r2, [r7, #12]
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff f94d 	bl	8004550 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80052b6:	e008      	b.n	80052ca <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f06f 0202 	mvn.w	r2, #2
 80052c0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80052ca:	bf00      	nop
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
	...

080052d4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052f2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80052f4:	2300      	movs	r3, #0
 80052f6:	60bb      	str	r3, [r7, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	60bb      	str	r3, [r7, #8]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0201 	orr.w	r2, r2, #1
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005320:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800532c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005330:	d172      	bne.n	8005418 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005332:	7bfb      	ldrb	r3, [r7, #15]
 8005334:	2b22      	cmp	r3, #34	; 0x22
 8005336:	d002      	beq.n	800533e <I2C_Slave_STOPF+0x6a>
 8005338:	7bfb      	ldrb	r3, [r7, #15]
 800533a:	2b2a      	cmp	r3, #42	; 0x2a
 800533c:	d135      	bne.n	80053aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	b29a      	uxth	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005350:	b29b      	uxth	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d005      	beq.n	8005362 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	f043 0204 	orr.w	r2, r3, #4
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005370:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005376:	4618      	mov	r0, r3
 8005378:	f7fe f974 	bl	8003664 <HAL_DMA_GetState>
 800537c:	4603      	mov	r3, r0
 800537e:	2b01      	cmp	r3, #1
 8005380:	d049      	beq.n	8005416 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005386:	4a69      	ldr	r2, [pc, #420]	; (800552c <I2C_Slave_STOPF+0x258>)
 8005388:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538e:	4618      	mov	r0, r3
 8005390:	f7fd ffbc 	bl	800330c <HAL_DMA_Abort_IT>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d03d      	beq.n	8005416 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053a4:	4610      	mov	r0, r2
 80053a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053a8:	e035      	b.n	8005416 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f043 0204 	orr.w	r2, r3, #4
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fe f93e 	bl	8003664 <HAL_DMA_GetState>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d014      	beq.n	8005418 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f2:	4a4e      	ldr	r2, [pc, #312]	; (800552c <I2C_Slave_STOPF+0x258>)
 80053f4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7fd ff86 	bl	800330c <HAL_DMA_Abort_IT>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d008      	beq.n	8005418 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800540a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005410:	4610      	mov	r0, r2
 8005412:	4798      	blx	r3
 8005414:	e000      	b.n	8005418 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005416:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541c:	b29b      	uxth	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d03e      	beq.n	80054a0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b04      	cmp	r3, #4
 800542e:	d112      	bne.n	8005456 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	b29a      	uxth	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005460:	2b40      	cmp	r3, #64	; 0x40
 8005462:	d112      	bne.n	800548a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	1c5a      	adds	r2, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005480:	b29b      	uxth	r3, r3
 8005482:	3b01      	subs	r3, #1
 8005484:	b29a      	uxth	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548e:	b29b      	uxth	r3, r3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d005      	beq.n	80054a0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005498:	f043 0204 	orr.w	r2, r3, #4
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 f8b3 	bl	8005614 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80054ae:	e039      	b.n	8005524 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80054b0:	7bfb      	ldrb	r3, [r7, #15]
 80054b2:	2b2a      	cmp	r3, #42	; 0x2a
 80054b4:	d109      	bne.n	80054ca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2228      	movs	r2, #40	; 0x28
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7ff f839 	bl	800453c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b28      	cmp	r3, #40	; 0x28
 80054d4:	d111      	bne.n	80054fa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a15      	ldr	r2, [pc, #84]	; (8005530 <I2C_Slave_STOPF+0x25c>)
 80054da:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7ff f83a 	bl	800456c <HAL_I2C_ListenCpltCallback>
}
 80054f8:	e014      	b.n	8005524 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	2b22      	cmp	r3, #34	; 0x22
 8005500:	d002      	beq.n	8005508 <I2C_Slave_STOPF+0x234>
 8005502:	7bfb      	ldrb	r3, [r7, #15]
 8005504:	2b22      	cmp	r3, #34	; 0x22
 8005506:	d10d      	bne.n	8005524 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7ff f80c 	bl	800453c <HAL_I2C_SlaveRxCpltCallback>
}
 8005524:	bf00      	nop
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	08005879 	.word	0x08005879
 8005530:	ffff0000 	.word	0xffff0000

08005534 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005542:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005548:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2b08      	cmp	r3, #8
 800554e:	d002      	beq.n	8005556 <I2C_Slave_AF+0x22>
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b20      	cmp	r3, #32
 8005554:	d129      	bne.n	80055aa <I2C_Slave_AF+0x76>
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	2b28      	cmp	r3, #40	; 0x28
 800555a:	d126      	bne.n	80055aa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a2c      	ldr	r2, [pc, #176]	; (8005610 <I2C_Slave_AF+0xdc>)
 8005560:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685a      	ldr	r2, [r3, #4]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005570:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800557a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800558a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2220      	movs	r2, #32
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fe ffe2 	bl	800456c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80055a8:	e02e      	b.n	8005608 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80055aa:	7bfb      	ldrb	r3, [r7, #15]
 80055ac:	2b21      	cmp	r3, #33	; 0x21
 80055ae:	d126      	bne.n	80055fe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a17      	ldr	r2, [pc, #92]	; (8005610 <I2C_Slave_AF+0xdc>)
 80055b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2221      	movs	r2, #33	; 0x21
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055da:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055e4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055f4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7fe ff96 	bl	8004528 <HAL_I2C_SlaveTxCpltCallback>
}
 80055fc:	e004      	b.n	8005608 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005606:	615a      	str	r2, [r3, #20]
}
 8005608:	bf00      	nop
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	ffff0000 	.word	0xffff0000

08005614 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005622:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800562a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800562c:	7bbb      	ldrb	r3, [r7, #14]
 800562e:	2b10      	cmp	r3, #16
 8005630:	d002      	beq.n	8005638 <I2C_ITError+0x24>
 8005632:	7bbb      	ldrb	r3, [r7, #14]
 8005634:	2b40      	cmp	r3, #64	; 0x40
 8005636:	d10a      	bne.n	800564e <I2C_ITError+0x3a>
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	2b22      	cmp	r3, #34	; 0x22
 800563c:	d107      	bne.n	800564e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800564c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800564e:	7bfb      	ldrb	r3, [r7, #15]
 8005650:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005654:	2b28      	cmp	r3, #40	; 0x28
 8005656:	d107      	bne.n	8005668 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2228      	movs	r2, #40	; 0x28
 8005662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005666:	e015      	b.n	8005694 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005676:	d00a      	beq.n	800568e <I2C_ITError+0x7a>
 8005678:	7bfb      	ldrb	r3, [r7, #15]
 800567a:	2b60      	cmp	r3, #96	; 0x60
 800567c:	d007      	beq.n	800568e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800569e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056a2:	d162      	bne.n	800576a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d020      	beq.n	8005704 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c6:	4a6a      	ldr	r2, [pc, #424]	; (8005870 <I2C_ITError+0x25c>)
 80056c8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fd fe1c 	bl	800330c <HAL_DMA_Abort_IT>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 8089 	beq.w	80057ee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0201 	bic.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056fe:	4610      	mov	r0, r2
 8005700:	4798      	blx	r3
 8005702:	e074      	b.n	80057ee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005708:	4a59      	ldr	r2, [pc, #356]	; (8005870 <I2C_ITError+0x25c>)
 800570a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005710:	4618      	mov	r0, r3
 8005712:	f7fd fdfb 	bl	800330c <HAL_DMA_Abort_IT>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d068      	beq.n	80057ee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	d10b      	bne.n	8005742 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0201 	bic.w	r2, r2, #1
 8005750:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005764:	4610      	mov	r0, r2
 8005766:	4798      	blx	r3
 8005768:	e041      	b.n	80057ee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b60      	cmp	r3, #96	; 0x60
 8005774:	d125      	bne.n	80057c2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800578e:	2b40      	cmp	r3, #64	; 0x40
 8005790:	d10b      	bne.n	80057aa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f022 0201 	bic.w	r2, r2, #1
 80057b8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7fe fef4 	bl	80045a8 <HAL_I2C_AbortCpltCallback>
 80057c0:	e015      	b.n	80057ee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057cc:	2b40      	cmp	r3, #64	; 0x40
 80057ce:	d10b      	bne.n	80057e8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7fb f851 	bl	8000890 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10e      	bne.n	800581c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005804:	2b00      	cmp	r3, #0
 8005806:	d109      	bne.n	800581c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005818:	2b00      	cmp	r3, #0
 800581a:	d007      	beq.n	800582c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685a      	ldr	r2, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800582a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005832:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005838:	f003 0304 	and.w	r3, r3, #4
 800583c:	2b04      	cmp	r3, #4
 800583e:	d113      	bne.n	8005868 <I2C_ITError+0x254>
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	2b28      	cmp	r3, #40	; 0x28
 8005844:	d110      	bne.n	8005868 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a0a      	ldr	r2, [pc, #40]	; (8005874 <I2C_ITError+0x260>)
 800584a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2220      	movs	r2, #32
 8005856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fe fe82 	bl	800456c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005868:	bf00      	nop
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	08005879 	.word	0x08005879
 8005874:	ffff0000 	.word	0xffff0000

08005878 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005880:	2300      	movs	r3, #0
 8005882:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005888:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005890:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005892:	4b4b      	ldr	r3, [pc, #300]	; (80059c0 <I2C_DMAAbort+0x148>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	08db      	lsrs	r3, r3, #3
 8005898:	4a4a      	ldr	r2, [pc, #296]	; (80059c4 <I2C_DMAAbort+0x14c>)
 800589a:	fba2 2303 	umull	r2, r3, r2, r3
 800589e:	0a1a      	lsrs	r2, r3, #8
 80058a0:	4613      	mov	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	00da      	lsls	r2, r3, #3
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d106      	bne.n	80058c0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	f043 0220 	orr.w	r2, r3, #32
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80058be:	e00a      	b.n	80058d6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058d4:	d0ea      	beq.n	80058ac <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e2:	2200      	movs	r2, #0
 80058e4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f2:	2200      	movs	r2, #0
 80058f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005904:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2200      	movs	r2, #0
 800590a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005910:	2b00      	cmp	r3, #0
 8005912:	d003      	beq.n	800591c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005918:	2200      	movs	r2, #0
 800591a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005928:	2200      	movs	r2, #0
 800592a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b60      	cmp	r3, #96	; 0x60
 8005946:	d10e      	bne.n	8005966 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2220      	movs	r2, #32
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	2200      	movs	r2, #0
 800595c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800595e:	6978      	ldr	r0, [r7, #20]
 8005960:	f7fe fe22 	bl	80045a8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005964:	e027      	b.n	80059b6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005966:	7cfb      	ldrb	r3, [r7, #19]
 8005968:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800596c:	2b28      	cmp	r3, #40	; 0x28
 800596e:	d117      	bne.n	80059a0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0201 	orr.w	r2, r2, #1
 800597e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800598e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	2200      	movs	r2, #0
 8005994:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2228      	movs	r2, #40	; 0x28
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800599e:	e007      	b.n	80059b0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80059b0:	6978      	ldr	r0, [r7, #20]
 80059b2:	f7fa ff6d 	bl	8000890 <HAL_I2C_ErrorCallback>
}
 80059b6:	bf00      	nop
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	20000038 	.word	0x20000038
 80059c4:	14f8b589 	.word	0x14f8b589

080059c8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80059d4:	4b13      	ldr	r3, [pc, #76]	; (8005a24 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	08db      	lsrs	r3, r3, #3
 80059da:	4a13      	ldr	r2, [pc, #76]	; (8005a28 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80059dc:	fba2 2303 	umull	r2, r3, r2, r3
 80059e0:	0a1a      	lsrs	r2, r3, #8
 80059e2:	4613      	mov	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	3b01      	subs	r3, #1
 80059ee:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d107      	bne.n	8005a06 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	f043 0220 	orr.w	r2, r3, #32
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e008      	b.n	8005a18 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a14:	d0e9      	beq.n	80059ea <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	20000038 	.word	0x20000038
 8005a28:	14f8b589 	.word	0x14f8b589

08005a2c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a38:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005a3c:	d103      	bne.n	8005a46 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005a44:	e007      	b.n	8005a56 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005a4e:	d102      	bne.n	8005a56 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2208      	movs	r2, #8
 8005a54:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005a56:	bf00      	nop
 8005a58:	370c      	adds	r7, #12
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
	...

08005a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0cc      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a78:	4b68      	ldr	r3, [pc, #416]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 030f 	and.w	r3, r3, #15
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d90c      	bls.n	8005aa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a86:	4b65      	ldr	r3, [pc, #404]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	b2d2      	uxtb	r2, r2
 8005a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a8e:	4b63      	ldr	r3, [pc, #396]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 030f 	and.w	r3, r3, #15
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d001      	beq.n	8005aa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e0b8      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d020      	beq.n	8005aee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d005      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ab8:	4b59      	ldr	r3, [pc, #356]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	4a58      	ldr	r2, [pc, #352]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005abe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ac2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0308 	and.w	r3, r3, #8
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d005      	beq.n	8005adc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ad0:	4b53      	ldr	r3, [pc, #332]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	4a52      	ldr	r2, [pc, #328]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ada:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005adc:	4b50      	ldr	r3, [pc, #320]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	494d      	ldr	r1, [pc, #308]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d044      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d107      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b02:	4b47      	ldr	r3, [pc, #284]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d119      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e07f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d003      	beq.n	8005b22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d107      	bne.n	8005b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b22:	4b3f      	ldr	r3, [pc, #252]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d109      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e06f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b32:	4b3b      	ldr	r3, [pc, #236]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e067      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b42:	4b37      	ldr	r3, [pc, #220]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f023 0203 	bic.w	r2, r3, #3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	4934      	ldr	r1, [pc, #208]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b54:	f7fd f922 	bl	8002d9c <HAL_GetTick>
 8005b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b5a:	e00a      	b.n	8005b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b5c:	f7fd f91e 	bl	8002d9c <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e04f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b72:	4b2b      	ldr	r3, [pc, #172]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 020c 	and.w	r2, r3, #12
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d1eb      	bne.n	8005b5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b84:	4b25      	ldr	r3, [pc, #148]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d20c      	bcs.n	8005bac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b92:	4b22      	ldr	r3, [pc, #136]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	b2d2      	uxtb	r2, r2
 8005b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b9a:	4b20      	ldr	r3, [pc, #128]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 030f 	and.w	r3, r3, #15
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d001      	beq.n	8005bac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e032      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bb8:	4b19      	ldr	r3, [pc, #100]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	4916      	ldr	r1, [pc, #88]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d009      	beq.n	8005bea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bd6:	4b12      	ldr	r3, [pc, #72]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	490e      	ldr	r1, [pc, #56]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005bea:	f000 f855 	bl	8005c98 <HAL_RCC_GetSysClockFreq>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	f003 030f 	and.w	r3, r3, #15
 8005bfa:	490a      	ldr	r1, [pc, #40]	; (8005c24 <HAL_RCC_ClockConfig+0x1c0>)
 8005bfc:	5ccb      	ldrb	r3, [r1, r3]
 8005bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8005c02:	4a09      	ldr	r2, [pc, #36]	; (8005c28 <HAL_RCC_ClockConfig+0x1c4>)
 8005c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c06:	4b09      	ldr	r3, [pc, #36]	; (8005c2c <HAL_RCC_ClockConfig+0x1c8>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fd f882 	bl	8002d14 <HAL_InitTick>

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	40023c00 	.word	0x40023c00
 8005c20:	40023800 	.word	0x40023800
 8005c24:	08008d48 	.word	0x08008d48
 8005c28:	20000038 	.word	0x20000038
 8005c2c:	2000003c 	.word	0x2000003c

08005c30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c34:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c36:	681b      	ldr	r3, [r3, #0]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	20000038 	.word	0x20000038

08005c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c4c:	f7ff fff0 	bl	8005c30 <HAL_RCC_GetHCLKFreq>
 8005c50:	4602      	mov	r2, r0
 8005c52:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	0a9b      	lsrs	r3, r3, #10
 8005c58:	f003 0307 	and.w	r3, r3, #7
 8005c5c:	4903      	ldr	r1, [pc, #12]	; (8005c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c5e:	5ccb      	ldrb	r3, [r1, r3]
 8005c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	40023800 	.word	0x40023800
 8005c6c:	08008d58 	.word	0x08008d58

08005c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c74:	f7ff ffdc 	bl	8005c30 <HAL_RCC_GetHCLKFreq>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	4b05      	ldr	r3, [pc, #20]	; (8005c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	0b5b      	lsrs	r3, r3, #13
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	4903      	ldr	r1, [pc, #12]	; (8005c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c86:	5ccb      	ldrb	r3, [r1, r3]
 8005c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	40023800 	.word	0x40023800
 8005c94:	08008d58 	.word	0x08008d58

08005c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c9c:	b0ae      	sub	sp, #184	; 0xb8
 8005c9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8005cac:	2300      	movs	r3, #0
 8005cae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cbe:	4bcb      	ldr	r3, [pc, #812]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 030c 	and.w	r3, r3, #12
 8005cc6:	2b0c      	cmp	r3, #12
 8005cc8:	f200 8206 	bhi.w	80060d8 <HAL_RCC_GetSysClockFreq+0x440>
 8005ccc:	a201      	add	r2, pc, #4	; (adr r2, 8005cd4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd2:	bf00      	nop
 8005cd4:	08005d09 	.word	0x08005d09
 8005cd8:	080060d9 	.word	0x080060d9
 8005cdc:	080060d9 	.word	0x080060d9
 8005ce0:	080060d9 	.word	0x080060d9
 8005ce4:	08005d11 	.word	0x08005d11
 8005ce8:	080060d9 	.word	0x080060d9
 8005cec:	080060d9 	.word	0x080060d9
 8005cf0:	080060d9 	.word	0x080060d9
 8005cf4:	08005d19 	.word	0x08005d19
 8005cf8:	080060d9 	.word	0x080060d9
 8005cfc:	080060d9 	.word	0x080060d9
 8005d00:	080060d9 	.word	0x080060d9
 8005d04:	08005f09 	.word	0x08005f09
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d08:	4bb9      	ldr	r3, [pc, #740]	; (8005ff0 <HAL_RCC_GetSysClockFreq+0x358>)
 8005d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8005d0e:	e1e7      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d10:	4bb8      	ldr	r3, [pc, #736]	; (8005ff4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005d12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005d16:	e1e3      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d18:	4bb4      	ldr	r3, [pc, #720]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d24:	4bb1      	ldr	r3, [pc, #708]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d071      	beq.n	8005e14 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d30:	4bae      	ldr	r3, [pc, #696]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	099b      	lsrs	r3, r3, #6
 8005d36:	2200      	movs	r2, #0
 8005d38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d3c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005d40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d48:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005d52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d56:	4622      	mov	r2, r4
 8005d58:	462b      	mov	r3, r5
 8005d5a:	f04f 0000 	mov.w	r0, #0
 8005d5e:	f04f 0100 	mov.w	r1, #0
 8005d62:	0159      	lsls	r1, r3, #5
 8005d64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d68:	0150      	lsls	r0, r2, #5
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4621      	mov	r1, r4
 8005d70:	1a51      	subs	r1, r2, r1
 8005d72:	6439      	str	r1, [r7, #64]	; 0x40
 8005d74:	4629      	mov	r1, r5
 8005d76:	eb63 0301 	sbc.w	r3, r3, r1
 8005d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8005d88:	4649      	mov	r1, r9
 8005d8a:	018b      	lsls	r3, r1, #6
 8005d8c:	4641      	mov	r1, r8
 8005d8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d92:	4641      	mov	r1, r8
 8005d94:	018a      	lsls	r2, r1, #6
 8005d96:	4641      	mov	r1, r8
 8005d98:	1a51      	subs	r1, r2, r1
 8005d9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d9c:	4649      	mov	r1, r9
 8005d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8005da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	f04f 0300 	mov.w	r3, #0
 8005dac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005db0:	4649      	mov	r1, r9
 8005db2:	00cb      	lsls	r3, r1, #3
 8005db4:	4641      	mov	r1, r8
 8005db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dba:	4641      	mov	r1, r8
 8005dbc:	00ca      	lsls	r2, r1, #3
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	4622      	mov	r2, r4
 8005dc6:	189b      	adds	r3, r3, r2
 8005dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8005dca:	462b      	mov	r3, r5
 8005dcc:	460a      	mov	r2, r1
 8005dce:	eb42 0303 	adc.w	r3, r2, r3
 8005dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005de0:	4629      	mov	r1, r5
 8005de2:	024b      	lsls	r3, r1, #9
 8005de4:	4621      	mov	r1, r4
 8005de6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005dea:	4621      	mov	r1, r4
 8005dec:	024a      	lsls	r2, r1, #9
 8005dee:	4610      	mov	r0, r2
 8005df0:	4619      	mov	r1, r3
 8005df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005df6:	2200      	movs	r2, #0
 8005df8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005dfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005e00:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005e04:	f7fa fa54 	bl	80002b0 <__aeabi_uldivmod>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e12:	e067      	b.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e14:	4b75      	ldr	r3, [pc, #468]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	099b      	lsrs	r3, r3, #6
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e20:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005e24:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e2e:	2300      	movs	r3, #0
 8005e30:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005e32:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8005e36:	4622      	mov	r2, r4
 8005e38:	462b      	mov	r3, r5
 8005e3a:	f04f 0000 	mov.w	r0, #0
 8005e3e:	f04f 0100 	mov.w	r1, #0
 8005e42:	0159      	lsls	r1, r3, #5
 8005e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e48:	0150      	lsls	r0, r2, #5
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4621      	mov	r1, r4
 8005e50:	1a51      	subs	r1, r2, r1
 8005e52:	62b9      	str	r1, [r7, #40]	; 0x28
 8005e54:	4629      	mov	r1, r5
 8005e56:	eb63 0301 	sbc.w	r3, r3, r1
 8005e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e5c:	f04f 0200 	mov.w	r2, #0
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8005e68:	4649      	mov	r1, r9
 8005e6a:	018b      	lsls	r3, r1, #6
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e72:	4641      	mov	r1, r8
 8005e74:	018a      	lsls	r2, r1, #6
 8005e76:	4641      	mov	r1, r8
 8005e78:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e8e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e96:	4692      	mov	sl, r2
 8005e98:	469b      	mov	fp, r3
 8005e9a:	4623      	mov	r3, r4
 8005e9c:	eb1a 0303 	adds.w	r3, sl, r3
 8005ea0:	623b      	str	r3, [r7, #32]
 8005ea2:	462b      	mov	r3, r5
 8005ea4:	eb4b 0303 	adc.w	r3, fp, r3
 8005ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	028b      	lsls	r3, r1, #10
 8005eba:	4621      	mov	r1, r4
 8005ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ec0:	4621      	mov	r1, r4
 8005ec2:	028a      	lsls	r2, r1, #10
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ecc:	2200      	movs	r2, #0
 8005ece:	673b      	str	r3, [r7, #112]	; 0x70
 8005ed0:	677a      	str	r2, [r7, #116]	; 0x74
 8005ed2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005ed6:	f7fa f9eb 	bl	80002b0 <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4613      	mov	r3, r2
 8005ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ee4:	4b41      	ldr	r3, [pc, #260]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	3301      	adds	r3, #1
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8005ef6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005efa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005f06:	e0eb      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f08:	4b38      	ldr	r3, [pc, #224]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f14:	4b35      	ldr	r3, [pc, #212]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d06b      	beq.n	8005ff8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f20:	4b32      	ldr	r3, [pc, #200]	; (8005fec <HAL_RCC_GetSysClockFreq+0x354>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	099b      	lsrs	r3, r3, #6
 8005f26:	2200      	movs	r2, #0
 8005f28:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005f2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f32:	663b      	str	r3, [r7, #96]	; 0x60
 8005f34:	2300      	movs	r3, #0
 8005f36:	667b      	str	r3, [r7, #100]	; 0x64
 8005f38:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005f3c:	4622      	mov	r2, r4
 8005f3e:	462b      	mov	r3, r5
 8005f40:	f04f 0000 	mov.w	r0, #0
 8005f44:	f04f 0100 	mov.w	r1, #0
 8005f48:	0159      	lsls	r1, r3, #5
 8005f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f4e:	0150      	lsls	r0, r2, #5
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4621      	mov	r1, r4
 8005f56:	1a51      	subs	r1, r2, r1
 8005f58:	61b9      	str	r1, [r7, #24]
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	eb63 0301 	sbc.w	r3, r3, r1
 8005f60:	61fb      	str	r3, [r7, #28]
 8005f62:	f04f 0200 	mov.w	r2, #0
 8005f66:	f04f 0300 	mov.w	r3, #0
 8005f6a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005f6e:	4659      	mov	r1, fp
 8005f70:	018b      	lsls	r3, r1, #6
 8005f72:	4651      	mov	r1, sl
 8005f74:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f78:	4651      	mov	r1, sl
 8005f7a:	018a      	lsls	r2, r1, #6
 8005f7c:	4651      	mov	r1, sl
 8005f7e:	ebb2 0801 	subs.w	r8, r2, r1
 8005f82:	4659      	mov	r1, fp
 8005f84:	eb63 0901 	sbc.w	r9, r3, r1
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f9c:	4690      	mov	r8, r2
 8005f9e:	4699      	mov	r9, r3
 8005fa0:	4623      	mov	r3, r4
 8005fa2:	eb18 0303 	adds.w	r3, r8, r3
 8005fa6:	613b      	str	r3, [r7, #16]
 8005fa8:	462b      	mov	r3, r5
 8005faa:	eb49 0303 	adc.w	r3, r9, r3
 8005fae:	617b      	str	r3, [r7, #20]
 8005fb0:	f04f 0200 	mov.w	r2, #0
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	024b      	lsls	r3, r1, #9
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	024a      	lsls	r2, r1, #9
 8005fca:	4610      	mov	r0, r2
 8005fcc:	4619      	mov	r1, r3
 8005fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	65bb      	str	r3, [r7, #88]	; 0x58
 8005fd6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005fd8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005fdc:	f7fa f968 	bl	80002b0 <__aeabi_uldivmod>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005fea:	e065      	b.n	80060b8 <HAL_RCC_GetSysClockFreq+0x420>
 8005fec:	40023800 	.word	0x40023800
 8005ff0:	00f42400 	.word	0x00f42400
 8005ff4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ff8:	4b3d      	ldr	r3, [pc, #244]	; (80060f0 <HAL_RCC_GetSysClockFreq+0x458>)
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	099b      	lsrs	r3, r3, #6
 8005ffe:	2200      	movs	r2, #0
 8006000:	4618      	mov	r0, r3
 8006002:	4611      	mov	r1, r2
 8006004:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006008:	653b      	str	r3, [r7, #80]	; 0x50
 800600a:	2300      	movs	r3, #0
 800600c:	657b      	str	r3, [r7, #84]	; 0x54
 800600e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006012:	4642      	mov	r2, r8
 8006014:	464b      	mov	r3, r9
 8006016:	f04f 0000 	mov.w	r0, #0
 800601a:	f04f 0100 	mov.w	r1, #0
 800601e:	0159      	lsls	r1, r3, #5
 8006020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006024:	0150      	lsls	r0, r2, #5
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4641      	mov	r1, r8
 800602c:	1a51      	subs	r1, r2, r1
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	4649      	mov	r1, r9
 8006032:	eb63 0301 	sbc.w	r3, r3, r1
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006044:	4659      	mov	r1, fp
 8006046:	018b      	lsls	r3, r1, #6
 8006048:	4651      	mov	r1, sl
 800604a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800604e:	4651      	mov	r1, sl
 8006050:	018a      	lsls	r2, r1, #6
 8006052:	4651      	mov	r1, sl
 8006054:	1a54      	subs	r4, r2, r1
 8006056:	4659      	mov	r1, fp
 8006058:	eb63 0501 	sbc.w	r5, r3, r1
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	00eb      	lsls	r3, r5, #3
 8006066:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800606a:	00e2      	lsls	r2, r4, #3
 800606c:	4614      	mov	r4, r2
 800606e:	461d      	mov	r5, r3
 8006070:	4643      	mov	r3, r8
 8006072:	18e3      	adds	r3, r4, r3
 8006074:	603b      	str	r3, [r7, #0]
 8006076:	464b      	mov	r3, r9
 8006078:	eb45 0303 	adc.w	r3, r5, r3
 800607c:	607b      	str	r3, [r7, #4]
 800607e:	f04f 0200 	mov.w	r2, #0
 8006082:	f04f 0300 	mov.w	r3, #0
 8006086:	e9d7 4500 	ldrd	r4, r5, [r7]
 800608a:	4629      	mov	r1, r5
 800608c:	028b      	lsls	r3, r1, #10
 800608e:	4621      	mov	r1, r4
 8006090:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006094:	4621      	mov	r1, r4
 8006096:	028a      	lsls	r2, r1, #10
 8006098:	4610      	mov	r0, r2
 800609a:	4619      	mov	r1, r3
 800609c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80060a0:	2200      	movs	r2, #0
 80060a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80060a4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80060a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80060aa:	f7fa f901 	bl	80002b0 <__aeabi_uldivmod>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4613      	mov	r3, r2
 80060b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80060b8:	4b0d      	ldr	r3, [pc, #52]	; (80060f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	0f1b      	lsrs	r3, r3, #28
 80060be:	f003 0307 	and.w	r3, r3, #7
 80060c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80060c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80060ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80060ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80060d6:	e003      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060d8:	4b06      	ldr	r3, [pc, #24]	; (80060f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80060da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80060de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	37b8      	adds	r7, #184	; 0xb8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060ee:	bf00      	nop
 80060f0:	40023800 	.word	0x40023800
 80060f4:	00f42400 	.word	0x00f42400

080060f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d101      	bne.n	800610a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e28d      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 8083 	beq.w	800621e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006118:	4b94      	ldr	r3, [pc, #592]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f003 030c 	and.w	r3, r3, #12
 8006120:	2b04      	cmp	r3, #4
 8006122:	d019      	beq.n	8006158 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006124:	4b91      	ldr	r3, [pc, #580]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800612c:	2b08      	cmp	r3, #8
 800612e:	d106      	bne.n	800613e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006130:	4b8e      	ldr	r3, [pc, #568]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006138:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800613c:	d00c      	beq.n	8006158 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800613e:	4b8b      	ldr	r3, [pc, #556]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006146:	2b0c      	cmp	r3, #12
 8006148:	d112      	bne.n	8006170 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800614a:	4b88      	ldr	r3, [pc, #544]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006156:	d10b      	bne.n	8006170 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006158:	4b84      	ldr	r3, [pc, #528]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d05b      	beq.n	800621c <HAL_RCC_OscConfig+0x124>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d157      	bne.n	800621c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e25a      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006178:	d106      	bne.n	8006188 <HAL_RCC_OscConfig+0x90>
 800617a:	4b7c      	ldr	r3, [pc, #496]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a7b      	ldr	r2, [pc, #492]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	e01d      	b.n	80061c4 <HAL_RCC_OscConfig+0xcc>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006190:	d10c      	bne.n	80061ac <HAL_RCC_OscConfig+0xb4>
 8006192:	4b76      	ldr	r3, [pc, #472]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a75      	ldr	r2, [pc, #468]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800619c:	6013      	str	r3, [r2, #0]
 800619e:	4b73      	ldr	r3, [pc, #460]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a72      	ldr	r2, [pc, #456]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a8:	6013      	str	r3, [r2, #0]
 80061aa:	e00b      	b.n	80061c4 <HAL_RCC_OscConfig+0xcc>
 80061ac:	4b6f      	ldr	r3, [pc, #444]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a6e      	ldr	r2, [pc, #440]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061b6:	6013      	str	r3, [r2, #0]
 80061b8:	4b6c      	ldr	r3, [pc, #432]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a6b      	ldr	r2, [pc, #428]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d013      	beq.n	80061f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061cc:	f7fc fde6 	bl	8002d9c <HAL_GetTick>
 80061d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d2:	e008      	b.n	80061e6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061d4:	f7fc fde2 	bl	8002d9c <HAL_GetTick>
 80061d8:	4602      	mov	r2, r0
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	2b64      	cmp	r3, #100	; 0x64
 80061e0:	d901      	bls.n	80061e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e21f      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061e6:	4b61      	ldr	r3, [pc, #388]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d0f0      	beq.n	80061d4 <HAL_RCC_OscConfig+0xdc>
 80061f2:	e014      	b.n	800621e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f4:	f7fc fdd2 	bl	8002d9c <HAL_GetTick>
 80061f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061fc:	f7fc fdce 	bl	8002d9c <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b64      	cmp	r3, #100	; 0x64
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e20b      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800620e:	4b57      	ldr	r3, [pc, #348]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1f0      	bne.n	80061fc <HAL_RCC_OscConfig+0x104>
 800621a:	e000      	b.n	800621e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800621c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0302 	and.w	r3, r3, #2
 8006226:	2b00      	cmp	r3, #0
 8006228:	d06f      	beq.n	800630a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800622a:	4b50      	ldr	r3, [pc, #320]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f003 030c 	and.w	r3, r3, #12
 8006232:	2b00      	cmp	r3, #0
 8006234:	d017      	beq.n	8006266 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006236:	4b4d      	ldr	r3, [pc, #308]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800623e:	2b08      	cmp	r3, #8
 8006240:	d105      	bne.n	800624e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006242:	4b4a      	ldr	r3, [pc, #296]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00b      	beq.n	8006266 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800624e:	4b47      	ldr	r3, [pc, #284]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006256:	2b0c      	cmp	r3, #12
 8006258:	d11c      	bne.n	8006294 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800625a:	4b44      	ldr	r3, [pc, #272]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d116      	bne.n	8006294 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006266:	4b41      	ldr	r3, [pc, #260]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0302 	and.w	r3, r3, #2
 800626e:	2b00      	cmp	r3, #0
 8006270:	d005      	beq.n	800627e <HAL_RCC_OscConfig+0x186>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d001      	beq.n	800627e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e1d3      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800627e:	4b3b      	ldr	r3, [pc, #236]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	4937      	ldr	r1, [pc, #220]	; (800636c <HAL_RCC_OscConfig+0x274>)
 800628e:	4313      	orrs	r3, r2
 8006290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006292:	e03a      	b.n	800630a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d020      	beq.n	80062de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800629c:	4b34      	ldr	r3, [pc, #208]	; (8006370 <HAL_RCC_OscConfig+0x278>)
 800629e:	2201      	movs	r2, #1
 80062a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a2:	f7fc fd7b 	bl	8002d9c <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062aa:	f7fc fd77 	bl	8002d9c <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e1b4      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062bc:	4b2b      	ldr	r3, [pc, #172]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0f0      	beq.n	80062aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062c8:	4b28      	ldr	r3, [pc, #160]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	00db      	lsls	r3, r3, #3
 80062d6:	4925      	ldr	r1, [pc, #148]	; (800636c <HAL_RCC_OscConfig+0x274>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	600b      	str	r3, [r1, #0]
 80062dc:	e015      	b.n	800630a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062de:	4b24      	ldr	r3, [pc, #144]	; (8006370 <HAL_RCC_OscConfig+0x278>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062e4:	f7fc fd5a 	bl	8002d9c <HAL_GetTick>
 80062e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ea:	e008      	b.n	80062fe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062ec:	f7fc fd56 	bl	8002d9c <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e193      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062fe:	4b1b      	ldr	r3, [pc, #108]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f0      	bne.n	80062ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0308 	and.w	r3, r3, #8
 8006312:	2b00      	cmp	r3, #0
 8006314:	d036      	beq.n	8006384 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d016      	beq.n	800634c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800631e:	4b15      	ldr	r3, [pc, #84]	; (8006374 <HAL_RCC_OscConfig+0x27c>)
 8006320:	2201      	movs	r2, #1
 8006322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006324:	f7fc fd3a 	bl	8002d9c <HAL_GetTick>
 8006328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800632a:	e008      	b.n	800633e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800632c:	f7fc fd36 	bl	8002d9c <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	2b02      	cmp	r3, #2
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e173      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800633e:	4b0b      	ldr	r3, [pc, #44]	; (800636c <HAL_RCC_OscConfig+0x274>)
 8006340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d0f0      	beq.n	800632c <HAL_RCC_OscConfig+0x234>
 800634a:	e01b      	b.n	8006384 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800634c:	4b09      	ldr	r3, [pc, #36]	; (8006374 <HAL_RCC_OscConfig+0x27c>)
 800634e:	2200      	movs	r2, #0
 8006350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006352:	f7fc fd23 	bl	8002d9c <HAL_GetTick>
 8006356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006358:	e00e      	b.n	8006378 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800635a:	f7fc fd1f 	bl	8002d9c <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d907      	bls.n	8006378 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e15c      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
 800636c:	40023800 	.word	0x40023800
 8006370:	42470000 	.word	0x42470000
 8006374:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006378:	4b8a      	ldr	r3, [pc, #552]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800637a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1ea      	bne.n	800635a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0304 	and.w	r3, r3, #4
 800638c:	2b00      	cmp	r3, #0
 800638e:	f000 8097 	beq.w	80064c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006392:	2300      	movs	r3, #0
 8006394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006396:	4b83      	ldr	r3, [pc, #524]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10f      	bne.n	80063c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063a2:	2300      	movs	r3, #0
 80063a4:	60bb      	str	r3, [r7, #8]
 80063a6:	4b7f      	ldr	r3, [pc, #508]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80063a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063aa:	4a7e      	ldr	r2, [pc, #504]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80063ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063b0:	6413      	str	r3, [r2, #64]	; 0x40
 80063b2:	4b7c      	ldr	r3, [pc, #496]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ba:	60bb      	str	r3, [r7, #8]
 80063bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063be:	2301      	movs	r3, #1
 80063c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063c2:	4b79      	ldr	r3, [pc, #484]	; (80065a8 <HAL_RCC_OscConfig+0x4b0>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d118      	bne.n	8006400 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063ce:	4b76      	ldr	r3, [pc, #472]	; (80065a8 <HAL_RCC_OscConfig+0x4b0>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a75      	ldr	r2, [pc, #468]	; (80065a8 <HAL_RCC_OscConfig+0x4b0>)
 80063d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063da:	f7fc fcdf 	bl	8002d9c <HAL_GetTick>
 80063de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e0:	e008      	b.n	80063f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063e2:	f7fc fcdb 	bl	8002d9c <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e118      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f4:	4b6c      	ldr	r3, [pc, #432]	; (80065a8 <HAL_RCC_OscConfig+0x4b0>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d0f0      	beq.n	80063e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d106      	bne.n	8006416 <HAL_RCC_OscConfig+0x31e>
 8006408:	4b66      	ldr	r3, [pc, #408]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800640a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640c:	4a65      	ldr	r2, [pc, #404]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800640e:	f043 0301 	orr.w	r3, r3, #1
 8006412:	6713      	str	r3, [r2, #112]	; 0x70
 8006414:	e01c      	b.n	8006450 <HAL_RCC_OscConfig+0x358>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	2b05      	cmp	r3, #5
 800641c:	d10c      	bne.n	8006438 <HAL_RCC_OscConfig+0x340>
 800641e:	4b61      	ldr	r3, [pc, #388]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006422:	4a60      	ldr	r2, [pc, #384]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006424:	f043 0304 	orr.w	r3, r3, #4
 8006428:	6713      	str	r3, [r2, #112]	; 0x70
 800642a:	4b5e      	ldr	r3, [pc, #376]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642e:	4a5d      	ldr	r2, [pc, #372]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006430:	f043 0301 	orr.w	r3, r3, #1
 8006434:	6713      	str	r3, [r2, #112]	; 0x70
 8006436:	e00b      	b.n	8006450 <HAL_RCC_OscConfig+0x358>
 8006438:	4b5a      	ldr	r3, [pc, #360]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800643a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800643c:	4a59      	ldr	r2, [pc, #356]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800643e:	f023 0301 	bic.w	r3, r3, #1
 8006442:	6713      	str	r3, [r2, #112]	; 0x70
 8006444:	4b57      	ldr	r3, [pc, #348]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006448:	4a56      	ldr	r2, [pc, #344]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800644a:	f023 0304 	bic.w	r3, r3, #4
 800644e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d015      	beq.n	8006484 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006458:	f7fc fca0 	bl	8002d9c <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800645e:	e00a      	b.n	8006476 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006460:	f7fc fc9c 	bl	8002d9c <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	f241 3288 	movw	r2, #5000	; 0x1388
 800646e:	4293      	cmp	r3, r2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e0d7      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006476:	4b4b      	ldr	r3, [pc, #300]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0ee      	beq.n	8006460 <HAL_RCC_OscConfig+0x368>
 8006482:	e014      	b.n	80064ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006484:	f7fc fc8a 	bl	8002d9c <HAL_GetTick>
 8006488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800648a:	e00a      	b.n	80064a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800648c:	f7fc fc86 	bl	8002d9c <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	f241 3288 	movw	r2, #5000	; 0x1388
 800649a:	4293      	cmp	r3, r2
 800649c:	d901      	bls.n	80064a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e0c1      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064a2:	4b40      	ldr	r3, [pc, #256]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80064a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064a6:	f003 0302 	and.w	r3, r3, #2
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1ee      	bne.n	800648c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064ae:	7dfb      	ldrb	r3, [r7, #23]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d105      	bne.n	80064c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064b4:	4b3b      	ldr	r3, [pc, #236]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80064b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b8:	4a3a      	ldr	r2, [pc, #232]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80064ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 80ad 	beq.w	8006624 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064ca:	4b36      	ldr	r3, [pc, #216]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f003 030c 	and.w	r3, r3, #12
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d060      	beq.n	8006598 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d145      	bne.n	800656a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064de:	4b33      	ldr	r3, [pc, #204]	; (80065ac <HAL_RCC_OscConfig+0x4b4>)
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e4:	f7fc fc5a 	bl	8002d9c <HAL_GetTick>
 80064e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064ec:	f7fc fc56 	bl	8002d9c <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e093      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064fe:	4b29      	ldr	r3, [pc, #164]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1f0      	bne.n	80064ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	69da      	ldr	r2, [r3, #28]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006518:	019b      	lsls	r3, r3, #6
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	085b      	lsrs	r3, r3, #1
 8006522:	3b01      	subs	r3, #1
 8006524:	041b      	lsls	r3, r3, #16
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652c:	061b      	lsls	r3, r3, #24
 800652e:	431a      	orrs	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006534:	071b      	lsls	r3, r3, #28
 8006536:	491b      	ldr	r1, [pc, #108]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 8006538:	4313      	orrs	r3, r2
 800653a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800653c:	4b1b      	ldr	r3, [pc, #108]	; (80065ac <HAL_RCC_OscConfig+0x4b4>)
 800653e:	2201      	movs	r2, #1
 8006540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006542:	f7fc fc2b 	bl	8002d9c <HAL_GetTick>
 8006546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006548:	e008      	b.n	800655c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800654a:	f7fc fc27 	bl	8002d9c <HAL_GetTick>
 800654e:	4602      	mov	r2, r0
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	2b02      	cmp	r3, #2
 8006556:	d901      	bls.n	800655c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e064      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800655c:	4b11      	ldr	r3, [pc, #68]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d0f0      	beq.n	800654a <HAL_RCC_OscConfig+0x452>
 8006568:	e05c      	b.n	8006624 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800656a:	4b10      	ldr	r3, [pc, #64]	; (80065ac <HAL_RCC_OscConfig+0x4b4>)
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006570:	f7fc fc14 	bl	8002d9c <HAL_GetTick>
 8006574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006578:	f7fc fc10 	bl	8002d9c <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b02      	cmp	r3, #2
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e04d      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800658a:	4b06      	ldr	r3, [pc, #24]	; (80065a4 <HAL_RCC_OscConfig+0x4ac>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1f0      	bne.n	8006578 <HAL_RCC_OscConfig+0x480>
 8006596:	e045      	b.n	8006624 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d107      	bne.n	80065b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e040      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
 80065a4:	40023800 	.word	0x40023800
 80065a8:	40007000 	.word	0x40007000
 80065ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065b0:	4b1f      	ldr	r3, [pc, #124]	; (8006630 <HAL_RCC_OscConfig+0x538>)
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d030      	beq.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d129      	bne.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d122      	bne.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80065e0:	4013      	ands	r3, r2
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80065e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d119      	bne.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f6:	085b      	lsrs	r3, r3, #1
 80065f8:	3b01      	subs	r3, #1
 80065fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d10f      	bne.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800660c:	429a      	cmp	r2, r3
 800660e:	d107      	bne.n	8006620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800661c:	429a      	cmp	r2, r3
 800661e:	d001      	beq.n	8006624 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e000      	b.n	8006626 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	40023800 	.word	0x40023800

08006634 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e03f      	b.n	80066c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7fc f91e 	bl	800289c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2224      	movs	r2, #36	; 0x24
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006676:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 ffcb 	bl	8007614 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	691a      	ldr	r2, [r3, #16]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800668c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695a      	ldr	r2, [r3, #20]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800669c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68da      	ldr	r2, [r3, #12]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b08a      	sub	sp, #40	; 0x28
 80066d2:	af02      	add	r7, sp, #8
 80066d4:	60f8      	str	r0, [r7, #12]
 80066d6:	60b9      	str	r1, [r7, #8]
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	4613      	mov	r3, r2
 80066dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d17c      	bne.n	80067e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d002      	beq.n	80066fa <HAL_UART_Transmit+0x2c>
 80066f4:	88fb      	ldrh	r3, [r7, #6]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e075      	b.n	80067ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d101      	bne.n	800670c <HAL_UART_Transmit+0x3e>
 8006708:	2302      	movs	r3, #2
 800670a:	e06e      	b.n	80067ea <HAL_UART_Transmit+0x11c>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2221      	movs	r2, #33	; 0x21
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006722:	f7fc fb3b 	bl	8002d9c <HAL_GetTick>
 8006726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	88fa      	ldrh	r2, [r7, #6]
 800672c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	88fa      	ldrh	r2, [r7, #6]
 8006732:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800673c:	d108      	bne.n	8006750 <HAL_UART_Transmit+0x82>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d104      	bne.n	8006750 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006746:	2300      	movs	r3, #0
 8006748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e003      	b.n	8006758 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006754:	2300      	movs	r3, #0
 8006756:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006760:	e02a      	b.n	80067b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	9300      	str	r3, [sp, #0]
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2200      	movs	r2, #0
 800676a:	2180      	movs	r1, #128	; 0x80
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 fc83 	bl	8007078 <UART_WaitOnFlagUntilTimeout>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e036      	b.n	80067ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10b      	bne.n	800679a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006790:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	3302      	adds	r3, #2
 8006796:	61bb      	str	r3, [r7, #24]
 8006798:	e007      	b.n	80067aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	781a      	ldrb	r2, [r3, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	3301      	adds	r3, #1
 80067a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	3b01      	subs	r3, #1
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067bc:	b29b      	uxth	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1cf      	bne.n	8006762 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2200      	movs	r2, #0
 80067ca:	2140      	movs	r1, #64	; 0x40
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fc53 	bl	8007078 <UART_WaitOnFlagUntilTimeout>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	e006      	b.n	80067ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80067e4:	2300      	movs	r3, #0
 80067e6:	e000      	b.n	80067ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80067e8:	2302      	movs	r3, #2
  }
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3720      	adds	r7, #32
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b084      	sub	sp, #16
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	60f8      	str	r0, [r7, #12]
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	4613      	mov	r3, r2
 80067fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b20      	cmp	r3, #32
 800680a:	d11d      	bne.n	8006848 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d002      	beq.n	8006818 <HAL_UART_Receive_DMA+0x26>
 8006812:	88fb      	ldrh	r3, [r7, #6]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e016      	b.n	800684a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006822:	2b01      	cmp	r3, #1
 8006824:	d101      	bne.n	800682a <HAL_UART_Receive_DMA+0x38>
 8006826:	2302      	movs	r3, #2
 8006828:	e00f      	b.n	800684a <HAL_UART_Receive_DMA+0x58>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	461a      	mov	r2, r3
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 fc88 	bl	8007154 <UART_Start_Receive_DMA>
 8006844:	4603      	mov	r3, r0
 8006846:	e000      	b.n	800684a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006848:	2302      	movs	r3, #2
  }
}
 800684a:	4618      	mov	r0, r3
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b08c      	sub	sp, #48	; 0x30
 8006856:	af00      	add	r7, sp, #0
 8006858:	60f8      	str	r0, [r7, #12]
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	4613      	mov	r3, r2
 800685e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b20      	cmp	r3, #32
 800686a:	d152      	bne.n	8006912 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d002      	beq.n	8006878 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006872:	88fb      	ldrh	r3, [r7, #6]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d101      	bne.n	800687c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e04b      	b.n	8006914 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006882:	2b01      	cmp	r3, #1
 8006884:	d101      	bne.n	800688a <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006886:	2302      	movs	r3, #2
 8006888:	e044      	b.n	8006914 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2201      	movs	r2, #1
 8006896:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006898:	88fb      	ldrh	r3, [r7, #6]
 800689a:	461a      	mov	r2, r3
 800689c:	68b9      	ldr	r1, [r7, #8]
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fc58 	bl	8007154 <UART_Start_Receive_DMA>
 80068a4:	4603      	mov	r3, r0
 80068a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80068aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d12c      	bne.n	800690c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d125      	bne.n	8006906 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068ba:	2300      	movs	r3, #0
 80068bc:	613b      	str	r3, [r7, #16]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	613b      	str	r3, [r7, #16]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	613b      	str	r3, [r7, #16]
 80068ce:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	330c      	adds	r3, #12
 80068d6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	e853 3f00 	ldrex	r3, [r3]
 80068de:	617b      	str	r3, [r7, #20]
   return(result);
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f043 0310 	orr.w	r3, r3, #16
 80068e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	330c      	adds	r3, #12
 80068ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068f0:	627a      	str	r2, [r7, #36]	; 0x24
 80068f2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f4:	6a39      	ldr	r1, [r7, #32]
 80068f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068f8:	e841 2300 	strex	r3, r2, [r1]
 80068fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1e5      	bne.n	80068d0 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006904:	e002      	b.n	800690c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800690c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006910:	e000      	b.n	8006914 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8006912:	2302      	movs	r3, #2
  }
}
 8006914:	4618      	mov	r0, r3
 8006916:	3730      	adds	r7, #48	; 0x30
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b0ba      	sub	sp, #232	; 0xe8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006942:	2300      	movs	r3, #0
 8006944:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006948:	2300      	movs	r3, #0
 800694a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800694e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006952:	f003 030f 	and.w	r3, r3, #15
 8006956:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800695a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10f      	bne.n	8006982 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006966:	f003 0320 	and.w	r3, r3, #32
 800696a:	2b00      	cmp	r3, #0
 800696c:	d009      	beq.n	8006982 <HAL_UART_IRQHandler+0x66>
 800696e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006972:	f003 0320 	and.w	r3, r3, #32
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fd8f 	bl	800749e <UART_Receive_IT>
      return;
 8006980:	e256      	b.n	8006e30 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006982:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006986:	2b00      	cmp	r3, #0
 8006988:	f000 80de 	beq.w	8006b48 <HAL_UART_IRQHandler+0x22c>
 800698c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b00      	cmp	r3, #0
 8006996:	d106      	bne.n	80069a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800699c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 80d1 	beq.w	8006b48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80069a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00b      	beq.n	80069ca <HAL_UART_IRQHandler+0xae>
 80069b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	f043 0201 	orr.w	r2, r3, #1
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ce:	f003 0304 	and.w	r3, r3, #4
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00b      	beq.n	80069ee <HAL_UART_IRQHandler+0xd2>
 80069d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d005      	beq.n	80069ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e6:	f043 0202 	orr.w	r2, r3, #2
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00b      	beq.n	8006a12 <HAL_UART_IRQHandler+0xf6>
 80069fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d005      	beq.n	8006a12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0a:	f043 0204 	orr.w	r2, r3, #4
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d011      	beq.n	8006a42 <HAL_UART_IRQHandler+0x126>
 8006a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a22:	f003 0320 	and.w	r3, r3, #32
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d105      	bne.n	8006a36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d005      	beq.n	8006a42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3a:	f043 0208 	orr.w	r2, r3, #8
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 81ed 	beq.w	8006e26 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a50:	f003 0320 	and.w	r3, r3, #32
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d008      	beq.n	8006a6a <HAL_UART_IRQHandler+0x14e>
 8006a58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a5c:	f003 0320 	and.w	r3, r3, #32
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d002      	beq.n	8006a6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 fd1a 	bl	800749e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a74:	2b40      	cmp	r3, #64	; 0x40
 8006a76:	bf0c      	ite	eq
 8006a78:	2301      	moveq	r3, #1
 8006a7a:	2300      	movne	r3, #0
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a86:	f003 0308 	and.w	r3, r3, #8
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d103      	bne.n	8006a96 <HAL_UART_IRQHandler+0x17a>
 8006a8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d04f      	beq.n	8006b36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 fc22 	bl	80072e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa6:	2b40      	cmp	r3, #64	; 0x40
 8006aa8:	d141      	bne.n	8006b2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	3314      	adds	r3, #20
 8006ab0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ac0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ac4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3314      	adds	r3, #20
 8006ad2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ad6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ada:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ade:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006ae2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ae6:	e841 2300 	strex	r3, r2, [r1]
 8006aea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1d9      	bne.n	8006aaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d013      	beq.n	8006b26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b02:	4a7d      	ldr	r2, [pc, #500]	; (8006cf8 <HAL_UART_IRQHandler+0x3dc>)
 8006b04:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7fc fbfe 	bl	800330c <HAL_DMA_Abort_IT>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d016      	beq.n	8006b44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b20:	4610      	mov	r0, r2
 8006b22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b24:	e00e      	b.n	8006b44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f9a4 	bl	8006e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b2c:	e00a      	b.n	8006b44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f9a0 	bl	8006e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b34:	e006      	b.n	8006b44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f99c 	bl	8006e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006b42:	e170      	b.n	8006e26 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b44:	bf00      	nop
    return;
 8006b46:	e16e      	b.n	8006e26 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	f040 814a 	bne.w	8006de6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b56:	f003 0310 	and.w	r3, r3, #16
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f000 8143 	beq.w	8006de6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b64:	f003 0310 	and.w	r3, r3, #16
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 813c 	beq.w	8006de6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b6e:	2300      	movs	r3, #0
 8006b70:	60bb      	str	r3, [r7, #8]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	60bb      	str	r3, [r7, #8]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	60bb      	str	r3, [r7, #8]
 8006b82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8e:	2b40      	cmp	r3, #64	; 0x40
 8006b90:	f040 80b4 	bne.w	8006cfc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ba0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f000 8140 	beq.w	8006e2a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	f080 8139 	bcs.w	8006e2a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bbe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bca:	f000 8088 	beq.w	8006cde <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	330c      	adds	r3, #12
 8006bd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bdc:	e853 3f00 	ldrex	r3, [r3]
 8006be0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006be4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	330c      	adds	r3, #12
 8006bf6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006bfa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006bfe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c02:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006c06:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006c12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1d9      	bne.n	8006bce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3314      	adds	r3, #20
 8006c20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c24:	e853 3f00 	ldrex	r3, [r3]
 8006c28:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006c2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c2c:	f023 0301 	bic.w	r3, r3, #1
 8006c30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3314      	adds	r3, #20
 8006c3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c3e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c42:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006c46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006c4a:	e841 2300 	strex	r3, r2, [r1]
 8006c4e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006c50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1e1      	bne.n	8006c1a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	3314      	adds	r3, #20
 8006c5c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c60:	e853 3f00 	ldrex	r3, [r3]
 8006c64:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	3314      	adds	r3, #20
 8006c76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006c7a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006c7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006c80:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006c82:	e841 2300 	strex	r3, r2, [r1]
 8006c86:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006c88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1e3      	bne.n	8006c56 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2220      	movs	r2, #32
 8006c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	330c      	adds	r3, #12
 8006ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ca6:	e853 3f00 	ldrex	r3, [r3]
 8006caa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006cac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cae:	f023 0310 	bic.w	r3, r3, #16
 8006cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	330c      	adds	r3, #12
 8006cbc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006cc0:	65ba      	str	r2, [r7, #88]	; 0x58
 8006cc2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006cc6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006cce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e3      	bne.n	8006c9c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fc faa7 	bl	800322c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	4619      	mov	r1, r3
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7fa f8e4 	bl	8000ebc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006cf4:	e099      	b.n	8006e2a <HAL_UART_IRQHandler+0x50e>
 8006cf6:	bf00      	nop
 8006cf8:	080073a7 	.word	0x080073a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 808b 	beq.w	8006e2e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006d18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 8086 	beq.w	8006e2e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	330c      	adds	r3, #12
 8006d28:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2c:	e853 3f00 	ldrex	r3, [r3]
 8006d30:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006d46:	647a      	str	r2, [r7, #68]	; 0x44
 8006d48:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d4e:	e841 2300 	strex	r3, r2, [r1]
 8006d52:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1e3      	bne.n	8006d22 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3314      	adds	r3, #20
 8006d60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d64:	e853 3f00 	ldrex	r3, [r3]
 8006d68:	623b      	str	r3, [r7, #32]
   return(result);
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	f023 0301 	bic.w	r3, r3, #1
 8006d70:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3314      	adds	r3, #20
 8006d7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006d7e:	633a      	str	r2, [r7, #48]	; 0x30
 8006d80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d86:	e841 2300 	strex	r3, r2, [r1]
 8006d8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1e3      	bne.n	8006d5a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2220      	movs	r2, #32
 8006d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	330c      	adds	r3, #12
 8006da6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	e853 3f00 	ldrex	r3, [r3]
 8006dae:	60fb      	str	r3, [r7, #12]
   return(result);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f023 0310 	bic.w	r3, r3, #16
 8006db6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	330c      	adds	r3, #12
 8006dc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006dc4:	61fa      	str	r2, [r7, #28]
 8006dc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc8:	69b9      	ldr	r1, [r7, #24]
 8006dca:	69fa      	ldr	r2, [r7, #28]
 8006dcc:	e841 2300 	strex	r3, r2, [r1]
 8006dd0:	617b      	str	r3, [r7, #20]
   return(result);
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1e3      	bne.n	8006da0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006dd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ddc:	4619      	mov	r1, r3
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7fa f86c 	bl	8000ebc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006de4:	e023      	b.n	8006e2e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d009      	beq.n	8006e06 <HAL_UART_IRQHandler+0x4ea>
 8006df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 fae5 	bl	80073ce <UART_Transmit_IT>
    return;
 8006e04:	e014      	b.n	8006e30 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00e      	beq.n	8006e30 <HAL_UART_IRQHandler+0x514>
 8006e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d008      	beq.n	8006e30 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fb25 	bl	800746e <UART_EndTransmit_IT>
    return;
 8006e24:	e004      	b.n	8006e30 <HAL_UART_IRQHandler+0x514>
    return;
 8006e26:	bf00      	nop
 8006e28:	e002      	b.n	8006e30 <HAL_UART_IRQHandler+0x514>
      return;
 8006e2a:	bf00      	nop
 8006e2c:	e000      	b.n	8006e30 <HAL_UART_IRQHandler+0x514>
      return;
 8006e2e:	bf00      	nop
  }
}
 8006e30:	37e8      	adds	r7, #232	; 0xe8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop

08006e38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006e54:	bf00      	nop
 8006e56:	370c      	adds	r7, #12
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b09c      	sub	sp, #112	; 0x70
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e94:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d172      	bne.n	8006f8a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	330c      	adds	r3, #12
 8006eb0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ec0:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	330c      	adds	r3, #12
 8006ec8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006eca:	65ba      	str	r2, [r7, #88]	; 0x58
 8006ecc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ed0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ed8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e5      	bne.n	8006eaa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3314      	adds	r3, #20
 8006ee4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee8:	e853 3f00 	ldrex	r3, [r3]
 8006eec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef0:	f023 0301 	bic.w	r3, r3, #1
 8006ef4:	667b      	str	r3, [r7, #100]	; 0x64
 8006ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3314      	adds	r3, #20
 8006efc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006efe:	647a      	str	r2, [r7, #68]	; 0x44
 8006f00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f06:	e841 2300 	strex	r3, r2, [r1]
 8006f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1e5      	bne.n	8006ede <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3314      	adds	r3, #20
 8006f18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	623b      	str	r3, [r7, #32]
   return(result);
 8006f22:	6a3b      	ldr	r3, [r7, #32]
 8006f24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f28:	663b      	str	r3, [r7, #96]	; 0x60
 8006f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3314      	adds	r3, #20
 8006f30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006f32:	633a      	str	r2, [r7, #48]	; 0x30
 8006f34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1e5      	bne.n	8006f12 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f48:	2220      	movs	r2, #32
 8006f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d119      	bne.n	8006f8a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f023 0310 	bic.w	r3, r3, #16
 8006f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	330c      	adds	r3, #12
 8006f74:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006f76:	61fa      	str	r2, [r7, #28]
 8006f78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	69b9      	ldr	r1, [r7, #24]
 8006f7c:	69fa      	ldr	r2, [r7, #28]
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	617b      	str	r3, [r7, #20]
   return(result);
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e5      	bne.n	8006f56 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d106      	bne.n	8006fa0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f96:	4619      	mov	r1, r3
 8006f98:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006f9a:	f7f9 ff8f 	bl	8000ebc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f9e:	e002      	b.n	8006fa6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006fa0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006fa2:	f7ff ff53 	bl	8006e4c <HAL_UART_RxCpltCallback>
}
 8006fa6:	bf00      	nop
 8006fa8:	3770      	adds	r7, #112	; 0x70
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b084      	sub	sp, #16
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d108      	bne.n	8006fd6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fc8:	085b      	lsrs	r3, r3, #1
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	4619      	mov	r1, r3
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f7f9 ff74 	bl	8000ebc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006fd4:	e002      	b.n	8006fdc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f7ff ff42 	bl	8006e60 <HAL_UART_RxHalfCpltCallback>
}
 8006fdc:	bf00      	nop
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007000:	2b80      	cmp	r3, #128	; 0x80
 8007002:	bf0c      	ite	eq
 8007004:	2301      	moveq	r3, #1
 8007006:	2300      	movne	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b21      	cmp	r3, #33	; 0x21
 8007016:	d108      	bne.n	800702a <UART_DMAError+0x46>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d005      	beq.n	800702a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	2200      	movs	r2, #0
 8007022:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007024:	68b8      	ldr	r0, [r7, #8]
 8007026:	f000 f933 	bl	8007290 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007034:	2b40      	cmp	r3, #64	; 0x40
 8007036:	bf0c      	ite	eq
 8007038:	2301      	moveq	r3, #1
 800703a:	2300      	movne	r3, #0
 800703c:	b2db      	uxtb	r3, r3
 800703e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007046:	b2db      	uxtb	r3, r3
 8007048:	2b22      	cmp	r3, #34	; 0x22
 800704a:	d108      	bne.n	800705e <UART_DMAError+0x7a>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d005      	beq.n	800705e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	2200      	movs	r2, #0
 8007056:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007058:	68b8      	ldr	r0, [r7, #8]
 800705a:	f000 f941 	bl	80072e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007062:	f043 0210 	orr.w	r2, r3, #16
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800706a:	68b8      	ldr	r0, [r7, #8]
 800706c:	f7ff ff02 	bl	8006e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007070:	bf00      	nop
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b090      	sub	sp, #64	; 0x40
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	603b      	str	r3, [r7, #0]
 8007084:	4613      	mov	r3, r2
 8007086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007088:	e050      	b.n	800712c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800708a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800708c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007090:	d04c      	beq.n	800712c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007092:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007094:	2b00      	cmp	r3, #0
 8007096:	d007      	beq.n	80070a8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007098:	f7fb fe80 	bl	8002d9c <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d241      	bcs.n	800712c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	330c      	adds	r3, #12
 80070ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b2:	e853 3f00 	ldrex	r3, [r3]
 80070b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	330c      	adds	r3, #12
 80070c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80070c8:	637a      	str	r2, [r7, #52]	; 0x34
 80070ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070d0:	e841 2300 	strex	r3, r2, [r1]
 80070d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80070d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1e5      	bne.n	80070a8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	3314      	adds	r3, #20
 80070e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	e853 3f00 	ldrex	r3, [r3]
 80070ea:	613b      	str	r3, [r7, #16]
   return(result);
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	f023 0301 	bic.w	r3, r3, #1
 80070f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3314      	adds	r3, #20
 80070fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070fc:	623a      	str	r2, [r7, #32]
 80070fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007100:	69f9      	ldr	r1, [r7, #28]
 8007102:	6a3a      	ldr	r2, [r7, #32]
 8007104:	e841 2300 	strex	r3, r2, [r1]
 8007108:	61bb      	str	r3, [r7, #24]
   return(result);
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1e5      	bne.n	80070dc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2220      	movs	r2, #32
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e00f      	b.n	800714c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	4013      	ands	r3, r2
 8007136:	68ba      	ldr	r2, [r7, #8]
 8007138:	429a      	cmp	r2, r3
 800713a:	bf0c      	ite	eq
 800713c:	2301      	moveq	r3, #1
 800713e:	2300      	movne	r3, #0
 8007140:	b2db      	uxtb	r3, r3
 8007142:	461a      	mov	r2, r3
 8007144:	79fb      	ldrb	r3, [r7, #7]
 8007146:	429a      	cmp	r2, r3
 8007148:	d09f      	beq.n	800708a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3740      	adds	r7, #64	; 0x40
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b098      	sub	sp, #96	; 0x60
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	4613      	mov	r3, r2
 8007160:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	88fa      	ldrh	r2, [r7, #6]
 800716c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2222      	movs	r2, #34	; 0x22
 8007178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007180:	4a40      	ldr	r2, [pc, #256]	; (8007284 <UART_Start_Receive_DMA+0x130>)
 8007182:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007188:	4a3f      	ldr	r2, [pc, #252]	; (8007288 <UART_Start_Receive_DMA+0x134>)
 800718a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007190:	4a3e      	ldr	r2, [pc, #248]	; (800728c <UART_Start_Receive_DMA+0x138>)
 8007192:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007198:	2200      	movs	r2, #0
 800719a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800719c:	f107 0308 	add.w	r3, r7, #8
 80071a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3304      	adds	r3, #4
 80071ac:	4619      	mov	r1, r3
 80071ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	88fb      	ldrh	r3, [r7, #6]
 80071b4:	f7fb ffe2 	bl	800317c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80071b8:	2300      	movs	r3, #0
 80071ba:	613b      	str	r3, [r7, #16]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	613b      	str	r3, [r7, #16]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	613b      	str	r3, [r7, #16]
 80071cc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d019      	beq.n	8007212 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	330c      	adds	r3, #12
 80071e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	330c      	adds	r3, #12
 80071fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071fe:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007200:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007204:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800720c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e5      	bne.n	80071de <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3314      	adds	r3, #20
 8007218:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	657b      	str	r3, [r7, #84]	; 0x54
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	3314      	adds	r3, #20
 8007230:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007232:	63ba      	str	r2, [r7, #56]	; 0x38
 8007234:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007238:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e5      	bne.n	8007212 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	3314      	adds	r3, #20
 800724c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	e853 3f00 	ldrex	r3, [r3]
 8007254:	617b      	str	r3, [r7, #20]
   return(result);
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800725c:	653b      	str	r3, [r7, #80]	; 0x50
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3314      	adds	r3, #20
 8007264:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007266:	627a      	str	r2, [r7, #36]	; 0x24
 8007268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726a:	6a39      	ldr	r1, [r7, #32]
 800726c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800726e:	e841 2300 	strex	r3, r2, [r1]
 8007272:	61fb      	str	r3, [r7, #28]
   return(result);
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1e5      	bne.n	8007246 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3760      	adds	r7, #96	; 0x60
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	08006e89 	.word	0x08006e89
 8007288:	08006faf 	.word	0x08006faf
 800728c:	08006fe5 	.word	0x08006fe5

08007290 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007290:	b480      	push	{r7}
 8007292:	b089      	sub	sp, #36	; 0x24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	330c      	adds	r3, #12
 800729e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	e853 3f00 	ldrex	r3, [r3]
 80072a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80072ae:	61fb      	str	r3, [r7, #28]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	330c      	adds	r3, #12
 80072b6:	69fa      	ldr	r2, [r7, #28]
 80072b8:	61ba      	str	r2, [r7, #24]
 80072ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072bc:	6979      	ldr	r1, [r7, #20]
 80072be:	69ba      	ldr	r2, [r7, #24]
 80072c0:	e841 2300 	strex	r3, r2, [r1]
 80072c4:	613b      	str	r3, [r7, #16]
   return(result);
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e5      	bne.n	8007298 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80072d4:	bf00      	nop
 80072d6:	3724      	adds	r7, #36	; 0x24
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b095      	sub	sp, #84	; 0x54
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	330c      	adds	r3, #12
 80072ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f2:	e853 3f00 	ldrex	r3, [r3]
 80072f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80072f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	330c      	adds	r3, #12
 8007306:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007308:	643a      	str	r2, [r7, #64]	; 0x40
 800730a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800730e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007310:	e841 2300 	strex	r3, r2, [r1]
 8007314:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1e5      	bne.n	80072e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	3314      	adds	r3, #20
 8007322:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	e853 3f00 	ldrex	r3, [r3]
 800732a:	61fb      	str	r3, [r7, #28]
   return(result);
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	f023 0301 	bic.w	r3, r3, #1
 8007332:	64bb      	str	r3, [r7, #72]	; 0x48
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3314      	adds	r3, #20
 800733a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800733c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800733e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007342:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007344:	e841 2300 	strex	r3, r2, [r1]
 8007348:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800734a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1e5      	bne.n	800731c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007354:	2b01      	cmp	r3, #1
 8007356:	d119      	bne.n	800738c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	330c      	adds	r3, #12
 800735e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	e853 3f00 	ldrex	r3, [r3]
 8007366:	60bb      	str	r3, [r7, #8]
   return(result);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	f023 0310 	bic.w	r3, r3, #16
 800736e:	647b      	str	r3, [r7, #68]	; 0x44
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	330c      	adds	r3, #12
 8007376:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007378:	61ba      	str	r2, [r7, #24]
 800737a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737c:	6979      	ldr	r1, [r7, #20]
 800737e:	69ba      	ldr	r2, [r7, #24]
 8007380:	e841 2300 	strex	r3, r2, [r1]
 8007384:	613b      	str	r3, [r7, #16]
   return(result);
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1e5      	bne.n	8007358 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2220      	movs	r2, #32
 8007390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	631a      	str	r2, [r3, #48]	; 0x30
}
 800739a:	bf00      	nop
 800739c:	3754      	adds	r7, #84	; 0x54
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr

080073a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073c0:	68f8      	ldr	r0, [r7, #12]
 80073c2:	f7ff fd57 	bl	8006e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073c6:	bf00      	nop
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b085      	sub	sp, #20
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b21      	cmp	r3, #33	; 0x21
 80073e0:	d13e      	bne.n	8007460 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ea:	d114      	bne.n	8007416 <UART_Transmit_IT+0x48>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d110      	bne.n	8007416 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	881b      	ldrh	r3, [r3, #0]
 80073fe:	461a      	mov	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007408:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	1c9a      	adds	r2, r3, #2
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	621a      	str	r2, [r3, #32]
 8007414:	e008      	b.n	8007428 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	1c59      	adds	r1, r3, #1
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	6211      	str	r1, [r2, #32]
 8007420:	781a      	ldrb	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800742c:	b29b      	uxth	r3, r3
 800742e:	3b01      	subs	r3, #1
 8007430:	b29b      	uxth	r3, r3
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	4619      	mov	r1, r3
 8007436:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10f      	bne.n	800745c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68da      	ldr	r2, [r3, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800744a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68da      	ldr	r2, [r3, #12]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800745a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800745c:	2300      	movs	r3, #0
 800745e:	e000      	b.n	8007462 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007460:	2302      	movs	r3, #2
  }
}
 8007462:	4618      	mov	r0, r3
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b082      	sub	sp, #8
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	68da      	ldr	r2, [r3, #12]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2220      	movs	r2, #32
 800748a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f7ff fcd2 	bl	8006e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3708      	adds	r7, #8
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b08c      	sub	sp, #48	; 0x30
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b22      	cmp	r3, #34	; 0x22
 80074b0:	f040 80ab 	bne.w	800760a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074bc:	d117      	bne.n	80074ee <UART_Receive_IT+0x50>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d113      	bne.n	80074ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80074c6:	2300      	movs	r3, #0
 80074c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074dc:	b29a      	uxth	r2, r3
 80074de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e6:	1c9a      	adds	r2, r3, #2
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	629a      	str	r2, [r3, #40]	; 0x28
 80074ec:	e026      	b.n	800753c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007500:	d007      	beq.n	8007512 <UART_Receive_IT+0x74>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10a      	bne.n	8007520 <UART_Receive_IT+0x82>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d106      	bne.n	8007520 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	b2da      	uxtb	r2, r3
 800751a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	e008      	b.n	8007532 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	b2db      	uxtb	r3, r3
 8007528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800752c:	b2da      	uxtb	r2, r3
 800752e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007530:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007540:	b29b      	uxth	r3, r3
 8007542:	3b01      	subs	r3, #1
 8007544:	b29b      	uxth	r3, r3
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	4619      	mov	r1, r3
 800754a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800754c:	2b00      	cmp	r3, #0
 800754e:	d15a      	bne.n	8007606 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f022 0220 	bic.w	r2, r2, #32
 800755e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800756e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	695a      	ldr	r2, [r3, #20]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 0201 	bic.w	r2, r2, #1
 800757e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2220      	movs	r2, #32
 8007584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758c:	2b01      	cmp	r3, #1
 800758e:	d135      	bne.n	80075fc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	330c      	adds	r3, #12
 800759c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	e853 3f00 	ldrex	r3, [r3]
 80075a4:	613b      	str	r3, [r7, #16]
   return(result);
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	f023 0310 	bic.w	r3, r3, #16
 80075ac:	627b      	str	r3, [r7, #36]	; 0x24
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	330c      	adds	r3, #12
 80075b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b6:	623a      	str	r2, [r7, #32]
 80075b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ba:	69f9      	ldr	r1, [r7, #28]
 80075bc:	6a3a      	ldr	r2, [r7, #32]
 80075be:	e841 2300 	strex	r3, r2, [r1]
 80075c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1e5      	bne.n	8007596 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0310 	and.w	r3, r3, #16
 80075d4:	2b10      	cmp	r3, #16
 80075d6:	d10a      	bne.n	80075ee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075d8:	2300      	movs	r3, #0
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	60fb      	str	r3, [r7, #12]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	60fb      	str	r3, [r7, #12]
 80075ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80075f2:	4619      	mov	r1, r3
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f7f9 fc61 	bl	8000ebc <HAL_UARTEx_RxEventCallback>
 80075fa:	e002      	b.n	8007602 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff fc25 	bl	8006e4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007602:	2300      	movs	r3, #0
 8007604:	e002      	b.n	800760c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	e000      	b.n	800760c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800760a:	2302      	movs	r3, #2
  }
}
 800760c:	4618      	mov	r0, r3
 800760e:	3730      	adds	r7, #48	; 0x30
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007618:	b0c0      	sub	sp, #256	; 0x100
 800761a:	af00      	add	r7, sp, #0
 800761c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800762c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007630:	68d9      	ldr	r1, [r3, #12]
 8007632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	ea40 0301 	orr.w	r3, r0, r1
 800763c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800763e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	431a      	orrs	r2, r3
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	431a      	orrs	r2, r3
 8007654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007658:	69db      	ldr	r3, [r3, #28]
 800765a:	4313      	orrs	r3, r2
 800765c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800766c:	f021 010c 	bic.w	r1, r1, #12
 8007670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800767a:	430b      	orrs	r3, r1
 800767c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800767e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800768a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800768e:	6999      	ldr	r1, [r3, #24]
 8007690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	ea40 0301 	orr.w	r3, r0, r1
 800769a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800769c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	4b8f      	ldr	r3, [pc, #572]	; (80078e0 <UART_SetConfig+0x2cc>)
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d005      	beq.n	80076b4 <UART_SetConfig+0xa0>
 80076a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	4b8d      	ldr	r3, [pc, #564]	; (80078e4 <UART_SetConfig+0x2d0>)
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d104      	bne.n	80076be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076b4:	f7fe fadc 	bl	8005c70 <HAL_RCC_GetPCLK2Freq>
 80076b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80076bc:	e003      	b.n	80076c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076be:	f7fe fac3 	bl	8005c48 <HAL_RCC_GetPCLK1Freq>
 80076c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ca:	69db      	ldr	r3, [r3, #28]
 80076cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d0:	f040 810c 	bne.w	80078ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80076de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80076e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80076e6:	4622      	mov	r2, r4
 80076e8:	462b      	mov	r3, r5
 80076ea:	1891      	adds	r1, r2, r2
 80076ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80076ee:	415b      	adcs	r3, r3
 80076f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80076f6:	4621      	mov	r1, r4
 80076f8:	eb12 0801 	adds.w	r8, r2, r1
 80076fc:	4629      	mov	r1, r5
 80076fe:	eb43 0901 	adc.w	r9, r3, r1
 8007702:	f04f 0200 	mov.w	r2, #0
 8007706:	f04f 0300 	mov.w	r3, #0
 800770a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800770e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007712:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007716:	4690      	mov	r8, r2
 8007718:	4699      	mov	r9, r3
 800771a:	4623      	mov	r3, r4
 800771c:	eb18 0303 	adds.w	r3, r8, r3
 8007720:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007724:	462b      	mov	r3, r5
 8007726:	eb49 0303 	adc.w	r3, r9, r3
 800772a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800772e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800773a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800773e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007742:	460b      	mov	r3, r1
 8007744:	18db      	adds	r3, r3, r3
 8007746:	653b      	str	r3, [r7, #80]	; 0x50
 8007748:	4613      	mov	r3, r2
 800774a:	eb42 0303 	adc.w	r3, r2, r3
 800774e:	657b      	str	r3, [r7, #84]	; 0x54
 8007750:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007754:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007758:	f7f8 fdaa 	bl	80002b0 <__aeabi_uldivmod>
 800775c:	4602      	mov	r2, r0
 800775e:	460b      	mov	r3, r1
 8007760:	4b61      	ldr	r3, [pc, #388]	; (80078e8 <UART_SetConfig+0x2d4>)
 8007762:	fba3 2302 	umull	r2, r3, r3, r2
 8007766:	095b      	lsrs	r3, r3, #5
 8007768:	011c      	lsls	r4, r3, #4
 800776a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800776e:	2200      	movs	r2, #0
 8007770:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007774:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007778:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800777c:	4642      	mov	r2, r8
 800777e:	464b      	mov	r3, r9
 8007780:	1891      	adds	r1, r2, r2
 8007782:	64b9      	str	r1, [r7, #72]	; 0x48
 8007784:	415b      	adcs	r3, r3
 8007786:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007788:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800778c:	4641      	mov	r1, r8
 800778e:	eb12 0a01 	adds.w	sl, r2, r1
 8007792:	4649      	mov	r1, r9
 8007794:	eb43 0b01 	adc.w	fp, r3, r1
 8007798:	f04f 0200 	mov.w	r2, #0
 800779c:	f04f 0300 	mov.w	r3, #0
 80077a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077ac:	4692      	mov	sl, r2
 80077ae:	469b      	mov	fp, r3
 80077b0:	4643      	mov	r3, r8
 80077b2:	eb1a 0303 	adds.w	r3, sl, r3
 80077b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077ba:	464b      	mov	r3, r9
 80077bc:	eb4b 0303 	adc.w	r3, fp, r3
 80077c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80077c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80077d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80077d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80077d8:	460b      	mov	r3, r1
 80077da:	18db      	adds	r3, r3, r3
 80077dc:	643b      	str	r3, [r7, #64]	; 0x40
 80077de:	4613      	mov	r3, r2
 80077e0:	eb42 0303 	adc.w	r3, r2, r3
 80077e4:	647b      	str	r3, [r7, #68]	; 0x44
 80077e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80077ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80077ee:	f7f8 fd5f 	bl	80002b0 <__aeabi_uldivmod>
 80077f2:	4602      	mov	r2, r0
 80077f4:	460b      	mov	r3, r1
 80077f6:	4611      	mov	r1, r2
 80077f8:	4b3b      	ldr	r3, [pc, #236]	; (80078e8 <UART_SetConfig+0x2d4>)
 80077fa:	fba3 2301 	umull	r2, r3, r3, r1
 80077fe:	095b      	lsrs	r3, r3, #5
 8007800:	2264      	movs	r2, #100	; 0x64
 8007802:	fb02 f303 	mul.w	r3, r2, r3
 8007806:	1acb      	subs	r3, r1, r3
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800780e:	4b36      	ldr	r3, [pc, #216]	; (80078e8 <UART_SetConfig+0x2d4>)
 8007810:	fba3 2302 	umull	r2, r3, r3, r2
 8007814:	095b      	lsrs	r3, r3, #5
 8007816:	005b      	lsls	r3, r3, #1
 8007818:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800781c:	441c      	add	r4, r3
 800781e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007822:	2200      	movs	r2, #0
 8007824:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007828:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800782c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007830:	4642      	mov	r2, r8
 8007832:	464b      	mov	r3, r9
 8007834:	1891      	adds	r1, r2, r2
 8007836:	63b9      	str	r1, [r7, #56]	; 0x38
 8007838:	415b      	adcs	r3, r3
 800783a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800783c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007840:	4641      	mov	r1, r8
 8007842:	1851      	adds	r1, r2, r1
 8007844:	6339      	str	r1, [r7, #48]	; 0x30
 8007846:	4649      	mov	r1, r9
 8007848:	414b      	adcs	r3, r1
 800784a:	637b      	str	r3, [r7, #52]	; 0x34
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	f04f 0300 	mov.w	r3, #0
 8007854:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007858:	4659      	mov	r1, fp
 800785a:	00cb      	lsls	r3, r1, #3
 800785c:	4651      	mov	r1, sl
 800785e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007862:	4651      	mov	r1, sl
 8007864:	00ca      	lsls	r2, r1, #3
 8007866:	4610      	mov	r0, r2
 8007868:	4619      	mov	r1, r3
 800786a:	4603      	mov	r3, r0
 800786c:	4642      	mov	r2, r8
 800786e:	189b      	adds	r3, r3, r2
 8007870:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007874:	464b      	mov	r3, r9
 8007876:	460a      	mov	r2, r1
 8007878:	eb42 0303 	adc.w	r3, r2, r3
 800787c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800788c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007890:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007894:	460b      	mov	r3, r1
 8007896:	18db      	adds	r3, r3, r3
 8007898:	62bb      	str	r3, [r7, #40]	; 0x28
 800789a:	4613      	mov	r3, r2
 800789c:	eb42 0303 	adc.w	r3, r2, r3
 80078a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80078a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80078aa:	f7f8 fd01 	bl	80002b0 <__aeabi_uldivmod>
 80078ae:	4602      	mov	r2, r0
 80078b0:	460b      	mov	r3, r1
 80078b2:	4b0d      	ldr	r3, [pc, #52]	; (80078e8 <UART_SetConfig+0x2d4>)
 80078b4:	fba3 1302 	umull	r1, r3, r3, r2
 80078b8:	095b      	lsrs	r3, r3, #5
 80078ba:	2164      	movs	r1, #100	; 0x64
 80078bc:	fb01 f303 	mul.w	r3, r1, r3
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	00db      	lsls	r3, r3, #3
 80078c4:	3332      	adds	r3, #50	; 0x32
 80078c6:	4a08      	ldr	r2, [pc, #32]	; (80078e8 <UART_SetConfig+0x2d4>)
 80078c8:	fba2 2303 	umull	r2, r3, r2, r3
 80078cc:	095b      	lsrs	r3, r3, #5
 80078ce:	f003 0207 	and.w	r2, r3, #7
 80078d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4422      	add	r2, r4
 80078da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80078dc:	e105      	b.n	8007aea <UART_SetConfig+0x4d6>
 80078de:	bf00      	nop
 80078e0:	40011000 	.word	0x40011000
 80078e4:	40011400 	.word	0x40011400
 80078e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078f0:	2200      	movs	r2, #0
 80078f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80078f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80078fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80078fe:	4642      	mov	r2, r8
 8007900:	464b      	mov	r3, r9
 8007902:	1891      	adds	r1, r2, r2
 8007904:	6239      	str	r1, [r7, #32]
 8007906:	415b      	adcs	r3, r3
 8007908:	627b      	str	r3, [r7, #36]	; 0x24
 800790a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800790e:	4641      	mov	r1, r8
 8007910:	1854      	adds	r4, r2, r1
 8007912:	4649      	mov	r1, r9
 8007914:	eb43 0501 	adc.w	r5, r3, r1
 8007918:	f04f 0200 	mov.w	r2, #0
 800791c:	f04f 0300 	mov.w	r3, #0
 8007920:	00eb      	lsls	r3, r5, #3
 8007922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007926:	00e2      	lsls	r2, r4, #3
 8007928:	4614      	mov	r4, r2
 800792a:	461d      	mov	r5, r3
 800792c:	4643      	mov	r3, r8
 800792e:	18e3      	adds	r3, r4, r3
 8007930:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007934:	464b      	mov	r3, r9
 8007936:	eb45 0303 	adc.w	r3, r5, r3
 800793a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800793e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800794a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800794e:	f04f 0200 	mov.w	r2, #0
 8007952:	f04f 0300 	mov.w	r3, #0
 8007956:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800795a:	4629      	mov	r1, r5
 800795c:	008b      	lsls	r3, r1, #2
 800795e:	4621      	mov	r1, r4
 8007960:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007964:	4621      	mov	r1, r4
 8007966:	008a      	lsls	r2, r1, #2
 8007968:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800796c:	f7f8 fca0 	bl	80002b0 <__aeabi_uldivmod>
 8007970:	4602      	mov	r2, r0
 8007972:	460b      	mov	r3, r1
 8007974:	4b60      	ldr	r3, [pc, #384]	; (8007af8 <UART_SetConfig+0x4e4>)
 8007976:	fba3 2302 	umull	r2, r3, r3, r2
 800797a:	095b      	lsrs	r3, r3, #5
 800797c:	011c      	lsls	r4, r3, #4
 800797e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007982:	2200      	movs	r2, #0
 8007984:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007988:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800798c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007990:	4642      	mov	r2, r8
 8007992:	464b      	mov	r3, r9
 8007994:	1891      	adds	r1, r2, r2
 8007996:	61b9      	str	r1, [r7, #24]
 8007998:	415b      	adcs	r3, r3
 800799a:	61fb      	str	r3, [r7, #28]
 800799c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079a0:	4641      	mov	r1, r8
 80079a2:	1851      	adds	r1, r2, r1
 80079a4:	6139      	str	r1, [r7, #16]
 80079a6:	4649      	mov	r1, r9
 80079a8:	414b      	adcs	r3, r1
 80079aa:	617b      	str	r3, [r7, #20]
 80079ac:	f04f 0200 	mov.w	r2, #0
 80079b0:	f04f 0300 	mov.w	r3, #0
 80079b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80079b8:	4659      	mov	r1, fp
 80079ba:	00cb      	lsls	r3, r1, #3
 80079bc:	4651      	mov	r1, sl
 80079be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079c2:	4651      	mov	r1, sl
 80079c4:	00ca      	lsls	r2, r1, #3
 80079c6:	4610      	mov	r0, r2
 80079c8:	4619      	mov	r1, r3
 80079ca:	4603      	mov	r3, r0
 80079cc:	4642      	mov	r2, r8
 80079ce:	189b      	adds	r3, r3, r2
 80079d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80079d4:	464b      	mov	r3, r9
 80079d6:	460a      	mov	r2, r1
 80079d8:	eb42 0303 	adc.w	r3, r2, r3
 80079dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80079e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80079ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80079ec:	f04f 0200 	mov.w	r2, #0
 80079f0:	f04f 0300 	mov.w	r3, #0
 80079f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80079f8:	4649      	mov	r1, r9
 80079fa:	008b      	lsls	r3, r1, #2
 80079fc:	4641      	mov	r1, r8
 80079fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a02:	4641      	mov	r1, r8
 8007a04:	008a      	lsls	r2, r1, #2
 8007a06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007a0a:	f7f8 fc51 	bl	80002b0 <__aeabi_uldivmod>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4b39      	ldr	r3, [pc, #228]	; (8007af8 <UART_SetConfig+0x4e4>)
 8007a14:	fba3 1302 	umull	r1, r3, r3, r2
 8007a18:	095b      	lsrs	r3, r3, #5
 8007a1a:	2164      	movs	r1, #100	; 0x64
 8007a1c:	fb01 f303 	mul.w	r3, r1, r3
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	3332      	adds	r3, #50	; 0x32
 8007a26:	4a34      	ldr	r2, [pc, #208]	; (8007af8 <UART_SetConfig+0x4e4>)
 8007a28:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2c:	095b      	lsrs	r3, r3, #5
 8007a2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a32:	441c      	add	r4, r3
 8007a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a38:	2200      	movs	r2, #0
 8007a3a:	673b      	str	r3, [r7, #112]	; 0x70
 8007a3c:	677a      	str	r2, [r7, #116]	; 0x74
 8007a3e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007a42:	4642      	mov	r2, r8
 8007a44:	464b      	mov	r3, r9
 8007a46:	1891      	adds	r1, r2, r2
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	415b      	adcs	r3, r3
 8007a4c:	60fb      	str	r3, [r7, #12]
 8007a4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a52:	4641      	mov	r1, r8
 8007a54:	1851      	adds	r1, r2, r1
 8007a56:	6039      	str	r1, [r7, #0]
 8007a58:	4649      	mov	r1, r9
 8007a5a:	414b      	adcs	r3, r1
 8007a5c:	607b      	str	r3, [r7, #4]
 8007a5e:	f04f 0200 	mov.w	r2, #0
 8007a62:	f04f 0300 	mov.w	r3, #0
 8007a66:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a6a:	4659      	mov	r1, fp
 8007a6c:	00cb      	lsls	r3, r1, #3
 8007a6e:	4651      	mov	r1, sl
 8007a70:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a74:	4651      	mov	r1, sl
 8007a76:	00ca      	lsls	r2, r1, #3
 8007a78:	4610      	mov	r0, r2
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	4642      	mov	r2, r8
 8007a80:	189b      	adds	r3, r3, r2
 8007a82:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a84:	464b      	mov	r3, r9
 8007a86:	460a      	mov	r2, r1
 8007a88:	eb42 0303 	adc.w	r3, r2, r3
 8007a8c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	663b      	str	r3, [r7, #96]	; 0x60
 8007a98:	667a      	str	r2, [r7, #100]	; 0x64
 8007a9a:	f04f 0200 	mov.w	r2, #0
 8007a9e:	f04f 0300 	mov.w	r3, #0
 8007aa2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	008b      	lsls	r3, r1, #2
 8007aaa:	4641      	mov	r1, r8
 8007aac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ab0:	4641      	mov	r1, r8
 8007ab2:	008a      	lsls	r2, r1, #2
 8007ab4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007ab8:	f7f8 fbfa 	bl	80002b0 <__aeabi_uldivmod>
 8007abc:	4602      	mov	r2, r0
 8007abe:	460b      	mov	r3, r1
 8007ac0:	4b0d      	ldr	r3, [pc, #52]	; (8007af8 <UART_SetConfig+0x4e4>)
 8007ac2:	fba3 1302 	umull	r1, r3, r3, r2
 8007ac6:	095b      	lsrs	r3, r3, #5
 8007ac8:	2164      	movs	r1, #100	; 0x64
 8007aca:	fb01 f303 	mul.w	r3, r1, r3
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	3332      	adds	r3, #50	; 0x32
 8007ad4:	4a08      	ldr	r2, [pc, #32]	; (8007af8 <UART_SetConfig+0x4e4>)
 8007ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	f003 020f 	and.w	r2, r3, #15
 8007ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4422      	add	r2, r4
 8007ae8:	609a      	str	r2, [r3, #8]
}
 8007aea:	bf00      	nop
 8007aec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007af0:	46bd      	mov	sp, r7
 8007af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007af6:	bf00      	nop
 8007af8:	51eb851f 	.word	0x51eb851f

08007afc <__errno>:
 8007afc:	4b01      	ldr	r3, [pc, #4]	; (8007b04 <__errno+0x8>)
 8007afe:	6818      	ldr	r0, [r3, #0]
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	20000044 	.word	0x20000044

08007b08 <__libc_init_array>:
 8007b08:	b570      	push	{r4, r5, r6, lr}
 8007b0a:	4d0d      	ldr	r5, [pc, #52]	; (8007b40 <__libc_init_array+0x38>)
 8007b0c:	4c0d      	ldr	r4, [pc, #52]	; (8007b44 <__libc_init_array+0x3c>)
 8007b0e:	1b64      	subs	r4, r4, r5
 8007b10:	10a4      	asrs	r4, r4, #2
 8007b12:	2600      	movs	r6, #0
 8007b14:	42a6      	cmp	r6, r4
 8007b16:	d109      	bne.n	8007b2c <__libc_init_array+0x24>
 8007b18:	4d0b      	ldr	r5, [pc, #44]	; (8007b48 <__libc_init_array+0x40>)
 8007b1a:	4c0c      	ldr	r4, [pc, #48]	; (8007b4c <__libc_init_array+0x44>)
 8007b1c:	f001 f842 	bl	8008ba4 <_init>
 8007b20:	1b64      	subs	r4, r4, r5
 8007b22:	10a4      	asrs	r4, r4, #2
 8007b24:	2600      	movs	r6, #0
 8007b26:	42a6      	cmp	r6, r4
 8007b28:	d105      	bne.n	8007b36 <__libc_init_array+0x2e>
 8007b2a:	bd70      	pop	{r4, r5, r6, pc}
 8007b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b30:	4798      	blx	r3
 8007b32:	3601      	adds	r6, #1
 8007b34:	e7ee      	b.n	8007b14 <__libc_init_array+0xc>
 8007b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b3a:	4798      	blx	r3
 8007b3c:	3601      	adds	r6, #1
 8007b3e:	e7f2      	b.n	8007b26 <__libc_init_array+0x1e>
 8007b40:	08008e08 	.word	0x08008e08
 8007b44:	08008e08 	.word	0x08008e08
 8007b48:	08008e08 	.word	0x08008e08
 8007b4c:	08008e0c 	.word	0x08008e0c

08007b50 <memcmp>:
 8007b50:	b510      	push	{r4, lr}
 8007b52:	3901      	subs	r1, #1
 8007b54:	4402      	add	r2, r0
 8007b56:	4290      	cmp	r0, r2
 8007b58:	d101      	bne.n	8007b5e <memcmp+0xe>
 8007b5a:	2000      	movs	r0, #0
 8007b5c:	e005      	b.n	8007b6a <memcmp+0x1a>
 8007b5e:	7803      	ldrb	r3, [r0, #0]
 8007b60:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b64:	42a3      	cmp	r3, r4
 8007b66:	d001      	beq.n	8007b6c <memcmp+0x1c>
 8007b68:	1b18      	subs	r0, r3, r4
 8007b6a:	bd10      	pop	{r4, pc}
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	e7f2      	b.n	8007b56 <memcmp+0x6>

08007b70 <memcpy>:
 8007b70:	440a      	add	r2, r1
 8007b72:	4291      	cmp	r1, r2
 8007b74:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b78:	d100      	bne.n	8007b7c <memcpy+0xc>
 8007b7a:	4770      	bx	lr
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b86:	4291      	cmp	r1, r2
 8007b88:	d1f9      	bne.n	8007b7e <memcpy+0xe>
 8007b8a:	bd10      	pop	{r4, pc}

08007b8c <memset>:
 8007b8c:	4402      	add	r2, r0
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d100      	bne.n	8007b96 <memset+0xa>
 8007b94:	4770      	bx	lr
 8007b96:	f803 1b01 	strb.w	r1, [r3], #1
 8007b9a:	e7f9      	b.n	8007b90 <memset+0x4>

08007b9c <iprintf>:
 8007b9c:	b40f      	push	{r0, r1, r2, r3}
 8007b9e:	4b0a      	ldr	r3, [pc, #40]	; (8007bc8 <iprintf+0x2c>)
 8007ba0:	b513      	push	{r0, r1, r4, lr}
 8007ba2:	681c      	ldr	r4, [r3, #0]
 8007ba4:	b124      	cbz	r4, 8007bb0 <iprintf+0x14>
 8007ba6:	69a3      	ldr	r3, [r4, #24]
 8007ba8:	b913      	cbnz	r3, 8007bb0 <iprintf+0x14>
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 fa5e 	bl	800806c <__sinit>
 8007bb0:	ab05      	add	r3, sp, #20
 8007bb2:	9a04      	ldr	r2, [sp, #16]
 8007bb4:	68a1      	ldr	r1, [r4, #8]
 8007bb6:	9301      	str	r3, [sp, #4]
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f000 fc67 	bl	800848c <_vfiprintf_r>
 8007bbe:	b002      	add	sp, #8
 8007bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc4:	b004      	add	sp, #16
 8007bc6:	4770      	bx	lr
 8007bc8:	20000044 	.word	0x20000044

08007bcc <_puts_r>:
 8007bcc:	b570      	push	{r4, r5, r6, lr}
 8007bce:	460e      	mov	r6, r1
 8007bd0:	4605      	mov	r5, r0
 8007bd2:	b118      	cbz	r0, 8007bdc <_puts_r+0x10>
 8007bd4:	6983      	ldr	r3, [r0, #24]
 8007bd6:	b90b      	cbnz	r3, 8007bdc <_puts_r+0x10>
 8007bd8:	f000 fa48 	bl	800806c <__sinit>
 8007bdc:	69ab      	ldr	r3, [r5, #24]
 8007bde:	68ac      	ldr	r4, [r5, #8]
 8007be0:	b913      	cbnz	r3, 8007be8 <_puts_r+0x1c>
 8007be2:	4628      	mov	r0, r5
 8007be4:	f000 fa42 	bl	800806c <__sinit>
 8007be8:	4b2c      	ldr	r3, [pc, #176]	; (8007c9c <_puts_r+0xd0>)
 8007bea:	429c      	cmp	r4, r3
 8007bec:	d120      	bne.n	8007c30 <_puts_r+0x64>
 8007bee:	686c      	ldr	r4, [r5, #4]
 8007bf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bf2:	07db      	lsls	r3, r3, #31
 8007bf4:	d405      	bmi.n	8007c02 <_puts_r+0x36>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	0598      	lsls	r0, r3, #22
 8007bfa:	d402      	bmi.n	8007c02 <_puts_r+0x36>
 8007bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bfe:	f000 fad3 	bl	80081a8 <__retarget_lock_acquire_recursive>
 8007c02:	89a3      	ldrh	r3, [r4, #12]
 8007c04:	0719      	lsls	r1, r3, #28
 8007c06:	d51d      	bpl.n	8007c44 <_puts_r+0x78>
 8007c08:	6923      	ldr	r3, [r4, #16]
 8007c0a:	b1db      	cbz	r3, 8007c44 <_puts_r+0x78>
 8007c0c:	3e01      	subs	r6, #1
 8007c0e:	68a3      	ldr	r3, [r4, #8]
 8007c10:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c14:	3b01      	subs	r3, #1
 8007c16:	60a3      	str	r3, [r4, #8]
 8007c18:	bb39      	cbnz	r1, 8007c6a <_puts_r+0x9e>
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	da38      	bge.n	8007c90 <_puts_r+0xc4>
 8007c1e:	4622      	mov	r2, r4
 8007c20:	210a      	movs	r1, #10
 8007c22:	4628      	mov	r0, r5
 8007c24:	f000 f848 	bl	8007cb8 <__swbuf_r>
 8007c28:	3001      	adds	r0, #1
 8007c2a:	d011      	beq.n	8007c50 <_puts_r+0x84>
 8007c2c:	250a      	movs	r5, #10
 8007c2e:	e011      	b.n	8007c54 <_puts_r+0x88>
 8007c30:	4b1b      	ldr	r3, [pc, #108]	; (8007ca0 <_puts_r+0xd4>)
 8007c32:	429c      	cmp	r4, r3
 8007c34:	d101      	bne.n	8007c3a <_puts_r+0x6e>
 8007c36:	68ac      	ldr	r4, [r5, #8]
 8007c38:	e7da      	b.n	8007bf0 <_puts_r+0x24>
 8007c3a:	4b1a      	ldr	r3, [pc, #104]	; (8007ca4 <_puts_r+0xd8>)
 8007c3c:	429c      	cmp	r4, r3
 8007c3e:	bf08      	it	eq
 8007c40:	68ec      	ldreq	r4, [r5, #12]
 8007c42:	e7d5      	b.n	8007bf0 <_puts_r+0x24>
 8007c44:	4621      	mov	r1, r4
 8007c46:	4628      	mov	r0, r5
 8007c48:	f000 f888 	bl	8007d5c <__swsetup_r>
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d0dd      	beq.n	8007c0c <_puts_r+0x40>
 8007c50:	f04f 35ff 	mov.w	r5, #4294967295
 8007c54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c56:	07da      	lsls	r2, r3, #31
 8007c58:	d405      	bmi.n	8007c66 <_puts_r+0x9a>
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	059b      	lsls	r3, r3, #22
 8007c5e:	d402      	bmi.n	8007c66 <_puts_r+0x9a>
 8007c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c62:	f000 faa2 	bl	80081aa <__retarget_lock_release_recursive>
 8007c66:	4628      	mov	r0, r5
 8007c68:	bd70      	pop	{r4, r5, r6, pc}
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	da04      	bge.n	8007c78 <_puts_r+0xac>
 8007c6e:	69a2      	ldr	r2, [r4, #24]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	dc06      	bgt.n	8007c82 <_puts_r+0xb6>
 8007c74:	290a      	cmp	r1, #10
 8007c76:	d004      	beq.n	8007c82 <_puts_r+0xb6>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	6022      	str	r2, [r4, #0]
 8007c7e:	7019      	strb	r1, [r3, #0]
 8007c80:	e7c5      	b.n	8007c0e <_puts_r+0x42>
 8007c82:	4622      	mov	r2, r4
 8007c84:	4628      	mov	r0, r5
 8007c86:	f000 f817 	bl	8007cb8 <__swbuf_r>
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	d1bf      	bne.n	8007c0e <_puts_r+0x42>
 8007c8e:	e7df      	b.n	8007c50 <_puts_r+0x84>
 8007c90:	6823      	ldr	r3, [r4, #0]
 8007c92:	250a      	movs	r5, #10
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	6022      	str	r2, [r4, #0]
 8007c98:	701d      	strb	r5, [r3, #0]
 8007c9a:	e7db      	b.n	8007c54 <_puts_r+0x88>
 8007c9c:	08008d8c 	.word	0x08008d8c
 8007ca0:	08008dac 	.word	0x08008dac
 8007ca4:	08008d6c 	.word	0x08008d6c

08007ca8 <puts>:
 8007ca8:	4b02      	ldr	r3, [pc, #8]	; (8007cb4 <puts+0xc>)
 8007caa:	4601      	mov	r1, r0
 8007cac:	6818      	ldr	r0, [r3, #0]
 8007cae:	f7ff bf8d 	b.w	8007bcc <_puts_r>
 8007cb2:	bf00      	nop
 8007cb4:	20000044 	.word	0x20000044

08007cb8 <__swbuf_r>:
 8007cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cba:	460e      	mov	r6, r1
 8007cbc:	4614      	mov	r4, r2
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	b118      	cbz	r0, 8007cca <__swbuf_r+0x12>
 8007cc2:	6983      	ldr	r3, [r0, #24]
 8007cc4:	b90b      	cbnz	r3, 8007cca <__swbuf_r+0x12>
 8007cc6:	f000 f9d1 	bl	800806c <__sinit>
 8007cca:	4b21      	ldr	r3, [pc, #132]	; (8007d50 <__swbuf_r+0x98>)
 8007ccc:	429c      	cmp	r4, r3
 8007cce:	d12b      	bne.n	8007d28 <__swbuf_r+0x70>
 8007cd0:	686c      	ldr	r4, [r5, #4]
 8007cd2:	69a3      	ldr	r3, [r4, #24]
 8007cd4:	60a3      	str	r3, [r4, #8]
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	071a      	lsls	r2, r3, #28
 8007cda:	d52f      	bpl.n	8007d3c <__swbuf_r+0x84>
 8007cdc:	6923      	ldr	r3, [r4, #16]
 8007cde:	b36b      	cbz	r3, 8007d3c <__swbuf_r+0x84>
 8007ce0:	6923      	ldr	r3, [r4, #16]
 8007ce2:	6820      	ldr	r0, [r4, #0]
 8007ce4:	1ac0      	subs	r0, r0, r3
 8007ce6:	6963      	ldr	r3, [r4, #20]
 8007ce8:	b2f6      	uxtb	r6, r6
 8007cea:	4283      	cmp	r3, r0
 8007cec:	4637      	mov	r7, r6
 8007cee:	dc04      	bgt.n	8007cfa <__swbuf_r+0x42>
 8007cf0:	4621      	mov	r1, r4
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f000 f926 	bl	8007f44 <_fflush_r>
 8007cf8:	bb30      	cbnz	r0, 8007d48 <__swbuf_r+0x90>
 8007cfa:	68a3      	ldr	r3, [r4, #8]
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	60a3      	str	r3, [r4, #8]
 8007d00:	6823      	ldr	r3, [r4, #0]
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	6022      	str	r2, [r4, #0]
 8007d06:	701e      	strb	r6, [r3, #0]
 8007d08:	6963      	ldr	r3, [r4, #20]
 8007d0a:	3001      	adds	r0, #1
 8007d0c:	4283      	cmp	r3, r0
 8007d0e:	d004      	beq.n	8007d1a <__swbuf_r+0x62>
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	07db      	lsls	r3, r3, #31
 8007d14:	d506      	bpl.n	8007d24 <__swbuf_r+0x6c>
 8007d16:	2e0a      	cmp	r6, #10
 8007d18:	d104      	bne.n	8007d24 <__swbuf_r+0x6c>
 8007d1a:	4621      	mov	r1, r4
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	f000 f911 	bl	8007f44 <_fflush_r>
 8007d22:	b988      	cbnz	r0, 8007d48 <__swbuf_r+0x90>
 8007d24:	4638      	mov	r0, r7
 8007d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d28:	4b0a      	ldr	r3, [pc, #40]	; (8007d54 <__swbuf_r+0x9c>)
 8007d2a:	429c      	cmp	r4, r3
 8007d2c:	d101      	bne.n	8007d32 <__swbuf_r+0x7a>
 8007d2e:	68ac      	ldr	r4, [r5, #8]
 8007d30:	e7cf      	b.n	8007cd2 <__swbuf_r+0x1a>
 8007d32:	4b09      	ldr	r3, [pc, #36]	; (8007d58 <__swbuf_r+0xa0>)
 8007d34:	429c      	cmp	r4, r3
 8007d36:	bf08      	it	eq
 8007d38:	68ec      	ldreq	r4, [r5, #12]
 8007d3a:	e7ca      	b.n	8007cd2 <__swbuf_r+0x1a>
 8007d3c:	4621      	mov	r1, r4
 8007d3e:	4628      	mov	r0, r5
 8007d40:	f000 f80c 	bl	8007d5c <__swsetup_r>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d0cb      	beq.n	8007ce0 <__swbuf_r+0x28>
 8007d48:	f04f 37ff 	mov.w	r7, #4294967295
 8007d4c:	e7ea      	b.n	8007d24 <__swbuf_r+0x6c>
 8007d4e:	bf00      	nop
 8007d50:	08008d8c 	.word	0x08008d8c
 8007d54:	08008dac 	.word	0x08008dac
 8007d58:	08008d6c 	.word	0x08008d6c

08007d5c <__swsetup_r>:
 8007d5c:	4b32      	ldr	r3, [pc, #200]	; (8007e28 <__swsetup_r+0xcc>)
 8007d5e:	b570      	push	{r4, r5, r6, lr}
 8007d60:	681d      	ldr	r5, [r3, #0]
 8007d62:	4606      	mov	r6, r0
 8007d64:	460c      	mov	r4, r1
 8007d66:	b125      	cbz	r5, 8007d72 <__swsetup_r+0x16>
 8007d68:	69ab      	ldr	r3, [r5, #24]
 8007d6a:	b913      	cbnz	r3, 8007d72 <__swsetup_r+0x16>
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	f000 f97d 	bl	800806c <__sinit>
 8007d72:	4b2e      	ldr	r3, [pc, #184]	; (8007e2c <__swsetup_r+0xd0>)
 8007d74:	429c      	cmp	r4, r3
 8007d76:	d10f      	bne.n	8007d98 <__swsetup_r+0x3c>
 8007d78:	686c      	ldr	r4, [r5, #4]
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d80:	0719      	lsls	r1, r3, #28
 8007d82:	d42c      	bmi.n	8007dde <__swsetup_r+0x82>
 8007d84:	06dd      	lsls	r5, r3, #27
 8007d86:	d411      	bmi.n	8007dac <__swsetup_r+0x50>
 8007d88:	2309      	movs	r3, #9
 8007d8a:	6033      	str	r3, [r6, #0]
 8007d8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d90:	81a3      	strh	r3, [r4, #12]
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295
 8007d96:	e03e      	b.n	8007e16 <__swsetup_r+0xba>
 8007d98:	4b25      	ldr	r3, [pc, #148]	; (8007e30 <__swsetup_r+0xd4>)
 8007d9a:	429c      	cmp	r4, r3
 8007d9c:	d101      	bne.n	8007da2 <__swsetup_r+0x46>
 8007d9e:	68ac      	ldr	r4, [r5, #8]
 8007da0:	e7eb      	b.n	8007d7a <__swsetup_r+0x1e>
 8007da2:	4b24      	ldr	r3, [pc, #144]	; (8007e34 <__swsetup_r+0xd8>)
 8007da4:	429c      	cmp	r4, r3
 8007da6:	bf08      	it	eq
 8007da8:	68ec      	ldreq	r4, [r5, #12]
 8007daa:	e7e6      	b.n	8007d7a <__swsetup_r+0x1e>
 8007dac:	0758      	lsls	r0, r3, #29
 8007dae:	d512      	bpl.n	8007dd6 <__swsetup_r+0x7a>
 8007db0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007db2:	b141      	cbz	r1, 8007dc6 <__swsetup_r+0x6a>
 8007db4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007db8:	4299      	cmp	r1, r3
 8007dba:	d002      	beq.n	8007dc2 <__swsetup_r+0x66>
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	f000 fa5b 	bl	8008278 <_free_r>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	6363      	str	r3, [r4, #52]	; 0x34
 8007dc6:	89a3      	ldrh	r3, [r4, #12]
 8007dc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007dcc:	81a3      	strh	r3, [r4, #12]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	6063      	str	r3, [r4, #4]
 8007dd2:	6923      	ldr	r3, [r4, #16]
 8007dd4:	6023      	str	r3, [r4, #0]
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	f043 0308 	orr.w	r3, r3, #8
 8007ddc:	81a3      	strh	r3, [r4, #12]
 8007dde:	6923      	ldr	r3, [r4, #16]
 8007de0:	b94b      	cbnz	r3, 8007df6 <__swsetup_r+0x9a>
 8007de2:	89a3      	ldrh	r3, [r4, #12]
 8007de4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dec:	d003      	beq.n	8007df6 <__swsetup_r+0x9a>
 8007dee:	4621      	mov	r1, r4
 8007df0:	4630      	mov	r0, r6
 8007df2:	f000 fa01 	bl	80081f8 <__smakebuf_r>
 8007df6:	89a0      	ldrh	r0, [r4, #12]
 8007df8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dfc:	f010 0301 	ands.w	r3, r0, #1
 8007e00:	d00a      	beq.n	8007e18 <__swsetup_r+0xbc>
 8007e02:	2300      	movs	r3, #0
 8007e04:	60a3      	str	r3, [r4, #8]
 8007e06:	6963      	ldr	r3, [r4, #20]
 8007e08:	425b      	negs	r3, r3
 8007e0a:	61a3      	str	r3, [r4, #24]
 8007e0c:	6923      	ldr	r3, [r4, #16]
 8007e0e:	b943      	cbnz	r3, 8007e22 <__swsetup_r+0xc6>
 8007e10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e14:	d1ba      	bne.n	8007d8c <__swsetup_r+0x30>
 8007e16:	bd70      	pop	{r4, r5, r6, pc}
 8007e18:	0781      	lsls	r1, r0, #30
 8007e1a:	bf58      	it	pl
 8007e1c:	6963      	ldrpl	r3, [r4, #20]
 8007e1e:	60a3      	str	r3, [r4, #8]
 8007e20:	e7f4      	b.n	8007e0c <__swsetup_r+0xb0>
 8007e22:	2000      	movs	r0, #0
 8007e24:	e7f7      	b.n	8007e16 <__swsetup_r+0xba>
 8007e26:	bf00      	nop
 8007e28:	20000044 	.word	0x20000044
 8007e2c:	08008d8c 	.word	0x08008d8c
 8007e30:	08008dac 	.word	0x08008dac
 8007e34:	08008d6c 	.word	0x08008d6c

08007e38 <__sflush_r>:
 8007e38:	898a      	ldrh	r2, [r1, #12]
 8007e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e3e:	4605      	mov	r5, r0
 8007e40:	0710      	lsls	r0, r2, #28
 8007e42:	460c      	mov	r4, r1
 8007e44:	d458      	bmi.n	8007ef8 <__sflush_r+0xc0>
 8007e46:	684b      	ldr	r3, [r1, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	dc05      	bgt.n	8007e58 <__sflush_r+0x20>
 8007e4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	dc02      	bgt.n	8007e58 <__sflush_r+0x20>
 8007e52:	2000      	movs	r0, #0
 8007e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	d0f9      	beq.n	8007e52 <__sflush_r+0x1a>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e64:	682f      	ldr	r7, [r5, #0]
 8007e66:	602b      	str	r3, [r5, #0]
 8007e68:	d032      	beq.n	8007ed0 <__sflush_r+0x98>
 8007e6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	075a      	lsls	r2, r3, #29
 8007e70:	d505      	bpl.n	8007e7e <__sflush_r+0x46>
 8007e72:	6863      	ldr	r3, [r4, #4]
 8007e74:	1ac0      	subs	r0, r0, r3
 8007e76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e78:	b10b      	cbz	r3, 8007e7e <__sflush_r+0x46>
 8007e7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e7c:	1ac0      	subs	r0, r0, r3
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4602      	mov	r2, r0
 8007e82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e84:	6a21      	ldr	r1, [r4, #32]
 8007e86:	4628      	mov	r0, r5
 8007e88:	47b0      	blx	r6
 8007e8a:	1c43      	adds	r3, r0, #1
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	d106      	bne.n	8007e9e <__sflush_r+0x66>
 8007e90:	6829      	ldr	r1, [r5, #0]
 8007e92:	291d      	cmp	r1, #29
 8007e94:	d82c      	bhi.n	8007ef0 <__sflush_r+0xb8>
 8007e96:	4a2a      	ldr	r2, [pc, #168]	; (8007f40 <__sflush_r+0x108>)
 8007e98:	40ca      	lsrs	r2, r1
 8007e9a:	07d6      	lsls	r6, r2, #31
 8007e9c:	d528      	bpl.n	8007ef0 <__sflush_r+0xb8>
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	6062      	str	r2, [r4, #4]
 8007ea2:	04d9      	lsls	r1, r3, #19
 8007ea4:	6922      	ldr	r2, [r4, #16]
 8007ea6:	6022      	str	r2, [r4, #0]
 8007ea8:	d504      	bpl.n	8007eb4 <__sflush_r+0x7c>
 8007eaa:	1c42      	adds	r2, r0, #1
 8007eac:	d101      	bne.n	8007eb2 <__sflush_r+0x7a>
 8007eae:	682b      	ldr	r3, [r5, #0]
 8007eb0:	b903      	cbnz	r3, 8007eb4 <__sflush_r+0x7c>
 8007eb2:	6560      	str	r0, [r4, #84]	; 0x54
 8007eb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007eb6:	602f      	str	r7, [r5, #0]
 8007eb8:	2900      	cmp	r1, #0
 8007eba:	d0ca      	beq.n	8007e52 <__sflush_r+0x1a>
 8007ebc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ec0:	4299      	cmp	r1, r3
 8007ec2:	d002      	beq.n	8007eca <__sflush_r+0x92>
 8007ec4:	4628      	mov	r0, r5
 8007ec6:	f000 f9d7 	bl	8008278 <_free_r>
 8007eca:	2000      	movs	r0, #0
 8007ecc:	6360      	str	r0, [r4, #52]	; 0x34
 8007ece:	e7c1      	b.n	8007e54 <__sflush_r+0x1c>
 8007ed0:	6a21      	ldr	r1, [r4, #32]
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b0      	blx	r6
 8007ed8:	1c41      	adds	r1, r0, #1
 8007eda:	d1c7      	bne.n	8007e6c <__sflush_r+0x34>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d0c4      	beq.n	8007e6c <__sflush_r+0x34>
 8007ee2:	2b1d      	cmp	r3, #29
 8007ee4:	d001      	beq.n	8007eea <__sflush_r+0xb2>
 8007ee6:	2b16      	cmp	r3, #22
 8007ee8:	d101      	bne.n	8007eee <__sflush_r+0xb6>
 8007eea:	602f      	str	r7, [r5, #0]
 8007eec:	e7b1      	b.n	8007e52 <__sflush_r+0x1a>
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ef4:	81a3      	strh	r3, [r4, #12]
 8007ef6:	e7ad      	b.n	8007e54 <__sflush_r+0x1c>
 8007ef8:	690f      	ldr	r7, [r1, #16]
 8007efa:	2f00      	cmp	r7, #0
 8007efc:	d0a9      	beq.n	8007e52 <__sflush_r+0x1a>
 8007efe:	0793      	lsls	r3, r2, #30
 8007f00:	680e      	ldr	r6, [r1, #0]
 8007f02:	bf08      	it	eq
 8007f04:	694b      	ldreq	r3, [r1, #20]
 8007f06:	600f      	str	r7, [r1, #0]
 8007f08:	bf18      	it	ne
 8007f0a:	2300      	movne	r3, #0
 8007f0c:	eba6 0807 	sub.w	r8, r6, r7
 8007f10:	608b      	str	r3, [r1, #8]
 8007f12:	f1b8 0f00 	cmp.w	r8, #0
 8007f16:	dd9c      	ble.n	8007e52 <__sflush_r+0x1a>
 8007f18:	6a21      	ldr	r1, [r4, #32]
 8007f1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f1c:	4643      	mov	r3, r8
 8007f1e:	463a      	mov	r2, r7
 8007f20:	4628      	mov	r0, r5
 8007f22:	47b0      	blx	r6
 8007f24:	2800      	cmp	r0, #0
 8007f26:	dc06      	bgt.n	8007f36 <__sflush_r+0xfe>
 8007f28:	89a3      	ldrh	r3, [r4, #12]
 8007f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f2e:	81a3      	strh	r3, [r4, #12]
 8007f30:	f04f 30ff 	mov.w	r0, #4294967295
 8007f34:	e78e      	b.n	8007e54 <__sflush_r+0x1c>
 8007f36:	4407      	add	r7, r0
 8007f38:	eba8 0800 	sub.w	r8, r8, r0
 8007f3c:	e7e9      	b.n	8007f12 <__sflush_r+0xda>
 8007f3e:	bf00      	nop
 8007f40:	20400001 	.word	0x20400001

08007f44 <_fflush_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	690b      	ldr	r3, [r1, #16]
 8007f48:	4605      	mov	r5, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	b913      	cbnz	r3, 8007f54 <_fflush_r+0x10>
 8007f4e:	2500      	movs	r5, #0
 8007f50:	4628      	mov	r0, r5
 8007f52:	bd38      	pop	{r3, r4, r5, pc}
 8007f54:	b118      	cbz	r0, 8007f5e <_fflush_r+0x1a>
 8007f56:	6983      	ldr	r3, [r0, #24]
 8007f58:	b90b      	cbnz	r3, 8007f5e <_fflush_r+0x1a>
 8007f5a:	f000 f887 	bl	800806c <__sinit>
 8007f5e:	4b14      	ldr	r3, [pc, #80]	; (8007fb0 <_fflush_r+0x6c>)
 8007f60:	429c      	cmp	r4, r3
 8007f62:	d11b      	bne.n	8007f9c <_fflush_r+0x58>
 8007f64:	686c      	ldr	r4, [r5, #4]
 8007f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d0ef      	beq.n	8007f4e <_fflush_r+0xa>
 8007f6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f70:	07d0      	lsls	r0, r2, #31
 8007f72:	d404      	bmi.n	8007f7e <_fflush_r+0x3a>
 8007f74:	0599      	lsls	r1, r3, #22
 8007f76:	d402      	bmi.n	8007f7e <_fflush_r+0x3a>
 8007f78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f7a:	f000 f915 	bl	80081a8 <__retarget_lock_acquire_recursive>
 8007f7e:	4628      	mov	r0, r5
 8007f80:	4621      	mov	r1, r4
 8007f82:	f7ff ff59 	bl	8007e38 <__sflush_r>
 8007f86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f88:	07da      	lsls	r2, r3, #31
 8007f8a:	4605      	mov	r5, r0
 8007f8c:	d4e0      	bmi.n	8007f50 <_fflush_r+0xc>
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	059b      	lsls	r3, r3, #22
 8007f92:	d4dd      	bmi.n	8007f50 <_fflush_r+0xc>
 8007f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f96:	f000 f908 	bl	80081aa <__retarget_lock_release_recursive>
 8007f9a:	e7d9      	b.n	8007f50 <_fflush_r+0xc>
 8007f9c:	4b05      	ldr	r3, [pc, #20]	; (8007fb4 <_fflush_r+0x70>)
 8007f9e:	429c      	cmp	r4, r3
 8007fa0:	d101      	bne.n	8007fa6 <_fflush_r+0x62>
 8007fa2:	68ac      	ldr	r4, [r5, #8]
 8007fa4:	e7df      	b.n	8007f66 <_fflush_r+0x22>
 8007fa6:	4b04      	ldr	r3, [pc, #16]	; (8007fb8 <_fflush_r+0x74>)
 8007fa8:	429c      	cmp	r4, r3
 8007faa:	bf08      	it	eq
 8007fac:	68ec      	ldreq	r4, [r5, #12]
 8007fae:	e7da      	b.n	8007f66 <_fflush_r+0x22>
 8007fb0:	08008d8c 	.word	0x08008d8c
 8007fb4:	08008dac 	.word	0x08008dac
 8007fb8:	08008d6c 	.word	0x08008d6c

08007fbc <std>:
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	b510      	push	{r4, lr}
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	e9c0 3300 	strd	r3, r3, [r0]
 8007fc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fca:	6083      	str	r3, [r0, #8]
 8007fcc:	8181      	strh	r1, [r0, #12]
 8007fce:	6643      	str	r3, [r0, #100]	; 0x64
 8007fd0:	81c2      	strh	r2, [r0, #14]
 8007fd2:	6183      	str	r3, [r0, #24]
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	2208      	movs	r2, #8
 8007fd8:	305c      	adds	r0, #92	; 0x5c
 8007fda:	f7ff fdd7 	bl	8007b8c <memset>
 8007fde:	4b05      	ldr	r3, [pc, #20]	; (8007ff4 <std+0x38>)
 8007fe0:	6263      	str	r3, [r4, #36]	; 0x24
 8007fe2:	4b05      	ldr	r3, [pc, #20]	; (8007ff8 <std+0x3c>)
 8007fe4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fe6:	4b05      	ldr	r3, [pc, #20]	; (8007ffc <std+0x40>)
 8007fe8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fea:	4b05      	ldr	r3, [pc, #20]	; (8008000 <std+0x44>)
 8007fec:	6224      	str	r4, [r4, #32]
 8007fee:	6323      	str	r3, [r4, #48]	; 0x30
 8007ff0:	bd10      	pop	{r4, pc}
 8007ff2:	bf00      	nop
 8007ff4:	08008a35 	.word	0x08008a35
 8007ff8:	08008a57 	.word	0x08008a57
 8007ffc:	08008a8f 	.word	0x08008a8f
 8008000:	08008ab3 	.word	0x08008ab3

08008004 <_cleanup_r>:
 8008004:	4901      	ldr	r1, [pc, #4]	; (800800c <_cleanup_r+0x8>)
 8008006:	f000 b8af 	b.w	8008168 <_fwalk_reent>
 800800a:	bf00      	nop
 800800c:	08007f45 	.word	0x08007f45

08008010 <__sfmoreglue>:
 8008010:	b570      	push	{r4, r5, r6, lr}
 8008012:	2268      	movs	r2, #104	; 0x68
 8008014:	1e4d      	subs	r5, r1, #1
 8008016:	4355      	muls	r5, r2
 8008018:	460e      	mov	r6, r1
 800801a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800801e:	f000 f997 	bl	8008350 <_malloc_r>
 8008022:	4604      	mov	r4, r0
 8008024:	b140      	cbz	r0, 8008038 <__sfmoreglue+0x28>
 8008026:	2100      	movs	r1, #0
 8008028:	e9c0 1600 	strd	r1, r6, [r0]
 800802c:	300c      	adds	r0, #12
 800802e:	60a0      	str	r0, [r4, #8]
 8008030:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008034:	f7ff fdaa 	bl	8007b8c <memset>
 8008038:	4620      	mov	r0, r4
 800803a:	bd70      	pop	{r4, r5, r6, pc}

0800803c <__sfp_lock_acquire>:
 800803c:	4801      	ldr	r0, [pc, #4]	; (8008044 <__sfp_lock_acquire+0x8>)
 800803e:	f000 b8b3 	b.w	80081a8 <__retarget_lock_acquire_recursive>
 8008042:	bf00      	nop
 8008044:	20000309 	.word	0x20000309

08008048 <__sfp_lock_release>:
 8008048:	4801      	ldr	r0, [pc, #4]	; (8008050 <__sfp_lock_release+0x8>)
 800804a:	f000 b8ae 	b.w	80081aa <__retarget_lock_release_recursive>
 800804e:	bf00      	nop
 8008050:	20000309 	.word	0x20000309

08008054 <__sinit_lock_acquire>:
 8008054:	4801      	ldr	r0, [pc, #4]	; (800805c <__sinit_lock_acquire+0x8>)
 8008056:	f000 b8a7 	b.w	80081a8 <__retarget_lock_acquire_recursive>
 800805a:	bf00      	nop
 800805c:	2000030a 	.word	0x2000030a

08008060 <__sinit_lock_release>:
 8008060:	4801      	ldr	r0, [pc, #4]	; (8008068 <__sinit_lock_release+0x8>)
 8008062:	f000 b8a2 	b.w	80081aa <__retarget_lock_release_recursive>
 8008066:	bf00      	nop
 8008068:	2000030a 	.word	0x2000030a

0800806c <__sinit>:
 800806c:	b510      	push	{r4, lr}
 800806e:	4604      	mov	r4, r0
 8008070:	f7ff fff0 	bl	8008054 <__sinit_lock_acquire>
 8008074:	69a3      	ldr	r3, [r4, #24]
 8008076:	b11b      	cbz	r3, 8008080 <__sinit+0x14>
 8008078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800807c:	f7ff bff0 	b.w	8008060 <__sinit_lock_release>
 8008080:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008084:	6523      	str	r3, [r4, #80]	; 0x50
 8008086:	4b13      	ldr	r3, [pc, #76]	; (80080d4 <__sinit+0x68>)
 8008088:	4a13      	ldr	r2, [pc, #76]	; (80080d8 <__sinit+0x6c>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	62a2      	str	r2, [r4, #40]	; 0x28
 800808e:	42a3      	cmp	r3, r4
 8008090:	bf04      	itt	eq
 8008092:	2301      	moveq	r3, #1
 8008094:	61a3      	streq	r3, [r4, #24]
 8008096:	4620      	mov	r0, r4
 8008098:	f000 f820 	bl	80080dc <__sfp>
 800809c:	6060      	str	r0, [r4, #4]
 800809e:	4620      	mov	r0, r4
 80080a0:	f000 f81c 	bl	80080dc <__sfp>
 80080a4:	60a0      	str	r0, [r4, #8]
 80080a6:	4620      	mov	r0, r4
 80080a8:	f000 f818 	bl	80080dc <__sfp>
 80080ac:	2200      	movs	r2, #0
 80080ae:	60e0      	str	r0, [r4, #12]
 80080b0:	2104      	movs	r1, #4
 80080b2:	6860      	ldr	r0, [r4, #4]
 80080b4:	f7ff ff82 	bl	8007fbc <std>
 80080b8:	68a0      	ldr	r0, [r4, #8]
 80080ba:	2201      	movs	r2, #1
 80080bc:	2109      	movs	r1, #9
 80080be:	f7ff ff7d 	bl	8007fbc <std>
 80080c2:	68e0      	ldr	r0, [r4, #12]
 80080c4:	2202      	movs	r2, #2
 80080c6:	2112      	movs	r1, #18
 80080c8:	f7ff ff78 	bl	8007fbc <std>
 80080cc:	2301      	movs	r3, #1
 80080ce:	61a3      	str	r3, [r4, #24]
 80080d0:	e7d2      	b.n	8008078 <__sinit+0xc>
 80080d2:	bf00      	nop
 80080d4:	08008d68 	.word	0x08008d68
 80080d8:	08008005 	.word	0x08008005

080080dc <__sfp>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	4607      	mov	r7, r0
 80080e0:	f7ff ffac 	bl	800803c <__sfp_lock_acquire>
 80080e4:	4b1e      	ldr	r3, [pc, #120]	; (8008160 <__sfp+0x84>)
 80080e6:	681e      	ldr	r6, [r3, #0]
 80080e8:	69b3      	ldr	r3, [r6, #24]
 80080ea:	b913      	cbnz	r3, 80080f2 <__sfp+0x16>
 80080ec:	4630      	mov	r0, r6
 80080ee:	f7ff ffbd 	bl	800806c <__sinit>
 80080f2:	3648      	adds	r6, #72	; 0x48
 80080f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	d503      	bpl.n	8008104 <__sfp+0x28>
 80080fc:	6833      	ldr	r3, [r6, #0]
 80080fe:	b30b      	cbz	r3, 8008144 <__sfp+0x68>
 8008100:	6836      	ldr	r6, [r6, #0]
 8008102:	e7f7      	b.n	80080f4 <__sfp+0x18>
 8008104:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008108:	b9d5      	cbnz	r5, 8008140 <__sfp+0x64>
 800810a:	4b16      	ldr	r3, [pc, #88]	; (8008164 <__sfp+0x88>)
 800810c:	60e3      	str	r3, [r4, #12]
 800810e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008112:	6665      	str	r5, [r4, #100]	; 0x64
 8008114:	f000 f847 	bl	80081a6 <__retarget_lock_init_recursive>
 8008118:	f7ff ff96 	bl	8008048 <__sfp_lock_release>
 800811c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008120:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008124:	6025      	str	r5, [r4, #0]
 8008126:	61a5      	str	r5, [r4, #24]
 8008128:	2208      	movs	r2, #8
 800812a:	4629      	mov	r1, r5
 800812c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008130:	f7ff fd2c 	bl	8007b8c <memset>
 8008134:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008138:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800813c:	4620      	mov	r0, r4
 800813e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008140:	3468      	adds	r4, #104	; 0x68
 8008142:	e7d9      	b.n	80080f8 <__sfp+0x1c>
 8008144:	2104      	movs	r1, #4
 8008146:	4638      	mov	r0, r7
 8008148:	f7ff ff62 	bl	8008010 <__sfmoreglue>
 800814c:	4604      	mov	r4, r0
 800814e:	6030      	str	r0, [r6, #0]
 8008150:	2800      	cmp	r0, #0
 8008152:	d1d5      	bne.n	8008100 <__sfp+0x24>
 8008154:	f7ff ff78 	bl	8008048 <__sfp_lock_release>
 8008158:	230c      	movs	r3, #12
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	e7ee      	b.n	800813c <__sfp+0x60>
 800815e:	bf00      	nop
 8008160:	08008d68 	.word	0x08008d68
 8008164:	ffff0001 	.word	0xffff0001

08008168 <_fwalk_reent>:
 8008168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800816c:	4606      	mov	r6, r0
 800816e:	4688      	mov	r8, r1
 8008170:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008174:	2700      	movs	r7, #0
 8008176:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800817a:	f1b9 0901 	subs.w	r9, r9, #1
 800817e:	d505      	bpl.n	800818c <_fwalk_reent+0x24>
 8008180:	6824      	ldr	r4, [r4, #0]
 8008182:	2c00      	cmp	r4, #0
 8008184:	d1f7      	bne.n	8008176 <_fwalk_reent+0xe>
 8008186:	4638      	mov	r0, r7
 8008188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800818c:	89ab      	ldrh	r3, [r5, #12]
 800818e:	2b01      	cmp	r3, #1
 8008190:	d907      	bls.n	80081a2 <_fwalk_reent+0x3a>
 8008192:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008196:	3301      	adds	r3, #1
 8008198:	d003      	beq.n	80081a2 <_fwalk_reent+0x3a>
 800819a:	4629      	mov	r1, r5
 800819c:	4630      	mov	r0, r6
 800819e:	47c0      	blx	r8
 80081a0:	4307      	orrs	r7, r0
 80081a2:	3568      	adds	r5, #104	; 0x68
 80081a4:	e7e9      	b.n	800817a <_fwalk_reent+0x12>

080081a6 <__retarget_lock_init_recursive>:
 80081a6:	4770      	bx	lr

080081a8 <__retarget_lock_acquire_recursive>:
 80081a8:	4770      	bx	lr

080081aa <__retarget_lock_release_recursive>:
 80081aa:	4770      	bx	lr

080081ac <__swhatbuf_r>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	460e      	mov	r6, r1
 80081b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b4:	2900      	cmp	r1, #0
 80081b6:	b096      	sub	sp, #88	; 0x58
 80081b8:	4614      	mov	r4, r2
 80081ba:	461d      	mov	r5, r3
 80081bc:	da08      	bge.n	80081d0 <__swhatbuf_r+0x24>
 80081be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	602a      	str	r2, [r5, #0]
 80081c6:	061a      	lsls	r2, r3, #24
 80081c8:	d410      	bmi.n	80081ec <__swhatbuf_r+0x40>
 80081ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081ce:	e00e      	b.n	80081ee <__swhatbuf_r+0x42>
 80081d0:	466a      	mov	r2, sp
 80081d2:	f000 fc95 	bl	8008b00 <_fstat_r>
 80081d6:	2800      	cmp	r0, #0
 80081d8:	dbf1      	blt.n	80081be <__swhatbuf_r+0x12>
 80081da:	9a01      	ldr	r2, [sp, #4]
 80081dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081e4:	425a      	negs	r2, r3
 80081e6:	415a      	adcs	r2, r3
 80081e8:	602a      	str	r2, [r5, #0]
 80081ea:	e7ee      	b.n	80081ca <__swhatbuf_r+0x1e>
 80081ec:	2340      	movs	r3, #64	; 0x40
 80081ee:	2000      	movs	r0, #0
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	b016      	add	sp, #88	; 0x58
 80081f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080081f8 <__smakebuf_r>:
 80081f8:	898b      	ldrh	r3, [r1, #12]
 80081fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081fc:	079d      	lsls	r5, r3, #30
 80081fe:	4606      	mov	r6, r0
 8008200:	460c      	mov	r4, r1
 8008202:	d507      	bpl.n	8008214 <__smakebuf_r+0x1c>
 8008204:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	6123      	str	r3, [r4, #16]
 800820c:	2301      	movs	r3, #1
 800820e:	6163      	str	r3, [r4, #20]
 8008210:	b002      	add	sp, #8
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	ab01      	add	r3, sp, #4
 8008216:	466a      	mov	r2, sp
 8008218:	f7ff ffc8 	bl	80081ac <__swhatbuf_r>
 800821c:	9900      	ldr	r1, [sp, #0]
 800821e:	4605      	mov	r5, r0
 8008220:	4630      	mov	r0, r6
 8008222:	f000 f895 	bl	8008350 <_malloc_r>
 8008226:	b948      	cbnz	r0, 800823c <__smakebuf_r+0x44>
 8008228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800822c:	059a      	lsls	r2, r3, #22
 800822e:	d4ef      	bmi.n	8008210 <__smakebuf_r+0x18>
 8008230:	f023 0303 	bic.w	r3, r3, #3
 8008234:	f043 0302 	orr.w	r3, r3, #2
 8008238:	81a3      	strh	r3, [r4, #12]
 800823a:	e7e3      	b.n	8008204 <__smakebuf_r+0xc>
 800823c:	4b0d      	ldr	r3, [pc, #52]	; (8008274 <__smakebuf_r+0x7c>)
 800823e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008240:	89a3      	ldrh	r3, [r4, #12]
 8008242:	6020      	str	r0, [r4, #0]
 8008244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008248:	81a3      	strh	r3, [r4, #12]
 800824a:	9b00      	ldr	r3, [sp, #0]
 800824c:	6163      	str	r3, [r4, #20]
 800824e:	9b01      	ldr	r3, [sp, #4]
 8008250:	6120      	str	r0, [r4, #16]
 8008252:	b15b      	cbz	r3, 800826c <__smakebuf_r+0x74>
 8008254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008258:	4630      	mov	r0, r6
 800825a:	f000 fc63 	bl	8008b24 <_isatty_r>
 800825e:	b128      	cbz	r0, 800826c <__smakebuf_r+0x74>
 8008260:	89a3      	ldrh	r3, [r4, #12]
 8008262:	f023 0303 	bic.w	r3, r3, #3
 8008266:	f043 0301 	orr.w	r3, r3, #1
 800826a:	81a3      	strh	r3, [r4, #12]
 800826c:	89a0      	ldrh	r0, [r4, #12]
 800826e:	4305      	orrs	r5, r0
 8008270:	81a5      	strh	r5, [r4, #12]
 8008272:	e7cd      	b.n	8008210 <__smakebuf_r+0x18>
 8008274:	08008005 	.word	0x08008005

08008278 <_free_r>:
 8008278:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800827a:	2900      	cmp	r1, #0
 800827c:	d044      	beq.n	8008308 <_free_r+0x90>
 800827e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008282:	9001      	str	r0, [sp, #4]
 8008284:	2b00      	cmp	r3, #0
 8008286:	f1a1 0404 	sub.w	r4, r1, #4
 800828a:	bfb8      	it	lt
 800828c:	18e4      	addlt	r4, r4, r3
 800828e:	f000 fc6b 	bl	8008b68 <__malloc_lock>
 8008292:	4a1e      	ldr	r2, [pc, #120]	; (800830c <_free_r+0x94>)
 8008294:	9801      	ldr	r0, [sp, #4]
 8008296:	6813      	ldr	r3, [r2, #0]
 8008298:	b933      	cbnz	r3, 80082a8 <_free_r+0x30>
 800829a:	6063      	str	r3, [r4, #4]
 800829c:	6014      	str	r4, [r2, #0]
 800829e:	b003      	add	sp, #12
 80082a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082a4:	f000 bc66 	b.w	8008b74 <__malloc_unlock>
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	d908      	bls.n	80082be <_free_r+0x46>
 80082ac:	6825      	ldr	r5, [r4, #0]
 80082ae:	1961      	adds	r1, r4, r5
 80082b0:	428b      	cmp	r3, r1
 80082b2:	bf01      	itttt	eq
 80082b4:	6819      	ldreq	r1, [r3, #0]
 80082b6:	685b      	ldreq	r3, [r3, #4]
 80082b8:	1949      	addeq	r1, r1, r5
 80082ba:	6021      	streq	r1, [r4, #0]
 80082bc:	e7ed      	b.n	800829a <_free_r+0x22>
 80082be:	461a      	mov	r2, r3
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	b10b      	cbz	r3, 80082c8 <_free_r+0x50>
 80082c4:	42a3      	cmp	r3, r4
 80082c6:	d9fa      	bls.n	80082be <_free_r+0x46>
 80082c8:	6811      	ldr	r1, [r2, #0]
 80082ca:	1855      	adds	r5, r2, r1
 80082cc:	42a5      	cmp	r5, r4
 80082ce:	d10b      	bne.n	80082e8 <_free_r+0x70>
 80082d0:	6824      	ldr	r4, [r4, #0]
 80082d2:	4421      	add	r1, r4
 80082d4:	1854      	adds	r4, r2, r1
 80082d6:	42a3      	cmp	r3, r4
 80082d8:	6011      	str	r1, [r2, #0]
 80082da:	d1e0      	bne.n	800829e <_free_r+0x26>
 80082dc:	681c      	ldr	r4, [r3, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	6053      	str	r3, [r2, #4]
 80082e2:	4421      	add	r1, r4
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	e7da      	b.n	800829e <_free_r+0x26>
 80082e8:	d902      	bls.n	80082f0 <_free_r+0x78>
 80082ea:	230c      	movs	r3, #12
 80082ec:	6003      	str	r3, [r0, #0]
 80082ee:	e7d6      	b.n	800829e <_free_r+0x26>
 80082f0:	6825      	ldr	r5, [r4, #0]
 80082f2:	1961      	adds	r1, r4, r5
 80082f4:	428b      	cmp	r3, r1
 80082f6:	bf04      	itt	eq
 80082f8:	6819      	ldreq	r1, [r3, #0]
 80082fa:	685b      	ldreq	r3, [r3, #4]
 80082fc:	6063      	str	r3, [r4, #4]
 80082fe:	bf04      	itt	eq
 8008300:	1949      	addeq	r1, r1, r5
 8008302:	6021      	streq	r1, [r4, #0]
 8008304:	6054      	str	r4, [r2, #4]
 8008306:	e7ca      	b.n	800829e <_free_r+0x26>
 8008308:	b003      	add	sp, #12
 800830a:	bd30      	pop	{r4, r5, pc}
 800830c:	2000030c 	.word	0x2000030c

08008310 <sbrk_aligned>:
 8008310:	b570      	push	{r4, r5, r6, lr}
 8008312:	4e0e      	ldr	r6, [pc, #56]	; (800834c <sbrk_aligned+0x3c>)
 8008314:	460c      	mov	r4, r1
 8008316:	6831      	ldr	r1, [r6, #0]
 8008318:	4605      	mov	r5, r0
 800831a:	b911      	cbnz	r1, 8008322 <sbrk_aligned+0x12>
 800831c:	f000 fb7a 	bl	8008a14 <_sbrk_r>
 8008320:	6030      	str	r0, [r6, #0]
 8008322:	4621      	mov	r1, r4
 8008324:	4628      	mov	r0, r5
 8008326:	f000 fb75 	bl	8008a14 <_sbrk_r>
 800832a:	1c43      	adds	r3, r0, #1
 800832c:	d00a      	beq.n	8008344 <sbrk_aligned+0x34>
 800832e:	1cc4      	adds	r4, r0, #3
 8008330:	f024 0403 	bic.w	r4, r4, #3
 8008334:	42a0      	cmp	r0, r4
 8008336:	d007      	beq.n	8008348 <sbrk_aligned+0x38>
 8008338:	1a21      	subs	r1, r4, r0
 800833a:	4628      	mov	r0, r5
 800833c:	f000 fb6a 	bl	8008a14 <_sbrk_r>
 8008340:	3001      	adds	r0, #1
 8008342:	d101      	bne.n	8008348 <sbrk_aligned+0x38>
 8008344:	f04f 34ff 	mov.w	r4, #4294967295
 8008348:	4620      	mov	r0, r4
 800834a:	bd70      	pop	{r4, r5, r6, pc}
 800834c:	20000310 	.word	0x20000310

08008350 <_malloc_r>:
 8008350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008354:	1ccd      	adds	r5, r1, #3
 8008356:	f025 0503 	bic.w	r5, r5, #3
 800835a:	3508      	adds	r5, #8
 800835c:	2d0c      	cmp	r5, #12
 800835e:	bf38      	it	cc
 8008360:	250c      	movcc	r5, #12
 8008362:	2d00      	cmp	r5, #0
 8008364:	4607      	mov	r7, r0
 8008366:	db01      	blt.n	800836c <_malloc_r+0x1c>
 8008368:	42a9      	cmp	r1, r5
 800836a:	d905      	bls.n	8008378 <_malloc_r+0x28>
 800836c:	230c      	movs	r3, #12
 800836e:	603b      	str	r3, [r7, #0]
 8008370:	2600      	movs	r6, #0
 8008372:	4630      	mov	r0, r6
 8008374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008378:	4e2e      	ldr	r6, [pc, #184]	; (8008434 <_malloc_r+0xe4>)
 800837a:	f000 fbf5 	bl	8008b68 <__malloc_lock>
 800837e:	6833      	ldr	r3, [r6, #0]
 8008380:	461c      	mov	r4, r3
 8008382:	bb34      	cbnz	r4, 80083d2 <_malloc_r+0x82>
 8008384:	4629      	mov	r1, r5
 8008386:	4638      	mov	r0, r7
 8008388:	f7ff ffc2 	bl	8008310 <sbrk_aligned>
 800838c:	1c43      	adds	r3, r0, #1
 800838e:	4604      	mov	r4, r0
 8008390:	d14d      	bne.n	800842e <_malloc_r+0xde>
 8008392:	6834      	ldr	r4, [r6, #0]
 8008394:	4626      	mov	r6, r4
 8008396:	2e00      	cmp	r6, #0
 8008398:	d140      	bne.n	800841c <_malloc_r+0xcc>
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	4631      	mov	r1, r6
 800839e:	4638      	mov	r0, r7
 80083a0:	eb04 0803 	add.w	r8, r4, r3
 80083a4:	f000 fb36 	bl	8008a14 <_sbrk_r>
 80083a8:	4580      	cmp	r8, r0
 80083aa:	d13a      	bne.n	8008422 <_malloc_r+0xd2>
 80083ac:	6821      	ldr	r1, [r4, #0]
 80083ae:	3503      	adds	r5, #3
 80083b0:	1a6d      	subs	r5, r5, r1
 80083b2:	f025 0503 	bic.w	r5, r5, #3
 80083b6:	3508      	adds	r5, #8
 80083b8:	2d0c      	cmp	r5, #12
 80083ba:	bf38      	it	cc
 80083bc:	250c      	movcc	r5, #12
 80083be:	4629      	mov	r1, r5
 80083c0:	4638      	mov	r0, r7
 80083c2:	f7ff ffa5 	bl	8008310 <sbrk_aligned>
 80083c6:	3001      	adds	r0, #1
 80083c8:	d02b      	beq.n	8008422 <_malloc_r+0xd2>
 80083ca:	6823      	ldr	r3, [r4, #0]
 80083cc:	442b      	add	r3, r5
 80083ce:	6023      	str	r3, [r4, #0]
 80083d0:	e00e      	b.n	80083f0 <_malloc_r+0xa0>
 80083d2:	6822      	ldr	r2, [r4, #0]
 80083d4:	1b52      	subs	r2, r2, r5
 80083d6:	d41e      	bmi.n	8008416 <_malloc_r+0xc6>
 80083d8:	2a0b      	cmp	r2, #11
 80083da:	d916      	bls.n	800840a <_malloc_r+0xba>
 80083dc:	1961      	adds	r1, r4, r5
 80083de:	42a3      	cmp	r3, r4
 80083e0:	6025      	str	r5, [r4, #0]
 80083e2:	bf18      	it	ne
 80083e4:	6059      	strne	r1, [r3, #4]
 80083e6:	6863      	ldr	r3, [r4, #4]
 80083e8:	bf08      	it	eq
 80083ea:	6031      	streq	r1, [r6, #0]
 80083ec:	5162      	str	r2, [r4, r5]
 80083ee:	604b      	str	r3, [r1, #4]
 80083f0:	4638      	mov	r0, r7
 80083f2:	f104 060b 	add.w	r6, r4, #11
 80083f6:	f000 fbbd 	bl	8008b74 <__malloc_unlock>
 80083fa:	f026 0607 	bic.w	r6, r6, #7
 80083fe:	1d23      	adds	r3, r4, #4
 8008400:	1af2      	subs	r2, r6, r3
 8008402:	d0b6      	beq.n	8008372 <_malloc_r+0x22>
 8008404:	1b9b      	subs	r3, r3, r6
 8008406:	50a3      	str	r3, [r4, r2]
 8008408:	e7b3      	b.n	8008372 <_malloc_r+0x22>
 800840a:	6862      	ldr	r2, [r4, #4]
 800840c:	42a3      	cmp	r3, r4
 800840e:	bf0c      	ite	eq
 8008410:	6032      	streq	r2, [r6, #0]
 8008412:	605a      	strne	r2, [r3, #4]
 8008414:	e7ec      	b.n	80083f0 <_malloc_r+0xa0>
 8008416:	4623      	mov	r3, r4
 8008418:	6864      	ldr	r4, [r4, #4]
 800841a:	e7b2      	b.n	8008382 <_malloc_r+0x32>
 800841c:	4634      	mov	r4, r6
 800841e:	6876      	ldr	r6, [r6, #4]
 8008420:	e7b9      	b.n	8008396 <_malloc_r+0x46>
 8008422:	230c      	movs	r3, #12
 8008424:	603b      	str	r3, [r7, #0]
 8008426:	4638      	mov	r0, r7
 8008428:	f000 fba4 	bl	8008b74 <__malloc_unlock>
 800842c:	e7a1      	b.n	8008372 <_malloc_r+0x22>
 800842e:	6025      	str	r5, [r4, #0]
 8008430:	e7de      	b.n	80083f0 <_malloc_r+0xa0>
 8008432:	bf00      	nop
 8008434:	2000030c 	.word	0x2000030c

08008438 <__sfputc_r>:
 8008438:	6893      	ldr	r3, [r2, #8]
 800843a:	3b01      	subs	r3, #1
 800843c:	2b00      	cmp	r3, #0
 800843e:	b410      	push	{r4}
 8008440:	6093      	str	r3, [r2, #8]
 8008442:	da08      	bge.n	8008456 <__sfputc_r+0x1e>
 8008444:	6994      	ldr	r4, [r2, #24]
 8008446:	42a3      	cmp	r3, r4
 8008448:	db01      	blt.n	800844e <__sfputc_r+0x16>
 800844a:	290a      	cmp	r1, #10
 800844c:	d103      	bne.n	8008456 <__sfputc_r+0x1e>
 800844e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008452:	f7ff bc31 	b.w	8007cb8 <__swbuf_r>
 8008456:	6813      	ldr	r3, [r2, #0]
 8008458:	1c58      	adds	r0, r3, #1
 800845a:	6010      	str	r0, [r2, #0]
 800845c:	7019      	strb	r1, [r3, #0]
 800845e:	4608      	mov	r0, r1
 8008460:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008464:	4770      	bx	lr

08008466 <__sfputs_r>:
 8008466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008468:	4606      	mov	r6, r0
 800846a:	460f      	mov	r7, r1
 800846c:	4614      	mov	r4, r2
 800846e:	18d5      	adds	r5, r2, r3
 8008470:	42ac      	cmp	r4, r5
 8008472:	d101      	bne.n	8008478 <__sfputs_r+0x12>
 8008474:	2000      	movs	r0, #0
 8008476:	e007      	b.n	8008488 <__sfputs_r+0x22>
 8008478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847c:	463a      	mov	r2, r7
 800847e:	4630      	mov	r0, r6
 8008480:	f7ff ffda 	bl	8008438 <__sfputc_r>
 8008484:	1c43      	adds	r3, r0, #1
 8008486:	d1f3      	bne.n	8008470 <__sfputs_r+0xa>
 8008488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800848c <_vfiprintf_r>:
 800848c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008490:	460d      	mov	r5, r1
 8008492:	b09d      	sub	sp, #116	; 0x74
 8008494:	4614      	mov	r4, r2
 8008496:	4698      	mov	r8, r3
 8008498:	4606      	mov	r6, r0
 800849a:	b118      	cbz	r0, 80084a4 <_vfiprintf_r+0x18>
 800849c:	6983      	ldr	r3, [r0, #24]
 800849e:	b90b      	cbnz	r3, 80084a4 <_vfiprintf_r+0x18>
 80084a0:	f7ff fde4 	bl	800806c <__sinit>
 80084a4:	4b89      	ldr	r3, [pc, #548]	; (80086cc <_vfiprintf_r+0x240>)
 80084a6:	429d      	cmp	r5, r3
 80084a8:	d11b      	bne.n	80084e2 <_vfiprintf_r+0x56>
 80084aa:	6875      	ldr	r5, [r6, #4]
 80084ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084ae:	07d9      	lsls	r1, r3, #31
 80084b0:	d405      	bmi.n	80084be <_vfiprintf_r+0x32>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	059a      	lsls	r2, r3, #22
 80084b6:	d402      	bmi.n	80084be <_vfiprintf_r+0x32>
 80084b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084ba:	f7ff fe75 	bl	80081a8 <__retarget_lock_acquire_recursive>
 80084be:	89ab      	ldrh	r3, [r5, #12]
 80084c0:	071b      	lsls	r3, r3, #28
 80084c2:	d501      	bpl.n	80084c8 <_vfiprintf_r+0x3c>
 80084c4:	692b      	ldr	r3, [r5, #16]
 80084c6:	b9eb      	cbnz	r3, 8008504 <_vfiprintf_r+0x78>
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff fc46 	bl	8007d5c <__swsetup_r>
 80084d0:	b1c0      	cbz	r0, 8008504 <_vfiprintf_r+0x78>
 80084d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084d4:	07dc      	lsls	r4, r3, #31
 80084d6:	d50e      	bpl.n	80084f6 <_vfiprintf_r+0x6a>
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	b01d      	add	sp, #116	; 0x74
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	4b7b      	ldr	r3, [pc, #492]	; (80086d0 <_vfiprintf_r+0x244>)
 80084e4:	429d      	cmp	r5, r3
 80084e6:	d101      	bne.n	80084ec <_vfiprintf_r+0x60>
 80084e8:	68b5      	ldr	r5, [r6, #8]
 80084ea:	e7df      	b.n	80084ac <_vfiprintf_r+0x20>
 80084ec:	4b79      	ldr	r3, [pc, #484]	; (80086d4 <_vfiprintf_r+0x248>)
 80084ee:	429d      	cmp	r5, r3
 80084f0:	bf08      	it	eq
 80084f2:	68f5      	ldreq	r5, [r6, #12]
 80084f4:	e7da      	b.n	80084ac <_vfiprintf_r+0x20>
 80084f6:	89ab      	ldrh	r3, [r5, #12]
 80084f8:	0598      	lsls	r0, r3, #22
 80084fa:	d4ed      	bmi.n	80084d8 <_vfiprintf_r+0x4c>
 80084fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084fe:	f7ff fe54 	bl	80081aa <__retarget_lock_release_recursive>
 8008502:	e7e9      	b.n	80084d8 <_vfiprintf_r+0x4c>
 8008504:	2300      	movs	r3, #0
 8008506:	9309      	str	r3, [sp, #36]	; 0x24
 8008508:	2320      	movs	r3, #32
 800850a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800850e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008512:	2330      	movs	r3, #48	; 0x30
 8008514:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80086d8 <_vfiprintf_r+0x24c>
 8008518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800851c:	f04f 0901 	mov.w	r9, #1
 8008520:	4623      	mov	r3, r4
 8008522:	469a      	mov	sl, r3
 8008524:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008528:	b10a      	cbz	r2, 800852e <_vfiprintf_r+0xa2>
 800852a:	2a25      	cmp	r2, #37	; 0x25
 800852c:	d1f9      	bne.n	8008522 <_vfiprintf_r+0x96>
 800852e:	ebba 0b04 	subs.w	fp, sl, r4
 8008532:	d00b      	beq.n	800854c <_vfiprintf_r+0xc0>
 8008534:	465b      	mov	r3, fp
 8008536:	4622      	mov	r2, r4
 8008538:	4629      	mov	r1, r5
 800853a:	4630      	mov	r0, r6
 800853c:	f7ff ff93 	bl	8008466 <__sfputs_r>
 8008540:	3001      	adds	r0, #1
 8008542:	f000 80aa 	beq.w	800869a <_vfiprintf_r+0x20e>
 8008546:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008548:	445a      	add	r2, fp
 800854a:	9209      	str	r2, [sp, #36]	; 0x24
 800854c:	f89a 3000 	ldrb.w	r3, [sl]
 8008550:	2b00      	cmp	r3, #0
 8008552:	f000 80a2 	beq.w	800869a <_vfiprintf_r+0x20e>
 8008556:	2300      	movs	r3, #0
 8008558:	f04f 32ff 	mov.w	r2, #4294967295
 800855c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008560:	f10a 0a01 	add.w	sl, sl, #1
 8008564:	9304      	str	r3, [sp, #16]
 8008566:	9307      	str	r3, [sp, #28]
 8008568:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800856c:	931a      	str	r3, [sp, #104]	; 0x68
 800856e:	4654      	mov	r4, sl
 8008570:	2205      	movs	r2, #5
 8008572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008576:	4858      	ldr	r0, [pc, #352]	; (80086d8 <_vfiprintf_r+0x24c>)
 8008578:	f7f7 fe4a 	bl	8000210 <memchr>
 800857c:	9a04      	ldr	r2, [sp, #16]
 800857e:	b9d8      	cbnz	r0, 80085b8 <_vfiprintf_r+0x12c>
 8008580:	06d1      	lsls	r1, r2, #27
 8008582:	bf44      	itt	mi
 8008584:	2320      	movmi	r3, #32
 8008586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800858a:	0713      	lsls	r3, r2, #28
 800858c:	bf44      	itt	mi
 800858e:	232b      	movmi	r3, #43	; 0x2b
 8008590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008594:	f89a 3000 	ldrb.w	r3, [sl]
 8008598:	2b2a      	cmp	r3, #42	; 0x2a
 800859a:	d015      	beq.n	80085c8 <_vfiprintf_r+0x13c>
 800859c:	9a07      	ldr	r2, [sp, #28]
 800859e:	4654      	mov	r4, sl
 80085a0:	2000      	movs	r0, #0
 80085a2:	f04f 0c0a 	mov.w	ip, #10
 80085a6:	4621      	mov	r1, r4
 80085a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ac:	3b30      	subs	r3, #48	; 0x30
 80085ae:	2b09      	cmp	r3, #9
 80085b0:	d94e      	bls.n	8008650 <_vfiprintf_r+0x1c4>
 80085b2:	b1b0      	cbz	r0, 80085e2 <_vfiprintf_r+0x156>
 80085b4:	9207      	str	r2, [sp, #28]
 80085b6:	e014      	b.n	80085e2 <_vfiprintf_r+0x156>
 80085b8:	eba0 0308 	sub.w	r3, r0, r8
 80085bc:	fa09 f303 	lsl.w	r3, r9, r3
 80085c0:	4313      	orrs	r3, r2
 80085c2:	9304      	str	r3, [sp, #16]
 80085c4:	46a2      	mov	sl, r4
 80085c6:	e7d2      	b.n	800856e <_vfiprintf_r+0xe2>
 80085c8:	9b03      	ldr	r3, [sp, #12]
 80085ca:	1d19      	adds	r1, r3, #4
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	9103      	str	r1, [sp, #12]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	bfbb      	ittet	lt
 80085d4:	425b      	neglt	r3, r3
 80085d6:	f042 0202 	orrlt.w	r2, r2, #2
 80085da:	9307      	strge	r3, [sp, #28]
 80085dc:	9307      	strlt	r3, [sp, #28]
 80085de:	bfb8      	it	lt
 80085e0:	9204      	strlt	r2, [sp, #16]
 80085e2:	7823      	ldrb	r3, [r4, #0]
 80085e4:	2b2e      	cmp	r3, #46	; 0x2e
 80085e6:	d10c      	bne.n	8008602 <_vfiprintf_r+0x176>
 80085e8:	7863      	ldrb	r3, [r4, #1]
 80085ea:	2b2a      	cmp	r3, #42	; 0x2a
 80085ec:	d135      	bne.n	800865a <_vfiprintf_r+0x1ce>
 80085ee:	9b03      	ldr	r3, [sp, #12]
 80085f0:	1d1a      	adds	r2, r3, #4
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	9203      	str	r2, [sp, #12]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	bfb8      	it	lt
 80085fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80085fe:	3402      	adds	r4, #2
 8008600:	9305      	str	r3, [sp, #20]
 8008602:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80086e8 <_vfiprintf_r+0x25c>
 8008606:	7821      	ldrb	r1, [r4, #0]
 8008608:	2203      	movs	r2, #3
 800860a:	4650      	mov	r0, sl
 800860c:	f7f7 fe00 	bl	8000210 <memchr>
 8008610:	b140      	cbz	r0, 8008624 <_vfiprintf_r+0x198>
 8008612:	2340      	movs	r3, #64	; 0x40
 8008614:	eba0 000a 	sub.w	r0, r0, sl
 8008618:	fa03 f000 	lsl.w	r0, r3, r0
 800861c:	9b04      	ldr	r3, [sp, #16]
 800861e:	4303      	orrs	r3, r0
 8008620:	3401      	adds	r4, #1
 8008622:	9304      	str	r3, [sp, #16]
 8008624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008628:	482c      	ldr	r0, [pc, #176]	; (80086dc <_vfiprintf_r+0x250>)
 800862a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800862e:	2206      	movs	r2, #6
 8008630:	f7f7 fdee 	bl	8000210 <memchr>
 8008634:	2800      	cmp	r0, #0
 8008636:	d03f      	beq.n	80086b8 <_vfiprintf_r+0x22c>
 8008638:	4b29      	ldr	r3, [pc, #164]	; (80086e0 <_vfiprintf_r+0x254>)
 800863a:	bb1b      	cbnz	r3, 8008684 <_vfiprintf_r+0x1f8>
 800863c:	9b03      	ldr	r3, [sp, #12]
 800863e:	3307      	adds	r3, #7
 8008640:	f023 0307 	bic.w	r3, r3, #7
 8008644:	3308      	adds	r3, #8
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864a:	443b      	add	r3, r7
 800864c:	9309      	str	r3, [sp, #36]	; 0x24
 800864e:	e767      	b.n	8008520 <_vfiprintf_r+0x94>
 8008650:	fb0c 3202 	mla	r2, ip, r2, r3
 8008654:	460c      	mov	r4, r1
 8008656:	2001      	movs	r0, #1
 8008658:	e7a5      	b.n	80085a6 <_vfiprintf_r+0x11a>
 800865a:	2300      	movs	r3, #0
 800865c:	3401      	adds	r4, #1
 800865e:	9305      	str	r3, [sp, #20]
 8008660:	4619      	mov	r1, r3
 8008662:	f04f 0c0a 	mov.w	ip, #10
 8008666:	4620      	mov	r0, r4
 8008668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800866c:	3a30      	subs	r2, #48	; 0x30
 800866e:	2a09      	cmp	r2, #9
 8008670:	d903      	bls.n	800867a <_vfiprintf_r+0x1ee>
 8008672:	2b00      	cmp	r3, #0
 8008674:	d0c5      	beq.n	8008602 <_vfiprintf_r+0x176>
 8008676:	9105      	str	r1, [sp, #20]
 8008678:	e7c3      	b.n	8008602 <_vfiprintf_r+0x176>
 800867a:	fb0c 2101 	mla	r1, ip, r1, r2
 800867e:	4604      	mov	r4, r0
 8008680:	2301      	movs	r3, #1
 8008682:	e7f0      	b.n	8008666 <_vfiprintf_r+0x1da>
 8008684:	ab03      	add	r3, sp, #12
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	462a      	mov	r2, r5
 800868a:	4b16      	ldr	r3, [pc, #88]	; (80086e4 <_vfiprintf_r+0x258>)
 800868c:	a904      	add	r1, sp, #16
 800868e:	4630      	mov	r0, r6
 8008690:	f3af 8000 	nop.w
 8008694:	4607      	mov	r7, r0
 8008696:	1c78      	adds	r0, r7, #1
 8008698:	d1d6      	bne.n	8008648 <_vfiprintf_r+0x1bc>
 800869a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800869c:	07d9      	lsls	r1, r3, #31
 800869e:	d405      	bmi.n	80086ac <_vfiprintf_r+0x220>
 80086a0:	89ab      	ldrh	r3, [r5, #12]
 80086a2:	059a      	lsls	r2, r3, #22
 80086a4:	d402      	bmi.n	80086ac <_vfiprintf_r+0x220>
 80086a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086a8:	f7ff fd7f 	bl	80081aa <__retarget_lock_release_recursive>
 80086ac:	89ab      	ldrh	r3, [r5, #12]
 80086ae:	065b      	lsls	r3, r3, #25
 80086b0:	f53f af12 	bmi.w	80084d8 <_vfiprintf_r+0x4c>
 80086b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086b6:	e711      	b.n	80084dc <_vfiprintf_r+0x50>
 80086b8:	ab03      	add	r3, sp, #12
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	462a      	mov	r2, r5
 80086be:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <_vfiprintf_r+0x258>)
 80086c0:	a904      	add	r1, sp, #16
 80086c2:	4630      	mov	r0, r6
 80086c4:	f000 f880 	bl	80087c8 <_printf_i>
 80086c8:	e7e4      	b.n	8008694 <_vfiprintf_r+0x208>
 80086ca:	bf00      	nop
 80086cc:	08008d8c 	.word	0x08008d8c
 80086d0:	08008dac 	.word	0x08008dac
 80086d4:	08008d6c 	.word	0x08008d6c
 80086d8:	08008dcc 	.word	0x08008dcc
 80086dc:	08008dd6 	.word	0x08008dd6
 80086e0:	00000000 	.word	0x00000000
 80086e4:	08008467 	.word	0x08008467
 80086e8:	08008dd2 	.word	0x08008dd2

080086ec <_printf_common>:
 80086ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	4616      	mov	r6, r2
 80086f2:	4699      	mov	r9, r3
 80086f4:	688a      	ldr	r2, [r1, #8]
 80086f6:	690b      	ldr	r3, [r1, #16]
 80086f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	bfb8      	it	lt
 8008700:	4613      	movlt	r3, r2
 8008702:	6033      	str	r3, [r6, #0]
 8008704:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008708:	4607      	mov	r7, r0
 800870a:	460c      	mov	r4, r1
 800870c:	b10a      	cbz	r2, 8008712 <_printf_common+0x26>
 800870e:	3301      	adds	r3, #1
 8008710:	6033      	str	r3, [r6, #0]
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	0699      	lsls	r1, r3, #26
 8008716:	bf42      	ittt	mi
 8008718:	6833      	ldrmi	r3, [r6, #0]
 800871a:	3302      	addmi	r3, #2
 800871c:	6033      	strmi	r3, [r6, #0]
 800871e:	6825      	ldr	r5, [r4, #0]
 8008720:	f015 0506 	ands.w	r5, r5, #6
 8008724:	d106      	bne.n	8008734 <_printf_common+0x48>
 8008726:	f104 0a19 	add.w	sl, r4, #25
 800872a:	68e3      	ldr	r3, [r4, #12]
 800872c:	6832      	ldr	r2, [r6, #0]
 800872e:	1a9b      	subs	r3, r3, r2
 8008730:	42ab      	cmp	r3, r5
 8008732:	dc26      	bgt.n	8008782 <_printf_common+0x96>
 8008734:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008738:	1e13      	subs	r3, r2, #0
 800873a:	6822      	ldr	r2, [r4, #0]
 800873c:	bf18      	it	ne
 800873e:	2301      	movne	r3, #1
 8008740:	0692      	lsls	r2, r2, #26
 8008742:	d42b      	bmi.n	800879c <_printf_common+0xb0>
 8008744:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008748:	4649      	mov	r1, r9
 800874a:	4638      	mov	r0, r7
 800874c:	47c0      	blx	r8
 800874e:	3001      	adds	r0, #1
 8008750:	d01e      	beq.n	8008790 <_printf_common+0xa4>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	68e5      	ldr	r5, [r4, #12]
 8008756:	6832      	ldr	r2, [r6, #0]
 8008758:	f003 0306 	and.w	r3, r3, #6
 800875c:	2b04      	cmp	r3, #4
 800875e:	bf08      	it	eq
 8008760:	1aad      	subeq	r5, r5, r2
 8008762:	68a3      	ldr	r3, [r4, #8]
 8008764:	6922      	ldr	r2, [r4, #16]
 8008766:	bf0c      	ite	eq
 8008768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800876c:	2500      	movne	r5, #0
 800876e:	4293      	cmp	r3, r2
 8008770:	bfc4      	itt	gt
 8008772:	1a9b      	subgt	r3, r3, r2
 8008774:	18ed      	addgt	r5, r5, r3
 8008776:	2600      	movs	r6, #0
 8008778:	341a      	adds	r4, #26
 800877a:	42b5      	cmp	r5, r6
 800877c:	d11a      	bne.n	80087b4 <_printf_common+0xc8>
 800877e:	2000      	movs	r0, #0
 8008780:	e008      	b.n	8008794 <_printf_common+0xa8>
 8008782:	2301      	movs	r3, #1
 8008784:	4652      	mov	r2, sl
 8008786:	4649      	mov	r1, r9
 8008788:	4638      	mov	r0, r7
 800878a:	47c0      	blx	r8
 800878c:	3001      	adds	r0, #1
 800878e:	d103      	bne.n	8008798 <_printf_common+0xac>
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008798:	3501      	adds	r5, #1
 800879a:	e7c6      	b.n	800872a <_printf_common+0x3e>
 800879c:	18e1      	adds	r1, r4, r3
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	2030      	movs	r0, #48	; 0x30
 80087a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087a6:	4422      	add	r2, r4
 80087a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80087ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80087b0:	3302      	adds	r3, #2
 80087b2:	e7c7      	b.n	8008744 <_printf_common+0x58>
 80087b4:	2301      	movs	r3, #1
 80087b6:	4622      	mov	r2, r4
 80087b8:	4649      	mov	r1, r9
 80087ba:	4638      	mov	r0, r7
 80087bc:	47c0      	blx	r8
 80087be:	3001      	adds	r0, #1
 80087c0:	d0e6      	beq.n	8008790 <_printf_common+0xa4>
 80087c2:	3601      	adds	r6, #1
 80087c4:	e7d9      	b.n	800877a <_printf_common+0x8e>
	...

080087c8 <_printf_i>:
 80087c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	7e0f      	ldrb	r7, [r1, #24]
 80087ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087d0:	2f78      	cmp	r7, #120	; 0x78
 80087d2:	4691      	mov	r9, r2
 80087d4:	4680      	mov	r8, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	469a      	mov	sl, r3
 80087da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80087de:	d807      	bhi.n	80087f0 <_printf_i+0x28>
 80087e0:	2f62      	cmp	r7, #98	; 0x62
 80087e2:	d80a      	bhi.n	80087fa <_printf_i+0x32>
 80087e4:	2f00      	cmp	r7, #0
 80087e6:	f000 80d8 	beq.w	800899a <_printf_i+0x1d2>
 80087ea:	2f58      	cmp	r7, #88	; 0x58
 80087ec:	f000 80a3 	beq.w	8008936 <_printf_i+0x16e>
 80087f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087f8:	e03a      	b.n	8008870 <_printf_i+0xa8>
 80087fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087fe:	2b15      	cmp	r3, #21
 8008800:	d8f6      	bhi.n	80087f0 <_printf_i+0x28>
 8008802:	a101      	add	r1, pc, #4	; (adr r1, 8008808 <_printf_i+0x40>)
 8008804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008808:	08008861 	.word	0x08008861
 800880c:	08008875 	.word	0x08008875
 8008810:	080087f1 	.word	0x080087f1
 8008814:	080087f1 	.word	0x080087f1
 8008818:	080087f1 	.word	0x080087f1
 800881c:	080087f1 	.word	0x080087f1
 8008820:	08008875 	.word	0x08008875
 8008824:	080087f1 	.word	0x080087f1
 8008828:	080087f1 	.word	0x080087f1
 800882c:	080087f1 	.word	0x080087f1
 8008830:	080087f1 	.word	0x080087f1
 8008834:	08008981 	.word	0x08008981
 8008838:	080088a5 	.word	0x080088a5
 800883c:	08008963 	.word	0x08008963
 8008840:	080087f1 	.word	0x080087f1
 8008844:	080087f1 	.word	0x080087f1
 8008848:	080089a3 	.word	0x080089a3
 800884c:	080087f1 	.word	0x080087f1
 8008850:	080088a5 	.word	0x080088a5
 8008854:	080087f1 	.word	0x080087f1
 8008858:	080087f1 	.word	0x080087f1
 800885c:	0800896b 	.word	0x0800896b
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	1d1a      	adds	r2, r3, #4
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	602a      	str	r2, [r5, #0]
 8008868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800886c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008870:	2301      	movs	r3, #1
 8008872:	e0a3      	b.n	80089bc <_printf_i+0x1f4>
 8008874:	6820      	ldr	r0, [r4, #0]
 8008876:	6829      	ldr	r1, [r5, #0]
 8008878:	0606      	lsls	r6, r0, #24
 800887a:	f101 0304 	add.w	r3, r1, #4
 800887e:	d50a      	bpl.n	8008896 <_printf_i+0xce>
 8008880:	680e      	ldr	r6, [r1, #0]
 8008882:	602b      	str	r3, [r5, #0]
 8008884:	2e00      	cmp	r6, #0
 8008886:	da03      	bge.n	8008890 <_printf_i+0xc8>
 8008888:	232d      	movs	r3, #45	; 0x2d
 800888a:	4276      	negs	r6, r6
 800888c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008890:	485e      	ldr	r0, [pc, #376]	; (8008a0c <_printf_i+0x244>)
 8008892:	230a      	movs	r3, #10
 8008894:	e019      	b.n	80088ca <_printf_i+0x102>
 8008896:	680e      	ldr	r6, [r1, #0]
 8008898:	602b      	str	r3, [r5, #0]
 800889a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800889e:	bf18      	it	ne
 80088a0:	b236      	sxthne	r6, r6
 80088a2:	e7ef      	b.n	8008884 <_printf_i+0xbc>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	6820      	ldr	r0, [r4, #0]
 80088a8:	1d19      	adds	r1, r3, #4
 80088aa:	6029      	str	r1, [r5, #0]
 80088ac:	0601      	lsls	r1, r0, #24
 80088ae:	d501      	bpl.n	80088b4 <_printf_i+0xec>
 80088b0:	681e      	ldr	r6, [r3, #0]
 80088b2:	e002      	b.n	80088ba <_printf_i+0xf2>
 80088b4:	0646      	lsls	r6, r0, #25
 80088b6:	d5fb      	bpl.n	80088b0 <_printf_i+0xe8>
 80088b8:	881e      	ldrh	r6, [r3, #0]
 80088ba:	4854      	ldr	r0, [pc, #336]	; (8008a0c <_printf_i+0x244>)
 80088bc:	2f6f      	cmp	r7, #111	; 0x6f
 80088be:	bf0c      	ite	eq
 80088c0:	2308      	moveq	r3, #8
 80088c2:	230a      	movne	r3, #10
 80088c4:	2100      	movs	r1, #0
 80088c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80088ca:	6865      	ldr	r5, [r4, #4]
 80088cc:	60a5      	str	r5, [r4, #8]
 80088ce:	2d00      	cmp	r5, #0
 80088d0:	bfa2      	ittt	ge
 80088d2:	6821      	ldrge	r1, [r4, #0]
 80088d4:	f021 0104 	bicge.w	r1, r1, #4
 80088d8:	6021      	strge	r1, [r4, #0]
 80088da:	b90e      	cbnz	r6, 80088e0 <_printf_i+0x118>
 80088dc:	2d00      	cmp	r5, #0
 80088de:	d04d      	beq.n	800897c <_printf_i+0x1b4>
 80088e0:	4615      	mov	r5, r2
 80088e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80088e6:	fb03 6711 	mls	r7, r3, r1, r6
 80088ea:	5dc7      	ldrb	r7, [r0, r7]
 80088ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088f0:	4637      	mov	r7, r6
 80088f2:	42bb      	cmp	r3, r7
 80088f4:	460e      	mov	r6, r1
 80088f6:	d9f4      	bls.n	80088e2 <_printf_i+0x11a>
 80088f8:	2b08      	cmp	r3, #8
 80088fa:	d10b      	bne.n	8008914 <_printf_i+0x14c>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	07de      	lsls	r6, r3, #31
 8008900:	d508      	bpl.n	8008914 <_printf_i+0x14c>
 8008902:	6923      	ldr	r3, [r4, #16]
 8008904:	6861      	ldr	r1, [r4, #4]
 8008906:	4299      	cmp	r1, r3
 8008908:	bfde      	ittt	le
 800890a:	2330      	movle	r3, #48	; 0x30
 800890c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008910:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008914:	1b52      	subs	r2, r2, r5
 8008916:	6122      	str	r2, [r4, #16]
 8008918:	f8cd a000 	str.w	sl, [sp]
 800891c:	464b      	mov	r3, r9
 800891e:	aa03      	add	r2, sp, #12
 8008920:	4621      	mov	r1, r4
 8008922:	4640      	mov	r0, r8
 8008924:	f7ff fee2 	bl	80086ec <_printf_common>
 8008928:	3001      	adds	r0, #1
 800892a:	d14c      	bne.n	80089c6 <_printf_i+0x1fe>
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	b004      	add	sp, #16
 8008932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008936:	4835      	ldr	r0, [pc, #212]	; (8008a0c <_printf_i+0x244>)
 8008938:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800893c:	6829      	ldr	r1, [r5, #0]
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	f851 6b04 	ldr.w	r6, [r1], #4
 8008944:	6029      	str	r1, [r5, #0]
 8008946:	061d      	lsls	r5, r3, #24
 8008948:	d514      	bpl.n	8008974 <_printf_i+0x1ac>
 800894a:	07df      	lsls	r7, r3, #31
 800894c:	bf44      	itt	mi
 800894e:	f043 0320 	orrmi.w	r3, r3, #32
 8008952:	6023      	strmi	r3, [r4, #0]
 8008954:	b91e      	cbnz	r6, 800895e <_printf_i+0x196>
 8008956:	6823      	ldr	r3, [r4, #0]
 8008958:	f023 0320 	bic.w	r3, r3, #32
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	2310      	movs	r3, #16
 8008960:	e7b0      	b.n	80088c4 <_printf_i+0xfc>
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	f043 0320 	orr.w	r3, r3, #32
 8008968:	6023      	str	r3, [r4, #0]
 800896a:	2378      	movs	r3, #120	; 0x78
 800896c:	4828      	ldr	r0, [pc, #160]	; (8008a10 <_printf_i+0x248>)
 800896e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008972:	e7e3      	b.n	800893c <_printf_i+0x174>
 8008974:	0659      	lsls	r1, r3, #25
 8008976:	bf48      	it	mi
 8008978:	b2b6      	uxthmi	r6, r6
 800897a:	e7e6      	b.n	800894a <_printf_i+0x182>
 800897c:	4615      	mov	r5, r2
 800897e:	e7bb      	b.n	80088f8 <_printf_i+0x130>
 8008980:	682b      	ldr	r3, [r5, #0]
 8008982:	6826      	ldr	r6, [r4, #0]
 8008984:	6961      	ldr	r1, [r4, #20]
 8008986:	1d18      	adds	r0, r3, #4
 8008988:	6028      	str	r0, [r5, #0]
 800898a:	0635      	lsls	r5, r6, #24
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	d501      	bpl.n	8008994 <_printf_i+0x1cc>
 8008990:	6019      	str	r1, [r3, #0]
 8008992:	e002      	b.n	800899a <_printf_i+0x1d2>
 8008994:	0670      	lsls	r0, r6, #25
 8008996:	d5fb      	bpl.n	8008990 <_printf_i+0x1c8>
 8008998:	8019      	strh	r1, [r3, #0]
 800899a:	2300      	movs	r3, #0
 800899c:	6123      	str	r3, [r4, #16]
 800899e:	4615      	mov	r5, r2
 80089a0:	e7ba      	b.n	8008918 <_printf_i+0x150>
 80089a2:	682b      	ldr	r3, [r5, #0]
 80089a4:	1d1a      	adds	r2, r3, #4
 80089a6:	602a      	str	r2, [r5, #0]
 80089a8:	681d      	ldr	r5, [r3, #0]
 80089aa:	6862      	ldr	r2, [r4, #4]
 80089ac:	2100      	movs	r1, #0
 80089ae:	4628      	mov	r0, r5
 80089b0:	f7f7 fc2e 	bl	8000210 <memchr>
 80089b4:	b108      	cbz	r0, 80089ba <_printf_i+0x1f2>
 80089b6:	1b40      	subs	r0, r0, r5
 80089b8:	6060      	str	r0, [r4, #4]
 80089ba:	6863      	ldr	r3, [r4, #4]
 80089bc:	6123      	str	r3, [r4, #16]
 80089be:	2300      	movs	r3, #0
 80089c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089c4:	e7a8      	b.n	8008918 <_printf_i+0x150>
 80089c6:	6923      	ldr	r3, [r4, #16]
 80089c8:	462a      	mov	r2, r5
 80089ca:	4649      	mov	r1, r9
 80089cc:	4640      	mov	r0, r8
 80089ce:	47d0      	blx	sl
 80089d0:	3001      	adds	r0, #1
 80089d2:	d0ab      	beq.n	800892c <_printf_i+0x164>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	079b      	lsls	r3, r3, #30
 80089d8:	d413      	bmi.n	8008a02 <_printf_i+0x23a>
 80089da:	68e0      	ldr	r0, [r4, #12]
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	4298      	cmp	r0, r3
 80089e0:	bfb8      	it	lt
 80089e2:	4618      	movlt	r0, r3
 80089e4:	e7a4      	b.n	8008930 <_printf_i+0x168>
 80089e6:	2301      	movs	r3, #1
 80089e8:	4632      	mov	r2, r6
 80089ea:	4649      	mov	r1, r9
 80089ec:	4640      	mov	r0, r8
 80089ee:	47d0      	blx	sl
 80089f0:	3001      	adds	r0, #1
 80089f2:	d09b      	beq.n	800892c <_printf_i+0x164>
 80089f4:	3501      	adds	r5, #1
 80089f6:	68e3      	ldr	r3, [r4, #12]
 80089f8:	9903      	ldr	r1, [sp, #12]
 80089fa:	1a5b      	subs	r3, r3, r1
 80089fc:	42ab      	cmp	r3, r5
 80089fe:	dcf2      	bgt.n	80089e6 <_printf_i+0x21e>
 8008a00:	e7eb      	b.n	80089da <_printf_i+0x212>
 8008a02:	2500      	movs	r5, #0
 8008a04:	f104 0619 	add.w	r6, r4, #25
 8008a08:	e7f5      	b.n	80089f6 <_printf_i+0x22e>
 8008a0a:	bf00      	nop
 8008a0c:	08008ddd 	.word	0x08008ddd
 8008a10:	08008dee 	.word	0x08008dee

08008a14 <_sbrk_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4d06      	ldr	r5, [pc, #24]	; (8008a30 <_sbrk_r+0x1c>)
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4604      	mov	r4, r0
 8008a1c:	4608      	mov	r0, r1
 8008a1e:	602b      	str	r3, [r5, #0]
 8008a20:	f7fa f8e4 	bl	8002bec <_sbrk>
 8008a24:	1c43      	adds	r3, r0, #1
 8008a26:	d102      	bne.n	8008a2e <_sbrk_r+0x1a>
 8008a28:	682b      	ldr	r3, [r5, #0]
 8008a2a:	b103      	cbz	r3, 8008a2e <_sbrk_r+0x1a>
 8008a2c:	6023      	str	r3, [r4, #0]
 8008a2e:	bd38      	pop	{r3, r4, r5, pc}
 8008a30:	20000314 	.word	0x20000314

08008a34 <__sread>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	460c      	mov	r4, r1
 8008a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a3c:	f000 f8a0 	bl	8008b80 <_read_r>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	bfab      	itete	ge
 8008a44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a46:	89a3      	ldrhlt	r3, [r4, #12]
 8008a48:	181b      	addge	r3, r3, r0
 8008a4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a4e:	bfac      	ite	ge
 8008a50:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a52:	81a3      	strhlt	r3, [r4, #12]
 8008a54:	bd10      	pop	{r4, pc}

08008a56 <__swrite>:
 8008a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5a:	461f      	mov	r7, r3
 8008a5c:	898b      	ldrh	r3, [r1, #12]
 8008a5e:	05db      	lsls	r3, r3, #23
 8008a60:	4605      	mov	r5, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	4616      	mov	r6, r2
 8008a66:	d505      	bpl.n	8008a74 <__swrite+0x1e>
 8008a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f000 f868 	bl	8008b44 <_lseek_r>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	4632      	mov	r2, r6
 8008a82:	463b      	mov	r3, r7
 8008a84:	4628      	mov	r0, r5
 8008a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a8a:	f000 b817 	b.w	8008abc <_write_r>

08008a8e <__sseek>:
 8008a8e:	b510      	push	{r4, lr}
 8008a90:	460c      	mov	r4, r1
 8008a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a96:	f000 f855 	bl	8008b44 <_lseek_r>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	89a3      	ldrh	r3, [r4, #12]
 8008a9e:	bf15      	itete	ne
 8008aa0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008aaa:	81a3      	strheq	r3, [r4, #12]
 8008aac:	bf18      	it	ne
 8008aae:	81a3      	strhne	r3, [r4, #12]
 8008ab0:	bd10      	pop	{r4, pc}

08008ab2 <__sclose>:
 8008ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab6:	f000 b813 	b.w	8008ae0 <_close_r>
	...

08008abc <_write_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4d07      	ldr	r5, [pc, #28]	; (8008adc <_write_r+0x20>)
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	4608      	mov	r0, r1
 8008ac4:	4611      	mov	r1, r2
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	602a      	str	r2, [r5, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	f7fa f83d 	bl	8002b4a <_write>
 8008ad0:	1c43      	adds	r3, r0, #1
 8008ad2:	d102      	bne.n	8008ada <_write_r+0x1e>
 8008ad4:	682b      	ldr	r3, [r5, #0]
 8008ad6:	b103      	cbz	r3, 8008ada <_write_r+0x1e>
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	bd38      	pop	{r3, r4, r5, pc}
 8008adc:	20000314 	.word	0x20000314

08008ae0 <_close_r>:
 8008ae0:	b538      	push	{r3, r4, r5, lr}
 8008ae2:	4d06      	ldr	r5, [pc, #24]	; (8008afc <_close_r+0x1c>)
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	4608      	mov	r0, r1
 8008aea:	602b      	str	r3, [r5, #0]
 8008aec:	f7fa f849 	bl	8002b82 <_close>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_close_r+0x1a>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_close_r+0x1a>
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	20000314 	.word	0x20000314

08008b00 <_fstat_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4d07      	ldr	r5, [pc, #28]	; (8008b20 <_fstat_r+0x20>)
 8008b04:	2300      	movs	r3, #0
 8008b06:	4604      	mov	r4, r0
 8008b08:	4608      	mov	r0, r1
 8008b0a:	4611      	mov	r1, r2
 8008b0c:	602b      	str	r3, [r5, #0]
 8008b0e:	f7fa f844 	bl	8002b9a <_fstat>
 8008b12:	1c43      	adds	r3, r0, #1
 8008b14:	d102      	bne.n	8008b1c <_fstat_r+0x1c>
 8008b16:	682b      	ldr	r3, [r5, #0]
 8008b18:	b103      	cbz	r3, 8008b1c <_fstat_r+0x1c>
 8008b1a:	6023      	str	r3, [r4, #0]
 8008b1c:	bd38      	pop	{r3, r4, r5, pc}
 8008b1e:	bf00      	nop
 8008b20:	20000314 	.word	0x20000314

08008b24 <_isatty_r>:
 8008b24:	b538      	push	{r3, r4, r5, lr}
 8008b26:	4d06      	ldr	r5, [pc, #24]	; (8008b40 <_isatty_r+0x1c>)
 8008b28:	2300      	movs	r3, #0
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	4608      	mov	r0, r1
 8008b2e:	602b      	str	r3, [r5, #0]
 8008b30:	f7fa f843 	bl	8002bba <_isatty>
 8008b34:	1c43      	adds	r3, r0, #1
 8008b36:	d102      	bne.n	8008b3e <_isatty_r+0x1a>
 8008b38:	682b      	ldr	r3, [r5, #0]
 8008b3a:	b103      	cbz	r3, 8008b3e <_isatty_r+0x1a>
 8008b3c:	6023      	str	r3, [r4, #0]
 8008b3e:	bd38      	pop	{r3, r4, r5, pc}
 8008b40:	20000314 	.word	0x20000314

08008b44 <_lseek_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	4d07      	ldr	r5, [pc, #28]	; (8008b64 <_lseek_r+0x20>)
 8008b48:	4604      	mov	r4, r0
 8008b4a:	4608      	mov	r0, r1
 8008b4c:	4611      	mov	r1, r2
 8008b4e:	2200      	movs	r2, #0
 8008b50:	602a      	str	r2, [r5, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	f7fa f83c 	bl	8002bd0 <_lseek>
 8008b58:	1c43      	adds	r3, r0, #1
 8008b5a:	d102      	bne.n	8008b62 <_lseek_r+0x1e>
 8008b5c:	682b      	ldr	r3, [r5, #0]
 8008b5e:	b103      	cbz	r3, 8008b62 <_lseek_r+0x1e>
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	bd38      	pop	{r3, r4, r5, pc}
 8008b64:	20000314 	.word	0x20000314

08008b68 <__malloc_lock>:
 8008b68:	4801      	ldr	r0, [pc, #4]	; (8008b70 <__malloc_lock+0x8>)
 8008b6a:	f7ff bb1d 	b.w	80081a8 <__retarget_lock_acquire_recursive>
 8008b6e:	bf00      	nop
 8008b70:	20000308 	.word	0x20000308

08008b74 <__malloc_unlock>:
 8008b74:	4801      	ldr	r0, [pc, #4]	; (8008b7c <__malloc_unlock+0x8>)
 8008b76:	f7ff bb18 	b.w	80081aa <__retarget_lock_release_recursive>
 8008b7a:	bf00      	nop
 8008b7c:	20000308 	.word	0x20000308

08008b80 <_read_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	4d07      	ldr	r5, [pc, #28]	; (8008ba0 <_read_r+0x20>)
 8008b84:	4604      	mov	r4, r0
 8008b86:	4608      	mov	r0, r1
 8008b88:	4611      	mov	r1, r2
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	602a      	str	r2, [r5, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	f7f9 ffbe 	bl	8002b10 <_read>
 8008b94:	1c43      	adds	r3, r0, #1
 8008b96:	d102      	bne.n	8008b9e <_read_r+0x1e>
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	b103      	cbz	r3, 8008b9e <_read_r+0x1e>
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ba0:	20000314 	.word	0x20000314

08008ba4 <_init>:
 8008ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ba6:	bf00      	nop
 8008ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008baa:	bc08      	pop	{r3}
 8008bac:	469e      	mov	lr, r3
 8008bae:	4770      	bx	lr

08008bb0 <_fini>:
 8008bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb2:	bf00      	nop
 8008bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bb6:	bc08      	pop	{r3}
 8008bb8:	469e      	mov	lr, r3
 8008bba:	4770      	bx	lr
