module HC595
(input SER//Serial data input
,input SRCLK//Serial data input clock
,input RCLK//Storage clock, which may be different from the SRCLK
,input _SRCLR//Shift register data clear
,input _OE//Output-enable
,output[7:0]Qp//Parallel data output
,output Qs//Serial data output
);
reg[7:0]sft=8'b0;//Shift register
reg[7:0]stg=8'b0;//Storage register
always@(posedge SRCLK or negedge _SRCLR)
if(!_SRCLR)
    sft<=8'b0;
else
    sft<={sft[6:0],SER};
always@(posedge RCLK)
stg<={sft[6:0],sft[7]};
assign Qs=sft[7];
assign Qp=(_OE==1)?8'bzzzzzzzz:stg;
endmodule
