
*** Running vivado
    with args -log nco_1_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nco_1_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source nco_1_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 310.535 ; gain = 80.113
INFO: [Synth 8-638] synthesizing module 'nco_1_axi_bram_ctrl_0_bram_0' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_axi_bram_ctrl_0_bram_0/synth/nco_1_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'nco_1_axi_bram_ctrl_0_bram_0' (9#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_axi_bram_ctrl_0_bram_0/synth/nco_1_axi_bram_ctrl_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 516.129 ; gain = 285.707
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 516.129 ; gain = 285.707
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 577.996 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 577.996 ; gain = 347.574
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 577.996 ; gain = 347.574
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 577.996 ; gain = 347.574
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 577.996 ; gain = 347.574
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 577.996 ; gain = 347.574
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 607.371 ; gain = 376.949
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 608.371 ; gain = 377.949
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 618.516 ; gain = 388.094
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 630.039 ; gain = 400.246
