lab.a Data input to the lab cell
lab.b Data input to the lab cell
lab.c Data input to the lab cell
lab.d Data input to the lab cell
lab.e0 Data input to the lab cell
lab.e1 Data input to the lab cell
lab.f0 Data input to the lab cell
lab.f1 Data input to the lab cell
lab.fft0 Output from either the top FF of the top hslf of the lab cell or the top lut to data routing
lab.fft1 Output from either the bottom FF of the top hslf of the lab cell or the top lut to data routing
lab.fft1l Output from either the bottom FF of the top hslf of the lab cell or the top lut to local dispatch
lab.ffb0 Output from either the top FF of the bottom hslf of the lab cell or the bottomlut to data routing
lab.ffb1 Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to data routing
lab.ffb1l Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to local dispatch
lab.aclr Common clock inputs for asynchronous clear of the FFs
lab.clkin Common clock inputs for clocking of the FFs
lab.datain Common data inputs for enables, sync clear and load
m10k.aclr Asynchronous clear
m10k.addra Address for port A
m10k.addrb Address for port B
m10k.addrstalla Lock address on port A
m10k.addrstallb Lock address on port B
m10k.byteenablea Write enables for the two halves of port A
m10k.byteenableb Write enables for the two halves of port B
m10k.clkin Clock inputs, only 0-1 and 6-7 used
m10k.dataain Input data for port A
m10k.dataaout Output data for port A
m10k.databin Input data for port B
m10k.databout Output data for port A
m10k.enable Clock enables
m10k.rden Read enables
m10k.wren Write enables
dsp.clkin Clock inputs
dsp.enable Clock enable inputs
dsp.datain The 12 9-bit data input blocks
dsp.result Final multiplication output
dsp.aclr Asynchronous clear inputs
cmuxhg.clkout Clock mux clock grid driver
cmuxvg.clkout Clock mux clock grid driver
cmuxhr.clkout Clock mux clock grid driver
cmuxvr.clkout Clock mux clock grid driver
cmuxcr.clkout Clock mux clock grid driver
cmuxp.clkout  Clock mux clock grid driver
cmuxhg.clkin  Routing grid clock inputs
cmuxvg.clkin  Routing grid clock inputs
cmuxhr.clkin  Routing grid clock inputs
cmuxvr.clkin  Routing grid clock inputs
cmuxcr.clkin  Routing grid clock inputs
cmuxp.clkin   Routing grid clock input
cmuxhg.enable Clock enable
cmuxvg.enable Clock enable
cmuxhr.enable Clock enable
cmuxvr.enable Clock enable
cmuxcr.enable Clock enable
cmuxhg.switchin Dynamic clock selection input
cmuxvg.switchin Dynamic clock selection input
cmuxhg.burstcnt Burst block counter value
cmuxhg.switchclk Dynamically selected clock output
hps_mpu_general_purpose.gp_in Port from fpga to arm
hps_mpu_general_purpose.gp_out Port from arm to fpga
