// Seed: 3698146536
module module_0 #(
    parameter id_2 = 32'd61
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [~  id_2 : -1] id_18;
endmodule
module module_1 #(
    parameter id_8 = 32'd58
) (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    output tri id_3
    , id_7,
    output tri id_4,
    input supply1 id_5
);
  parameter id_8 = 1;
  for (id_9 = -1'b0; -1'd0; id_2 = id_0) begin : LABEL_0
    defparam id_8.id_8 = -1;
  end
  wire id_10;
  ;
  assign id_7 = id_8;
  parameter id_11 = id_8;
  module_0 modCall_1 (
      id_11,
      id_8,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_11,
      id_7,
      id_9,
      id_10
  );
  assign id_7 = -1;
endmodule
