--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.154(R)|    0.204(R)|clk_BUFGP         |   0.000|
HALL11      |    5.009(R)|   -0.481(R)|clk_BUFGP         |   0.000|
HALL12      |    3.763(R)|    0.531(R)|clk_BUFGP         |   0.000|
HALL13      |    4.010(R)|    0.131(R)|clk_BUFGP         |   0.000|
HALL14      |    5.734(R)|   -0.682(R)|clk_BUFGP         |   0.000|
HALL21      |    5.103(R)|   -0.643(R)|clk_BUFGP         |   0.000|
HALL22      |    3.050(R)|    0.467(R)|clk_BUFGP         |   0.000|
HALL23      |    5.720(R)|   -0.149(R)|clk_BUFGP         |   0.000|
HALL24      |    4.872(R)|   -0.394(R)|clk_BUFGP         |   0.000|
HALL31      |    4.343(R)|   -0.768(R)|clk_BUFGP         |   0.000|
HALL32      |    3.045(R)|    0.695(R)|clk_BUFGP         |   0.000|
HALL33      |    4.371(R)|   -0.577(R)|clk_BUFGP         |   0.000|
HALL34      |    4.763(R)|   -0.373(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    4.974(R)|   -0.667(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    5.894(R)|   -0.908(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    5.708(R)|   -1.468(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    4.547(R)|    0.787(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    5.222(R)|    0.667(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.864(R)|    0.862(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    4.453(R)|    0.931(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.333(R)|    0.754(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    4.544(R)|    1.059(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.424(R)|    0.593(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.772(R)|    0.911(R)|clk_BUFGP         |   0.000|
TXE         |    5.041(R)|   -1.132(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.721(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   11.147(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   11.251(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.208(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.664(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.377(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.783(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   11.698(R)|clk_BUFGP         |   0.000|
M1n1        |   15.029(R)|clk_BUFGP         |   0.000|
M1n2        |   13.263(R)|clk_BUFGP         |   0.000|
M1n3        |   14.636(R)|clk_BUFGP         |   0.000|
M1n4        |   15.498(R)|clk_BUFGP         |   0.000|
M1p1        |   15.668(R)|clk_BUFGP         |   0.000|
M1p2        |   12.289(R)|clk_BUFGP         |   0.000|
M1p3        |   13.554(R)|clk_BUFGP         |   0.000|
M1p4        |   14.200(R)|clk_BUFGP         |   0.000|
M2n1        |   14.499(R)|clk_BUFGP         |   0.000|
M2n2        |   13.280(R)|clk_BUFGP         |   0.000|
M2n3        |   13.279(R)|clk_BUFGP         |   0.000|
M2n4        |   14.719(R)|clk_BUFGP         |   0.000|
M2p1        |   14.834(R)|clk_BUFGP         |   0.000|
M2p2        |   12.555(R)|clk_BUFGP         |   0.000|
M2p3        |   13.201(R)|clk_BUFGP         |   0.000|
M2p4        |   14.293(R)|clk_BUFGP         |   0.000|
M3n1        |   13.805(R)|clk_BUFGP         |   0.000|
M3n2        |   13.247(R)|clk_BUFGP         |   0.000|
M3n3        |   14.043(R)|clk_BUFGP         |   0.000|
M3n4        |   14.685(R)|clk_BUFGP         |   0.000|
M3p1        |   15.881(R)|clk_BUFGP         |   0.000|
M3p2        |   12.681(R)|clk_BUFGP         |   0.000|
M3p3        |   12.697(R)|clk_BUFGP         |   0.000|
M3p4        |   13.634(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.327(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |   -0.109|   -0.109|
TEST_KEY<1>    |         |         |   -0.465|   -0.465|
TEST_KEY<2>    |         |         |    0.178|    0.178|
TEST_KEY<3>    |         |         |    0.381|    0.381|
clk            |         |         |    5.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.677|    2.677|
TEST_KEY<1>    |         |         |    2.321|    2.321|
TEST_KEY<2>    |         |         |    2.964|    2.964|
TEST_KEY<3>    |         |         |    3.167|    3.167|
clk            |         |         |    5.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    0.740|    0.740|
TEST_KEY<1>    |         |         |    0.384|    0.384|
TEST_KEY<2>    |         |         |    1.027|    1.027|
TEST_KEY<3>    |         |         |    1.230|    1.230|
clk            |         |         |    5.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.356|    1.356|
TEST_KEY<1>    |         |         |    1.000|    1.000|
TEST_KEY<2>    |         |         |    1.643|    1.643|
TEST_KEY<3>    |         |         |    1.846|    1.846|
clk            |         |         |    5.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    7.576|         |         |
TEST_KEY<1>    |         |    7.576|         |         |
TEST_KEY<2>    |         |    7.576|         |         |
TEST_KEY<3>    |         |    7.576|         |         |
clk            |   26.207|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |M1n1           |   10.949|
HALL11         |M1p1           |    8.938|
HALL11         |M3n1           |   10.305|
HALL11         |M3p1           |    9.718|
HALL12         |M1n2           |    9.610|
HALL12         |M1p2           |    9.426|
HALL12         |M3n2           |    9.942|
HALL12         |M3p2           |    8.944|
HALL13         |M1n3           |    9.143|
HALL13         |M1p3           |    9.217|
HALL13         |M3n3           |    9.175|
HALL13         |M3p3           |    8.965|
HALL14         |M1n4           |   11.733|
HALL14         |M1p4           |   10.038|
HALL14         |M3n4           |   11.481|
HALL14         |M3p4           |   10.589|
HALL21         |M2n1           |    9.121|
HALL21         |M2p1           |    8.291|
HALL21         |M3n1           |   11.098|
HALL21         |M3p1           |    9.396|
HALL22         |M2n2           |   10.128|
HALL22         |M2p2           |   10.193|
HALL22         |M3n2           |    9.460|
HALL22         |M3p2           |    8.774|
HALL23         |M2n3           |    8.238|
HALL23         |M2p3           |    8.347|
HALL23         |M3n3           |    8.779|
HALL23         |M3p3           |    8.536|
HALL24         |M2n4           |   10.677|
HALL24         |M2p4           |   10.512|
HALL24         |M3n4           |   11.923|
HALL24         |M3p4           |   10.975|
HALL31         |M1n1           |   10.732|
HALL31         |M1p1           |    9.029|
HALL31         |M2n1           |    8.928|
HALL31         |M2p1           |    8.104|
HALL32         |M1n2           |    9.357|
HALL32         |M1p2           |    9.131|
HALL32         |M2n2           |    9.374|
HALL32         |M2p2           |    9.397|
HALL33         |M1n3           |    9.514|
HALL33         |M1p3           |    8.576|
HALL33         |M2n3           |    7.892|
HALL33         |M2p3           |    8.132|
HALL34         |M1n4           |   11.491|
HALL34         |M1p4           |   10.624|
HALL34         |M2n4           |    9.891|
HALL34         |M2p4           |   10.089|
---------------+---------------+---------+


Analysis completed Wed Feb 11 10:16:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



