{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665466648681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665466648682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 01:37:28 2022 " "Processing started: Tue Oct 11 01:37:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665466648682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665466648682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665466648682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665466648910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665466648910 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux part1.v " "Entity \"mux\" obtained from \"part1.v\" instead of from Quartus Prime megafunction library" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 24 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 2 2 " "Found 2 design units, including 2 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665466654186 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665466654186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "SW part1.v(25) " "Verilog HDL error at part1.v(25): can't index object \"SW\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 25 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "SW part1.v(25) " "Verilog HDL Expression error at part1.v(25): indexed name specifies too many indices for array \"SW\"" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 25 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "LEDR part1.v(25) " "Verilog HDL error at part1.v(25): can't index object \"LEDR\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 25 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "LEDR part1.v(25) " "Verilog HDL Expression error at part1.v(25): indexed name specifies too many indices for array \"LEDR\"" {  } { { "part1.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab3/part1/part1.v" 25 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665466654186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665466654240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 01:37:34 2022 " "Processing ended: Tue Oct 11 01:37:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665466654240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665466654240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665466654240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665466654240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665466666834 ""}
