%==================================================================================================%
% Manual and Technical Reports
%==================================================================================================%

%==================================================================================================%
% ARM and embedded device manuals
%==================================================================================================%
@manual{ARMv7M,
    title = {ARMv7-M Architecture Reference Manual},
    organization = {Arm Holdings},
    note = "ARM DDI 0403E.b",
    year = 2014,
}

@manual{ARMv7AR,
    title = {ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition},
    organization = {Arm Holdings},
    note = "ARM DDI 0406C.c",
    year = {2014},
}

@manual{ARMv8A:2019,
    author = {Arm Holdings},
    title = {Arm Architecture Reference Manual: Armv8, for Armv8-A architecture
        profile},
    note = {DDI 0487E.a},
    year = 2019,
}

@manual{ARMv8M,
    author = {Arm Holdings},
    title = {ARMv8-M Architecture Reference Manual},
    organization = {Arm Holdings},
    note = "ARM DDI 0553B.f",
    year = {2019},
    url = {https://static.docs.arm.com/ddi0553/bf/DDI0553B_f_armv8m_arm.pdf}
}

@manual{CortexM4,
    title = {Cortex-M4 Technical Reference Manual},
    organization = {Arm Holdings},
    year = {2010},
    note = {Revision r0p1}
}

@manual{STM32L475,
    title = {Discovery kit for IoT node, multi-channel communication with STM32L4},
    organization = {STMicroelectronics},
    year = {2018},
    month = {March},
    note = "UM2153 Rev 4"
}

@manual{STM32L4x5,
    title = {{STM32L4x5 and STM32L4x6 advanced Arm\textsuperscript \textregistered -based 32-bit MCUs}},
    organization = {STMicroelectronics},
    year = {2018},
    month = {April},
    note = "RM0351 Rev 6"
}

@manual{CoreMark:ARM,
    title = {{CoreMark Benchmarking for ARM Cortex Processors}},
    author = {Arm Holdings},
    note = {ID071213}
}


%==================================================================================================%
% Intel manuals
%==================================================================================================%
@manual{IntelManual:2019,
    Title = {Intel 64 and IA-32 Architectures Software Developerâ€™s Manual},
    organization = {Intel Corporation},
    volume = {1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4},
    month = {January},
    year = {2019},
    note = {Order Number: 325462-069US}
}

%==================================================================================================%
% Others
%==================================================================================================%
@manual{SystemVAMD64ABI,
    Title = {System V Application Binary Interface AMD64 Architecture Processor Supplement},
    author = {H.J. Lu and Michael Matz and Milind Girkar and Jan Hubi\^cka and
        Andreas Jaeger and Mark Mitchell},
    month = {September},
    note = {Version 1.0},
    url = {https://gitlab.com/x86-psABIs/x86-64-ABI}
}


%==================================================================================================%
% Technical Reports
%==================================================================================================%

@TechReport{CHERI:TR19,
  author =	 {Watson, Robert N. M. and Neumann, Peter G. and Woodruff,
          	  Jonathan and Roe, Michael and Almatary, Hesham and
          	  Anderson, Jonathan and Baldwin, John and Chisnall, David
          	  and Davis, Brooks and Filardo, Nathaniel Wesley and
          	  Joannou, Alexandre and Laurie, Ben and Markettos, A.
          	  Theodore and Moore, Simon W. and Murdoch, Steven J. and
          	  Nienhuis, Kyndylan and Norton, Robert and Richardson, Alex
          	  and Rugg, Peter and Sewell, Peter and Son, Stacey and Xia,
          	  Hongyan},
  title = 	 {{Capability Hardware Enhanced RISC Instructions: CHERI
         	   Instruction-Set Architecture (Version 7)}},
  year = 	 2019,
  month = 	 jun,
  url = 	 {https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-927.pdf},
  institution =  {University of Cambridge, Computer Laboratory},
  number = 	 {UCAM-CL-TR-927}
}

@TechReport{CheckedCTR:Microsoft,
    title = {Extending C with Bounds Safety and Improved Type Safety},
    author = {David Tarditi},
    year = 2021,
    month = July,
    url = {https://github.com/microsoft/checkedc/tree/master/spec/bounds_safety},
    note = {Accessed: 07-14-2021}
}
