Analysis & Synthesis report for mips
Thu Oct 25 21:01:37 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_jcf1:auto_generated
 18. Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxPC
 19. Parameter Settings for User Entity Instance: FluxoDeDados:fd|Registrador:PC
 20. Parameter Settings for User Entity Instance: FluxoDeDados:fd|romMif:Rom
 21. Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxRtRd
 22. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister
 23. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to1
 24. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to2
 25. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to3
 26. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to4
 27. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to5
 28. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to6
 29. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to7
 30. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to8
 31. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9
 32. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10
 33. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11
 34. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12
 35. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13
 36. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14
 37. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15
 38. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16
 39. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17
 40. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18
 41. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19
 42. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20
 43. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21
 44. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22
 45. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23
 46. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24
 47. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25
 48. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26
 49. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27
 50. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28
 51. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29
 52. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30
 53. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31
 54. Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32
 55. Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxSaidaBankRegister
 56. Parameter Settings for User Entity Instance: FluxoDeDados:fd|alu:ALU|mux2way:choiceA
 57. Parameter Settings for User Entity Instance: FluxoDeDados:fd|alu:ALU|mux2way:choiceB
 58. Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxRegRam
 59. Parameter Settings for User Entity Instance: FluxoDeDados:fd|ram:Ram
 60. Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxBeq
 61. Parameter Settings for Inferred Entity Instance: FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "FluxoDeDados:fd|FullAdder32:adder2"
 64. Port Connectivity Checks: "FluxoDeDados:fd|alu:ALU|mux4way:final"
 65. Port Connectivity Checks: "FluxoDeDados:fd|alu:ALU"
 66. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32"
 67. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31"
 68. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30"
 69. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29"
 70. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28"
 71. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27"
 72. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26"
 73. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25"
 74. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24"
 75. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23"
 76. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22"
 77. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21"
 78. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20"
 79. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19"
 80. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18"
 81. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17"
 82. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16"
 83. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15"
 84. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14"
 85. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13"
 86. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12"
 87. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11"
 88. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10"
 89. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9"
 90. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to8"
 91. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to7"
 92. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to6"
 93. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to5"
 94. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to4"
 95. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to3"
 96. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to2"
 97. Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to1"
 98. Port Connectivity Checks: "FluxoDeDados:fd|FullAdder32:adder"
 99. Port Connectivity Checks: "FluxoDeDados:fd|Registrador:PC"
100. Port Connectivity Checks: "FluxoDeDados:fd|mux2way:MuxPC"
101. Post-Synthesis Netlist Statistics for Top Partition
102. Elapsed Time Per Partition
103. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 25 21:01:37 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; mips                                        ;
; Top-level Entity Name              ; mips                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 885                                         ;
;     Total combinational functions  ; 629                                         ;
;     Dedicated logic registers      ; 352                                         ;
; Total registers                    ; 352                                         ;
; Total pins                         ; 369                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; mips               ; mips               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd                ;         ;
; mux2way.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux2way.vhd            ;         ;
; mux4way.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux4way.vhd            ;         ;
; FullAdder.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder.vhd          ;         ;
; FullAdder32.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd        ;         ;
; or32.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/or32.vhd               ;         ;
; UCAlu.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd              ;         ;
; ram.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/ram.vhd                ;         ;
; romMif.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd             ;         ;
; bancoRegistradores.vhd           ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd ;         ;
; Registrador.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/Registrador.vhd        ;         ;
; extend16to32.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/extend16to32.vhd       ;         ;
; mux32way.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux32way.vhd           ;         ;
; dmux32way.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/dmux32way.vhd          ;         ;
; FluxoDeDados.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd       ;         ;
; UCfd.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCfd.vhd               ;         ;
; mips.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jcf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/db/altsyncram_jcf1.tdf ;         ;
; initram.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/initram.mif            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 885       ;
;                                             ;           ;
; Total combinational functions               ; 629       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 493       ;
;     -- 3 input functions                    ; 122       ;
;     -- <=2 input functions                  ; 14        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 629       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 352       ;
;     -- Dedicated logic registers            ; 352       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 369       ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 384       ;
; Total fan-out                               ; 4308      ;
; Average fan-out                             ; 2.46      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name        ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
; |mips                                         ; 629 (0)             ; 352 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 369  ; 0            ; |mips                                                                             ; mips               ; work         ;
;    |FluxoDeDados:fd|                          ; 624 (12)            ; 352 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd                                                             ; FluxoDeDados       ; work         ;
;       |FullAdder32:adder2|                    ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2                                          ; FullAdder32        ; work         ;
;          |FullAdder:\addsloop:10:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:10:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:11:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:11:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:12:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:12:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:13:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:13:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:14:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:14:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:15:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:15:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:16:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:16:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:17:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:17:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:18:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:18:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:19:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:19:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:20:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:20:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:21:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:21:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:22:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:22:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:23:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:23:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:24:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:24:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:25:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:25:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:26:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:26:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:27:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:27:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:28:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:28:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:29:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:29:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:30:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:30:add1to31          ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:3:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:3:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:4:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:4:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:5:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:5:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:6:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:6:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:7:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:7:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:8:add1to31|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:8:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:9:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder2|FullAdder:\addsloop:9:add1to31           ; FullAdder          ; work         ;
;       |FullAdder32:adder|                     ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder                                           ; FullAdder32        ; work         ;
;          |FullAdder:\addsloop:10:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:10:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:11:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:11:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:12:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:12:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:13:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:13:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:14:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:14:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:15:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:15:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:16:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:16:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:17:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:17:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:18:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:18:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:19:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:19:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:20:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:20:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:21:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:21:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:22:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:22:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:23:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:23:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:24:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:24:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:25:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:25:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:26:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:26:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:27:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:27:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:28:add1to31|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:28:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:29:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:29:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:2:add1to31|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:2:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:30:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:30:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:31:add1to31|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:31:add1to31           ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:3:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:3:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:4:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:4:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:5:add1to31|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:5:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:6:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:6:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:7:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:7:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:8:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:8:add1to31            ; FullAdder          ; work         ;
;          |FullAdder:\addsloop:9:add1to31|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|FullAdder32:adder|FullAdder:\addsloop:9:add1to31            ; FullAdder          ; work         ;
;       |Registrador:PC|                        ; 12 (12)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|Registrador:PC                                              ; Registrador        ; work         ;
;       |UCAlu:UCalu|                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|UCAlu:UCalu                                                 ; UCAlu              ; work         ;
;       |alu:ALU|                               ; 100 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU                                                     ; alu                ; work         ;
;          |FullAdder32:adder|                  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder                                   ; FullAdder32        ; work         ;
;             |FullAdder:\addsloop:10:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:10:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:11:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:11:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:12:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:12:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:13:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:13:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:14:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:14:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:15:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:15:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:16:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:16:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:17:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:17:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:18:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:18:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:19:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:19:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:1:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:1:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:20:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:20:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:21:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:21:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:22:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:22:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:23:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:23:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:24:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:24:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:25:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:25:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:26:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:26:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:27:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:27:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:28:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:28:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:29:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:29:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:2:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:2:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:30:add1to31| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:30:add1to31   ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:3:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:3:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:4:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:4:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:5:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:5:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:6:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:6:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:7:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:7:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:8:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:8:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:\addsloop:9:add1to31|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:\addsloop:9:add1to31    ; FullAdder          ; work         ;
;             |FullAdder:a0|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|FullAdder32:adder|FullAdder:a0                      ; FullAdder          ; work         ;
;          |mux2way:choiceB|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|mux2way:choiceB                                     ; mux2way            ; work         ;
;          |mux4way:final|                      ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|alu:ALU|mux4way:final                                       ; mux4way            ; work         ;
;       |bancoRegistradores:BankRegister|       ; 232 (0)             ; 256 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister                             ; bancoRegistradores ; work         ;
;          |Registrador:add1to1|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to1         ; Registrador        ; work         ;
;          |Registrador:add1to2|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to2         ; Registrador        ; work         ;
;          |Registrador:add1to3|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to3         ; Registrador        ; work         ;
;          |Registrador:add1to4|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to4         ; Registrador        ; work         ;
;          |Registrador:add1to5|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to5         ; Registrador        ; work         ;
;          |Registrador:add1to6|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to6         ; Registrador        ; work         ;
;          |Registrador:add1to7|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to7         ; Registrador        ; work         ;
;          |Registrador:add1to8|                ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to8         ; Registrador        ; work         ;
;          |mux32way:muxA|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|mux32way:muxA               ; mux32way           ; work         ;
;          |mux32way:muxB|                      ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|mux32way:muxB               ; mux32way           ; work         ;
;       |mux2way:MuxPC|                         ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|mux2way:MuxPC                                               ; mux2way            ; work         ;
;       |mux2way:MuxRegRam|                     ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|mux2way:MuxRegRam                                           ; mux2way            ; work         ;
;       |mux2way:MuxRtRd|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|mux2way:MuxRtRd                                             ; mux2way            ; work         ;
;       |mux2way:MuxSaidaBankRegister|          ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|mux2way:MuxSaidaBankRegister                                ; mux2way            ; work         ;
;       |ram:Ram|                               ; 0 (0)               ; 64 (64)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|ram:Ram                                                     ; ram                ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_jcf1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_jcf1:auto_generated ; altsyncram_jcf1    ; work         ;
;       |romMif:Rom|                            ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|FluxoDeDados:fd|romMif:Rom                                                  ; romMif             ; work         ;
;    |UCFd:ucfd|                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|UCFd:ucfd                                                                   ; UCFd               ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_jcf1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; initRAM.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; FluxoDeDados:fd|UCAlu:UCalu|output[1]              ; GND                 ; yes                    ;
; FluxoDeDados:fd|UCAlu:UCalu|output[2]              ; GND                 ; yes                    ;
; FluxoDeDados:fd|UCAlu:UCalu|output[0]              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+-------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                 ; Reason for Removal                          ;
+-------------------------------------------------------------------------------+---------------------------------------------+
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[0]                                   ; Stuck at GND due to stuck port data_in      ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[1..10]                               ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[0]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[0]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[1]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[1]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[2]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[2]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[3]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[3]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[4]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[4]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[5]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[5]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[6]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[6]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[7]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[7]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[8]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[8]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[9]   ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[9]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[10]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[10] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[11]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[11] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[12]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[12] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[13]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[13] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[14]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[14] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[15]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[15] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[16]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[16] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[17]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[17] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[18]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[18] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[19]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[19] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[20]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[20] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[21]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[21] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[22]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[22] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[23]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[23] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[24]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[24] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[25]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[25] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[26]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[26] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[27]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[27] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[28]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[28] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[29]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[29] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[30]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[30] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[31]  ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[31] ; Stuck at GND due to stuck port clock_enable ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[0]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[1]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[2]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[3]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[4]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[5]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[6]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[7]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[8]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[9]  ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[10] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[11] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[12] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[13] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[14] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[15] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[16] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[17] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[18] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[19] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[20] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[21] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[22] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[23] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[24] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[25] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[26] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[27] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[28] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[29] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[30] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31|DOUT[31] ; Lost fanout                                 ;
; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32|DOUT[31] ; Lost fanout                                 ;
; Total Number of Removed Registers = 779                                       ;                                             ;
+-------------------------------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[0] ; Stuck at GND              ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[1],                                   ;
;                                             ; due to stuck port data_in ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[2],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[3],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[4],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[5],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[6],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[7],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[8],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[9],                                   ;
;                                             ;                           ; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[10],                                  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[0],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[0],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[1],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[1],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[2],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[2],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[3],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[3],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[4],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[4],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[5],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[5],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[6],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[6],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[7],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[7],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[8],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[8],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[9],   ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[9],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[10],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[10], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[11],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[11], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[12],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[12], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[13],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[13], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[14],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[14], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[15],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[15], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[16],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[16], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[17],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[17], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[18],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[18], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[19],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[19], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[20],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[20], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[21],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[21], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[22],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[22], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[23],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[23], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[24],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[24], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[25],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[25], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[26],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[26], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[27],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[27], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[28],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[28], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[29],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[29], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[30],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[30], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9|DOUT[31],  ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23|DOUT[31], ;
;                                             ;                           ; FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24|DOUT[31]  ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 352   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[12] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[14] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[16] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[18] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[20] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[22] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[24] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[26] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[28] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[30] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[32] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[34] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[36] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[38] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[40] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[42] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[44] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[46] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[48] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[50] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[52] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[54] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[56] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[58] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[60] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[62] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[64] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[66] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[68] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[70] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[72] ; 1       ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[74] ; 1       ;
; Total number of inverted registers = 32      ;         ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                       ;
+----------------------------------------------+-----------------------------------+
; Register Name                                ; RAM Name                          ;
+----------------------------------------------+-----------------------------------+
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[0]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[1]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[2]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[3]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[4]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[5]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[6]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[7]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[8]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[9]  ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[10] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[11] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[12] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[13] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[14] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[15] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[16] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[17] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[18] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[19] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[20] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[21] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[22] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[23] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[24] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[25] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[26] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[27] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[28] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[29] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[30] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[31] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[32] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[33] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[34] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[35] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[36] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[37] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[38] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[39] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[40] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[41] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[42] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[43] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[44] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[45] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[46] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[47] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[48] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[49] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[50] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[51] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[52] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[53] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[54] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[55] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[56] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[57] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[58] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[59] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[60] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[61] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[62] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[63] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[64] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[65] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[66] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[67] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[68] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[69] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[70] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[71] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[72] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[73] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
; FluxoDeDados:fd|ram:Ram|ram_rtl_0_bypass[74] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ;
+----------------------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+----------------------------------------+-----------------------------------+------+
; Register Name                          ; Megafunction                      ; Type ;
+----------------------------------------+-----------------------------------+------+
; FluxoDeDados:fd|ram:Ram|addr_reg[0..4] ; FluxoDeDados:fd|ram:Ram|ram_rtl_0 ; RAM  ;
+----------------------------------------+-----------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |mips|FluxoDeDados:fd|Registrador:PC|DOUT[8]                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |mips|FluxoDeDados:fd|Registrador:PC|DOUT[20]                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |mips|FluxoDeDados:fd|alu:ALU|mux4way:final|selected[7]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|mux32way:muxA|selected[15] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |mips|FluxoDeDados:fd|bancoRegistradores:BankRegister|mux32way:muxB|selected[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_jcf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxPC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; datalength     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|Registrador:PC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|romMif:Rom ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                 ;
; addr_width     ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxRtRd ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; datalength     ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister ;
+---------------------+-------+----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                           ;
+---------------------+-------+----------------------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                                 ;
; larguraendbancoregs ; 5     ; Signed Integer                                                 ;
+---------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to2 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to3 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to4 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to5 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to6 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to7 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to8 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxSaidaBankRegister ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; datalength     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|alu:ALU|mux2way:choiceA ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; dataLength     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|alu:ALU|mux2way:choiceB ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; dataLength     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxRegRam ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; datalength     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|ram:Ram ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_width     ; 32    ; Signed Integer                              ;
; addr_width     ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FluxoDeDados:fd|mux2way:MuxBeq ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; datalength     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Untyped                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 32                   ; Untyped                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                           ;
; NUMWORDS_B                         ; 32                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; initRAM.mif          ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_jcf1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|FullAdder32:adder2"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; c       ; Input  ; Info     ; Stuck at GND                                                                        ;
; vaium   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|alu:ALU|mux4way:final" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; i4[31..1] ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|alu:ALU"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to32" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to31" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to30" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to29" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to28" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to27" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to26" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to25" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to24" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to23" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to22" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to21" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to20" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to19" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to18" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to17" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to16" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to15" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to14" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to13" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to12" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to11" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to10" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to9" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to8" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to7" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to6" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to5" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to4" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to3" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to2" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|bancoRegistradores:BankRegister|Registrador:add1to1" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|FullAdder32:adder"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c        ; Input  ; Info     ; Stuck at GND                                                                        ;
; vaium    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|Registrador:PC" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
; rst    ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "FluxoDeDados:fd|mux2way:MuxPC" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; i2[3..0] ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 369                         ;
; cycloneiii_ff         ; 352                         ;
;     ENA               ; 256                         ;
;     SLD               ; 12                          ;
;     plain             ; 84                          ;
; cycloneiii_lcell_comb ; 632                         ;
;     normal            ; 632                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 122                         ;
;         4 data inputs ; 493                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 43.00                       ;
; Average LUT depth     ; 22.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 25 21:00:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 18
    Info (12023): Found entity 1: alu File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2way.vhd
    Info (12022): Found design unit 1: mux2way-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux2way.vhd Line: 17
    Info (12023): Found entity 1: mux2way File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux2way.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux4way.vhd
    Info (12022): Found design unit 1: mux4way-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux4way.vhd Line: 15
    Info (12023): Found entity 1: mux4way File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux4way.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-arch_FullAdder File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder.vhd Line: 13
    Info (12023): Found entity 1: FullAdder File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fulladder32.vhd
    Info (12022): Found design unit 1: FullAdder32-arch_FullAdder File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd Line: 15
    Info (12023): Found entity 1: FullAdder32 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file or32.vhd
    Info (12022): Found design unit 1: or32-arch_or32 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/or32.vhd Line: 12
    Info (12023): Found entity 1: or32 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/or32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ucalu.vhd
    Info (12022): Found design unit 1: UCAlu-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 13
    Info (12023): Found entity 1: UCAlu File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/ram.vhd Line: 27
    Info (12023): Found entity 1: ram File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/ram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rommif.vhd
    Info (12022): Found design unit 1: romMif-initFileROM File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd Line: 20
    Info (12023): Found entity 1: romMif File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd Line: 42
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: Registrador-comportamento File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/Registrador.vhd Line: 14
    Info (12023): Found entity 1: Registrador File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/Registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extend16to32.vhd
    Info (12022): Found design unit 1: extend16to32-arch_or32 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/extend16to32.vhd Line: 12
    Info (12023): Found entity 1: extend16to32 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/extend16to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux32way.vhd
    Info (12022): Found design unit 1: mux32way-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux32way.vhd Line: 12
    Info (12023): Found entity 1: mux32way File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux32way.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dmux32way.vhd
    Info (12022): Found design unit 1: dmux32way-dmux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/dmux32way.vhd Line: 14
    Info (12023): Found entity 1: dmux32way File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/dmux32way.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fluxodedados.vhd
    Info (12022): Found design unit 1: FluxoDeDados-arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 39
    Info (12023): Found entity 1: FluxoDeDados File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ucfd.vhd
    Info (12022): Found design unit 1: UCFd-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCfd.vhd Line: 12
    Info (12023): Found entity 1: UCFd File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCfd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: mips-mux_arch File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 49
    Info (12023): Found entity 1: mips File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd Line: 4
Info (12127): Elaborating entity "mips" for the top level hierarchy
Info (12128): Elaborating entity "FluxoDeDados" for hierarchy "FluxoDeDados:fd" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 71
Info (12128): Elaborating entity "mux2way" for hierarchy "FluxoDeDados:fd|mux2way:MuxPC" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 93
Info (12128): Elaborating entity "Registrador" for hierarchy "FluxoDeDados:fd|Registrador:PC" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 96
Info (12128): Elaborating entity "FullAdder32" for hierarchy "FluxoDeDados:fd|FullAdder32:adder" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 99
Info (12128): Elaborating entity "FullAdder" for hierarchy "FluxoDeDados:fd|FullAdder32:adder|FullAdder:a0" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd Line: 29
Info (12128): Elaborating entity "romMif" for hierarchy "FluxoDeDados:fd|romMif:Rom" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd Line: 23
Info (12128): Elaborating entity "mux2way" for hierarchy "FluxoDeDados:fd|mux2way:MuxRtRd" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 105
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "FluxoDeDados:fd|bancoRegistradores:BankRegister" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 108
Info (12128): Elaborating entity "mux32way" for hierarchy "FluxoDeDados:fd|bancoRegistradores:BankRegister|mux32way:muxA" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd Line: 112
Info (12128): Elaborating entity "dmux32way" for hierarchy "FluxoDeDados:fd|bancoRegistradores:BankRegister|dmux32way:dmuxC" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd Line: 116
Info (12128): Elaborating entity "extend16to32" for hierarchy "FluxoDeDados:fd|extend16to32:Ext" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 118
Info (12128): Elaborating entity "UCAlu" for hierarchy "FluxoDeDados:fd|UCAlu:UCalu" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 126
Warning (10631): VHDL Process Statement warning at UCAlu.vhd(33): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 33
Info (10041): Inferred latch for "output[0]" at UCAlu.vhd(33) File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 33
Info (10041): Inferred latch for "output[1]" at UCAlu.vhd(33) File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 33
Info (10041): Inferred latch for "output[2]" at UCAlu.vhd(33) File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 33
Info (10041): Inferred latch for "output[3]" at UCAlu.vhd(33) File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd Line: 33
Info (12128): Elaborating entity "alu" for hierarchy "FluxoDeDados:fd|alu:ALU" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "out4[31..1]" at alu.vhd(53) File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 53
Info (12128): Elaborating entity "mux2way" for hierarchy "FluxoDeDados:fd|alu:ALU|mux2way:choiceA" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 59
Info (12128): Elaborating entity "mux4way" for hierarchy "FluxoDeDados:fd|alu:ALU|mux4way:final" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 69
Info (12128): Elaborating entity "or32" for hierarchy "FluxoDeDados:fd|alu:ALU|or32:flag" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd Line: 75
Info (12128): Elaborating entity "ram" for hierarchy "FluxoDeDados:fd|ram:Ram" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd Line: 140
Info (12128): Elaborating entity "UCFd" for hierarchy "UCFd:ucfd" File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 120
Warning (276020): Inferred RAM node "FluxoDeDados:fd|ram:Ram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/initROM.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FluxoDeDados:fd|ram:Ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to initRAM.mif
Info (12130): Elaborated megafunction instantiation "FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "initRAM.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jcf1.tdf
    Info (12023): Found entity 1: altsyncram_jcf1 File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/db/altsyncram_jcf1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "opcodeDebug[3]" is stuck at GND File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 30
    Warning (13410): Pin "opcodeDebug[4]" is stuck at GND File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 30
    Warning (13410): Pin "HabEscMEMDebug" is stuck at GND File: C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 266 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 368 output pins
    Info (21061): Implemented 949 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Thu Oct 25 21:01:37 2018
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:44


