{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 12:36:58 2020 " "Info: Processing started: Sun Nov 15 12:36:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Info: Found entity 1: piano" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Info: Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(28) " "Warning (10230): Verilog HDL assignment warning at piano.v(28): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(33) " "Warning (10230): Verilog HDL assignment warning at piano.v(33): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(38) " "Warning (10230): Verilog HDL assignment warning at piano.v(38): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(43) " "Warning (10230): Verilog HDL assignment warning at piano.v(43): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(48) " "Warning (10230): Verilog HDL assignment warning at piano.v(48): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(53) " "Warning (10230): Verilog HDL assignment warning at piano.v(53): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(58) " "Warning (10230): Verilog HDL assignment warning at piano.v(58): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(63) " "Warning (10230): Verilog HDL assignment warning at piano.v(63): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(68) " "Warning (10230): Verilog HDL assignment warning at piano.v(68): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(73) " "Warning (10230): Verilog HDL assignment warning at piano.v(73): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(78) " "Warning (10230): Verilog HDL assignment warning at piano.v(78): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(83) " "Warning (10230): Verilog HDL assignment warning at piano.v(83): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(88) " "Warning (10230): Verilog HDL assignment warning at piano.v(88): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(93) " "Warning (10230): Verilog HDL assignment warning at piano.v(93): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(98) " "Warning (10230): Verilog HDL assignment warning at piano.v(98): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(103) " "Warning (10230): Verilog HDL assignment warning at piano.v(103): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(108) " "Warning (10230): Verilog HDL assignment warning at piano.v(108): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(113) " "Warning (10230): Verilog HDL assignment warning at piano.v(113): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(118) " "Warning (10230): Verilog HDL assignment warning at piano.v(118): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(123) " "Warning (10230): Verilog HDL assignment warning at piano.v(123): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(128) " "Warning (10230): Verilog HDL assignment warning at piano.v(128): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(133) " "Warning (10230): Verilog HDL assignment warning at piano.v(133): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(138) " "Warning (10230): Verilog HDL assignment warning at piano.v(138): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(143) " "Warning (10230): Verilog HDL assignment warning at piano.v(143): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(148) " "Warning (10230): Verilog HDL assignment warning at piano.v(148): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(153) " "Warning (10230): Verilog HDL assignment warning at piano.v(153): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(158) " "Warning (10230): Verilog HDL assignment warning at piano.v(158): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(163) " "Warning (10230): Verilog HDL assignment warning at piano.v(163): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(168) " "Warning (10230): Verilog HDL assignment warning at piano.v(168): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(173) " "Warning (10230): Verilog HDL assignment warning at piano.v(173): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(178) " "Warning (10230): Verilog HDL assignment warning at piano.v(178): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(183) " "Warning (10230): Verilog HDL assignment warning at piano.v(183): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(188) " "Warning (10230): Verilog HDL assignment warning at piano.v(188): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(193) " "Warning (10230): Verilog HDL assignment warning at piano.v(193): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(198) " "Warning (10230): Verilog HDL assignment warning at piano.v(198): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 piano.v(203) " "Warning (10230): Verilog HDL assignment warning at piano.v(203): truncated value with size 32 to match size of target (21)" {  } { { "piano.v" "" { Text "D:/Documents/BUET/Lab/DLD/DLD Project Proposals/Poor Mans Piano/Piano/piano.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1446 " "Info: Implemented 1446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1373 " "Info: Implemented 1373 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 12:37:02 2020 " "Info: Processing ended: Sun Nov 15 12:37:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
