#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Dec  5 11:19:22 2021
# Process ID: 4460
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27584 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
ERROR: [VRFC 10-3763] type error near 'carry_in' ; expected type 'of VHDL port does not match its Verilog connection' [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
ERROR: [VRFC 10-3353] formal port 'carry_in' has no actual or default value [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_0_0> not found while processing module instance <HA_source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:39]
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_1_0> not found while processing module instance <HA_source_1> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:44]
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_2_0> not found while processing module instance <HA_source_2> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_0_0> not found while processing module instance <HA_source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:39]
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_1_0> not found while processing module instance <HA_source_1> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:44]
ERROR: [VRFC 10-2063] Module <FA_Block_HA_source_2_0> not found while processing module instance <HA_source_2> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top FA_Block_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'FA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/synth/FA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/sim/FA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hdl/FA_Block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_2 .
Exporting to file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hw_handoff/FA_Block.hwh
Generated Block Design Tcl file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hw_handoff/FA_Block_bd.tcl
Generated Hardware Definition File c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/synth/FA_Block.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_0_0/sim/FA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_1_0/sim/FA_Block_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_2_0/sim/FA_Block_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hdl/FA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_wrapper
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture dataflow of entity xil_defaultlib.HA_source [ha_source_default]
Compiling architecture structural of entity xil_defaultlib.FA_Source [fa_source_default]
Compiling architecture structural of entity xil_defaultlib.TBA_Source [tba_source_default]
Compiling module xil_defaultlib.FA_Block_HA_source_0_0
Compiling module xil_defaultlib.FA_Block_HA_source_1_0
Compiling module xil_defaultlib.FA_Block_HA_source_2_0
Compiling module xil_defaultlib.FA_Block
Compiling module xil_defaultlib.FA_Block_wrapper
Compiling architecture structural of entity xil_defaultlib.tba_tb
Built simulation snapshot TBA_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TBA_tb_behav -key {Behavioral:sim_1:Functional:TBA_tb} -tclbatch {TBA_tb.tcl} -protoinst "protoinst_files/FA_Block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FA_Block.protoinst
Time resolution is 1 ps
source TBA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TBA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.215 ; gain = 70.359
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TBA_Block_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
INFO: [BD 41-1662] The design 'FA_Block_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/synth/FA_Block_inst_0.v
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/sim/FA_Block_inst_0.v
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/hdl/FA_Block_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_2 .
Exporting to file C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/hw_handoff/FA_Block_inst_0.hwh
Generated Block Design Tcl file C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/hw_handoff/FA_Block_inst_0_bd.tcl
Generated Hardware Definition File C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/synth/FA_Block_inst_0.hwdef
Exporting to file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hw_handoff/TBA_Block.hwh
Generated Block Design Tcl file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hw_handoff/TBA_Block_bd.tcl
Generated Hardware Definition File c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_0/ip/FA_Block_inst_0_HA_source_0_0/sim/FA_Block_inst_0_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_0_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_0/ip/FA_Block_inst_0_HA_source_1_0/sim/FA_Block_inst_0_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_0_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_0/ip/FA_Block_inst_0_HA_source_2_0/sim/FA_Block_inst_0_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_0_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_0/sim/FA_Block_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_0_0/sim/FA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_1_0/sim/FA_Block_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/ip/FA_Block_HA_source_2_0/sim/FA_Block_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_HA_source_0_0/sim/TBA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hdl/FA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture dataflow of entity xil_defaultlib.HA_source [ha_source_default]
Compiling architecture structural of entity xil_defaultlib.FA_Source [fa_source_default]
Compiling architecture structural of entity xil_defaultlib.TBA_Source [tba_source_default]
Compiling module xil_defaultlib.FA_Block_inst_0_HA_source_0_0
Compiling module xil_defaultlib.FA_Block_inst_0_HA_source_1_0
Compiling module xil_defaultlib.FA_Block_inst_0_HA_source_2_0
Compiling module xil_defaultlib.FA_Block_inst_0
Compiling module xil_defaultlib.TBA_Block_HA_source_0_0
Compiling module xil_defaultlib.TBA_Block
Compiling module xil_defaultlib.TBA_Block_wrapper
Compiling module xil_defaultlib.FA_Block_HA_source_0_0
Compiling module xil_defaultlib.FA_Block_HA_source_1_0
Compiling module xil_defaultlib.FA_Block_HA_source_2_0
Compiling module xil_defaultlib.FA_Block
Compiling module xil_defaultlib.FA_Block_wrapper
Compiling architecture structural of entity xil_defaultlib.tba_tb
Built simulation snapshot TBA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TBA_tb_behav -key {Behavioral:sim_1:Functional:TBA_tb} -tclbatch {TBA_tb.tcl} -protoinst "protoinst_files/TBA_Block.protoinst" -protoinst "protoinst_files/FA_Block.protoinst" -protoinst "protoinst_files/FA_Block_inst_0.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TBA_Block.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FA_Block.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FA_Block_inst_0.protoinst
Time resolution is 1 ps
source TBA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TBA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.660 ; gain = 7.445
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_fileset -constrset constrs_2
add_files -fileset constrs_2 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc
Hint: use the '-force' option to overwrite the local copies.
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
create_run synth_2 -flow {Vivado Synthesis 2021}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_2
Run is defaulting to part: xc7a100tcsg324-1
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_2
Run is defaulting to parent run part: xc7a100tcsg324-1
current_run [get_runs impl_2]
launch_runs impl_2 -jobs 16
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_2 .
[Sun Dec  5 11:49:59 2021] Launched FA_Block_inst_0_HA_source_0_0_synth_1, FA_Block_inst_0_HA_source_1_0_synth_1, FA_Block_inst_0_HA_source_2_0_synth_1, TBA_Block_HA_source_0_0_synth_1, synth_2...
Run output will be captured here:
FA_Block_inst_0_HA_source_0_0_synth_1: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/FA_Block_inst_0_HA_source_0_0_synth_1/runme.log
FA_Block_inst_0_HA_source_1_0_synth_1: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/FA_Block_inst_0_HA_source_1_0_synth_1/runme.log
FA_Block_inst_0_HA_source_2_0_synth_1: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/FA_Block_inst_0_HA_source_2_0_synth_1/runme.log
TBA_Block_HA_source_0_0_synth_1: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/TBA_Block_HA_source_0_0_synth_1/runme.log
synth_2: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_2/runme.log
[Sun Dec  5 11:50:00 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.660 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec  5 11:52:02 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
set_property constrset constrs_1 [get_runs impl_1]
set_property constrset constrs_1 [get_runs synth_1]
current_run [get_runs synth_1]
set_property top TBA_Source [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Sun Dec  5 11:54:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Dec  5 11:55:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Dec  5 11:56:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_1/runme.log
import_files -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc
Hint: use the '-force' option to overwrite the local copies.
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 12:06:24 2021...
