# rtl-to-uvm-skeleton
Perl-based automation tool that parses SystemVerilog RTL and generates UVM testbench skeletons and interfaces to accelerate verification bring-up.
