I 000051 55 601           1698259091800 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1698259091801 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 21262825757671347773367b712625272427202774)
	(_ent
		(_time 1698259091796)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1698259091806 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1698259091807 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 21272125767777347774367b712625272426292777)
	(_ent
		(_time 1698259091804)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1698259091812 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1698259091813 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 31363134316636273562776b613735373537343633)
	(_ent
		(_time 1698259091810)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1063          1698259091840 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1698259091841 2023.10.25 14:38:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 40474e43451747561114061a104644464446454742)
	(_ent
		(_time 1698259091838)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2197          1698259091865 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1698259091866 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 60666b6069363c776637753a346635653666626669)
	(_ent
		(_time 1698259091863)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1414          1698259091880 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1698259091881 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6f69646f30393378696a7a353b693a6a39696d6966)
	(_ent
		(_time 1698259091878)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 653           1698259091896 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version vef)
	(_time 1698259091897 2023.10.25 14:38:11)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7f78237f2c29236a292a6e252c7976787b792b787a)
	(_ent
		(_time 1698259091891)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 3553          1698259091911 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version vef)
	(_time 1698259091912 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8e89d281ded8d29bd0859fd1d9888c8887898a88da)
	(_ent
		(_time 1698259091909)
	)
	(_comp
		(mux_1bit
			(_object
				(_port(_int a -1 0 38(_ent (_in))))
				(_port(_int b -1 0 38(_ent (_in))))
				(_port(_int sel -1 0 38(_ent (_in))))
				(_port(_int y -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst mux_0 0 46(_comp mux_1bit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((sel)(sel))
			((y)(y(0)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_1 0 52(_comp mux_1bit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((sel)(sel))
			((y)(y(1)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_2 0 58(_comp mux_1bit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((sel)(sel))
			((y)(y(2)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_3 0 64(_comp mux_1bit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((sel)(sel))
			((y)(y(3)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_4 0 70(_comp mux_1bit)
		(_port
			((a)(a(4)))
			((b)(b(4)))
			((sel)(sel))
			((y)(y(4)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_5 0 76(_comp mux_1bit)
		(_port
			((a)(a(5)))
			((b)(b(5)))
			((sel)(sel))
			((y)(y(5)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_6 0 82(_comp mux_1bit)
		(_port
			((a)(a(6)))
			((b)(b(6)))
			((sel)(sel))
			((y)(y(6)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_7 0 88(_comp mux_1bit)
		(_port
			((a)(a(7)))
			((b)(b(7)))
			((sel)(sel))
			((y)(y(7)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_8 0 94(_comp mux_1bit)
		(_port
			((a)(a(8)))
			((b)(b(8)))
			((sel)(sel))
			((y)(y(8)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_9 0 100(_comp mux_1bit)
		(_port
			((a)(a(9)))
			((b)(b(9)))
			((sel)(sel))
			((y)(y(9)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_10 0 106(_comp mux_1bit)
		(_port
			((a)(a(10)))
			((b)(b(10)))
			((sel)(sel))
			((y)(y(10)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_11 0 112(_comp mux_1bit)
		(_port
			((a)(a(11)))
			((b)(b(11)))
			((sel)(sel))
			((y)(y(11)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_12 0 118(_comp mux_1bit)
		(_port
			((a)(a(12)))
			((b)(b(12)))
			((sel)(sel))
			((y)(y(12)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_13 0 124(_comp mux_1bit)
		(_port
			((a)(a(13)))
			((b)(b(13)))
			((sel)(sel))
			((y)(y(13)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_14 0 130(_comp mux_1bit)
		(_port
			((a)(a(14)))
			((b)(b(14)))
			((sel)(sel))
			((y)(y(14)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_15 0 136(_comp mux_1bit)
		(_port
			((a)(a(15)))
			((b)(b(15)))
			((sel)(sel))
			((y)(y(15)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 26(_ent(_in))))
		(_port(_int b 0 0 26(_ent(_in))))
		(_port(_int sel -1 0 27(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_out))))
		(_port(_int y_overflow -1 0 29(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2244          1698259091926 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version vef)
	(_time 1698259091927 2023.10.25 14:38:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9e99979198c8cf889cccddc5ca989f98cd999b989f)
	(_ent
		(_time 1698259091924)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 601           1698259094613 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1698259094614 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e1a1c191e494e0b484c09444e191a181b181f184b)
	(_ent
		(_time 1698259091795)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1698259094619 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1698259094620 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e1b15191d48480b484b09444e191a181b19161848)
	(_ent
		(_time 1698259091803)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1698259094625 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1698259094626 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2d292629787a2a3b297e6b777d2b292b292b282a2f)
	(_ent
		(_time 1698259091809)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1698259094650 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1698259094651 2023.10.25 14:38:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 3d3938396c6a3a2b6c697b676d3b393b393b383a3f)
	(_ent
		(_time 1698259091837)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2197          1698259094676 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1698259094677 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5c595c5f060a004b5a0b4906085a09590a5a5e5a55)
	(_ent
		(_time 1698259091862)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1414          1698259094691 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1698259094692 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6c696c6c363a307b6a697936386a39693a6a6e6a65)
	(_ent
		(_time 1698259091877)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 653           1698259094709 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version vef)
	(_time 1698259094710 2023.10.25 14:38:14)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7b7f2c7b2c2d276e2d2e6a21287d727c7f7d2f7c7e)
	(_ent
		(_time 1698259091890)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 3553          1698259094723 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version vef)
	(_time 1698259094724 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8b8fdc84dcddd79ed5809ad4dc8d898d828c8f8ddf)
	(_ent
		(_time 1698259091908)
	)
	(_comp
		(mux_1bit
			(_object
				(_port(_int a -1 0 38(_ent (_in))))
				(_port(_int b -1 0 38(_ent (_in))))
				(_port(_int sel -1 0 38(_ent (_in))))
				(_port(_int y -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst mux_0 0 46(_comp mux_1bit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((sel)(sel))
			((y)(y(0)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_1 0 52(_comp mux_1bit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((sel)(sel))
			((y)(y(1)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_2 0 58(_comp mux_1bit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((sel)(sel))
			((y)(y(2)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_3 0 64(_comp mux_1bit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((sel)(sel))
			((y)(y(3)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_4 0 70(_comp mux_1bit)
		(_port
			((a)(a(4)))
			((b)(b(4)))
			((sel)(sel))
			((y)(y(4)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_5 0 76(_comp mux_1bit)
		(_port
			((a)(a(5)))
			((b)(b(5)))
			((sel)(sel))
			((y)(y(5)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_6 0 82(_comp mux_1bit)
		(_port
			((a)(a(6)))
			((b)(b(6)))
			((sel)(sel))
			((y)(y(6)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_7 0 88(_comp mux_1bit)
		(_port
			((a)(a(7)))
			((b)(b(7)))
			((sel)(sel))
			((y)(y(7)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_8 0 94(_comp mux_1bit)
		(_port
			((a)(a(8)))
			((b)(b(8)))
			((sel)(sel))
			((y)(y(8)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_9 0 100(_comp mux_1bit)
		(_port
			((a)(a(9)))
			((b)(b(9)))
			((sel)(sel))
			((y)(y(9)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_10 0 106(_comp mux_1bit)
		(_port
			((a)(a(10)))
			((b)(b(10)))
			((sel)(sel))
			((y)(y(10)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_11 0 112(_comp mux_1bit)
		(_port
			((a)(a(11)))
			((b)(b(11)))
			((sel)(sel))
			((y)(y(11)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_12 0 118(_comp mux_1bit)
		(_port
			((a)(a(12)))
			((b)(b(12)))
			((sel)(sel))
			((y)(y(12)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_13 0 124(_comp mux_1bit)
		(_port
			((a)(a(13)))
			((b)(b(13)))
			((sel)(sel))
			((y)(y(13)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_14 0 130(_comp mux_1bit)
		(_port
			((a)(a(14)))
			((b)(b(14)))
			((sel)(sel))
			((y)(y(14)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_15 0 136(_comp mux_1bit)
		(_port
			((a)(a(15)))
			((b)(b(15)))
			((sel)(sel))
			((y)(y(15)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 26(_ent(_in))))
		(_port(_int b 0 0 26(_ent(_in))))
		(_port(_int sel -1 0 27(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_out))))
		(_port(_int y_overflow -1 0 29(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 2244          1698259094738 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version vef)
	(_time 1698259094739 2023.10.25 14:38:14)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9b9f99949acdca8d99c9d8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1698259091923)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 605           1698274015074 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274015075 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 24277120757374317276337e742320222122252271)
	(_ent
		(_time 1698274015070)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274015089 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274015090 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 34366831666262216261236e6433303231333c3262)
	(_ent
		(_time 1698274015084)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274015100 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274015101 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 43401f414114445547100519134547454745464441)
	(_ent
		(_time 1698274015096)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274015147 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274015148 2023.10.25 18:46:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 727120727525756423263428227476747674777570)
	(_ent
		(_time 1698274015139)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274015184 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274015185 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9193c69e99c7cd8697c684cbc597c494c797939798)
	(_ent
		(_time 1698274015178)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274015217 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274015218 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b1b3e6e5b9e7eda6b7b4a4ebe5b7e4b4e7b7b3b7b8)
	(_ent
		(_time 1698274015212)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274015249 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274015250 2023.10.25 18:46:55)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d0d3d083d5868cc58685c18a83d6d9d7d4d684d7d5)
	(_ent
		(_time 1698274015244)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274015272 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274015273 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code efecefbdbcb9b3fabaeafeb0b8e9ede9e6e8ebe9bb)
	(_ent
		(_time 1698274015267)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2248          1698274015303 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698274015304 2023.10.25 18:46:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0e0d5a0808585f180c5c4d555a080f085d090b080f)
	(_ent
		(_time 1698274015297)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 605           1698274038944 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274038945 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67333767353037723135703d376063616261666132)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274038950 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274038951 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67323e67363131723132703d3760636162606f6131)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274038956 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274038957 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67333e67613060716334213d376163616361626065)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274038971 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274038972 2023.10.25 18:47:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 77232077752070612623312d277173717371727075)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274038984 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274038985 2023.10.25 18:47:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 86d3d48889d0da9180d193dcd280d383d08084808f)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274038998 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274038999 2023.10.25 18:47:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 96c3c49999c0ca81909383ccc290c393c09094909f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274039012 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274039013 2023.10.25 18:47:19)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a5f1a0f3a5f3f9b0f3f0b4fff6a3aca2a1a3f1a2a0)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274039024 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274039025 2023.10.25 18:47:19)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b5e1b0e0b5e3e9a0e0b0a4eae2b3b7b3bcb2b1b3e1)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2248          1698274039039 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698274039040 2023.10.25 18:47:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c5919590939394d3c797869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000050 55 1189          1698274039053 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274039054 2023.10.25 18:47:19)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code d4808486838285c181d5c08e87d2d5d287d3d1d182)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698274574834 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274574835 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae9bceebeedeaafece8ade0eabdbebcbfbcbbbcef)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274574840 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274574841 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae8b5eebdececafecefade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274574846 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274574847 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae9b5eeeaedbdacbee9fce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274574858 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274574859 2023.10.25 18:56:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c99ac89dc59ecedf989d8f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274574874 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274574875 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d98bdd8bd98f85cedf8ecc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274574887 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274574888 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e8baecbbe9beb4ffeeedfdb2bceebdedbeeeeaeee1)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274574899 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274574900 2023.10.25 18:56:14)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f8ababa9f5aea4edaeade9a2abfef1fffcfeacfffd)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274574911 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274574912 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 085b540f055e541d5d0d19575f0e0a0e010f0c0e5c)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000050 55 1189          1698274574943 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274574944 2023.10.25 18:56:14)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27742e23737176327226337d742126217420222271)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698274597240 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274597241 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40451742151710551612571a104744464546414615)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274597246 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274597247 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40441e42161616551615571a104744464547484616)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274597252 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274597253 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40451e42411747564413061a104644464446454742)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274597265 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274597266 2023.10.25 18:56:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 4f4a1f4c1c1848591e1b09151f494b494b494a484d)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274597279 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274597280 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5f5b0a5c0009034859084a050b590a5a09595d5956)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274597293 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274597294 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6f6b3a6f30393378696a7a353b693a6a39696d6966)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274597308 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274597309 2023.10.25 18:56:37)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7e7b7c7e2e28226b282b6f242d7877797a782a797b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274597321 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274597322 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8e8b8c81ded8d29bdb8b9fd1d9888c8887898a88da)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000050 55 1189          1698274597339 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274597340 2023.10.25 18:56:37)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9e9bc99198c8cf8bcb9f8ac4cd989f98cd999b9bc8)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275230725 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275230726 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9fc499ca9b9cd99a9edb969ccbc8cac9cacdca99)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275230733 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275230734 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9ecd99c99a9ad99a99db969ccbc8cac9cbc4ca9a)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275230739 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275230740 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9fcd999e9bcbdac89f8a969ccac8cac8cac9cbce)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275230761 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275230762 2023.10.25 19:07:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ebb8e4b9bcbcecfdbabfadb1bbedefedefedeeece9)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275230775 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275230776 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code fba9f1aba0ada7ecfdaceea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275230795 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275230796 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0b59590d505d571c0d0e1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275230815 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275230816 2023.10.25 19:07:10)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1a491f1c4e4c460f4c4f0b40491c131d1e1c4e1d1f)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275230828 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275230829 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2a792f2f7e7c763f7f2e3b757d2c282c232d2e2c7e)
	(_ent
		(_time 1698275230826)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3728          1698275230850 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275230851 2023.10.25 19:07:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 491a194b131f185f4d1a0a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 6 -1)
)
I 000050 55 1189          1698275230877 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275230878 2023.10.25 19:07:10)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 590a095a030f084c0c584d030a5f585f0a5e5c5c0f)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275410144 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275410145 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9acd9d959ecdca8fccc88dc0ca9d9e9c9f9c9b9ccf)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275410150 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275410151 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aafca4fdadfcfcbffcffbdf0faadaeacafada2acfc)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275410156 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275410157 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aafda4fdfafdadbcaef9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275410169 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275410170 2023.10.25 19:10:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code baedbaefeeedbdacebeefce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275410184 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275410185 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c99fcc9cc99f95decf9edc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275410198 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275410199 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d98fdc8bd98f85cedfdccc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275410212 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275410213 2023.10.25 19:10:10)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e9bebbbbe5bfb5fcbfbcf8b3baefe0eeedefbdeeec)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275410231 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275410232 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f8afaaa9f5aea4edadfce9a7affefafef1fffcfeac)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3874          1698275410247 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275410248 2023.10.25 19:10:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 085f0e0e535e591e0f0f4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__86(_arch 6 0 86(_assignment(_trgt(4))(_sens(14)))))
			(line__88(_arch 7 0 88(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000050 55 1189          1698275410275 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275410276 2023.10.25 19:10:10)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27702123737176327226337d742126217420222271)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275411953 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275411954 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aff8faf8acf8ffbaf9fdb8f5ffa8aba9aaa9aea9fa)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275411959 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275411960 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aff9f3f8aff9f9baf9fab8f5ffa8aba9aaa8a7a9f9)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275411965 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275411966 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bfe8e3ebe8e8b8a9bbecf9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275411978 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275411979 2023.10.25 19:10:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ce999c9a9e99c9d89f9a88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275411992 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275411993 2023.10.25 19:10:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code de88898c828882c9d889cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275412007 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275412008 2023.10.25 19:10:12)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code edbbbabeb0bbb1faebe8f8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275412021 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275412022 2023.10.25 19:10:12)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fdaafdacacaba1e8aba8eca7aefbf4faf9fba9faf8)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275412034 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275412035 2023.10.25 19:10:12)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fdaafdacacaba1e8a8f9eca2aafbfffbf4faf9fba9)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3874          1698275412049 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275412050 2023.10.25 19:10:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5a590b0a5b5c1b0a0a4e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__86(_arch 6 0 86(_assignment(_trgt(4))(_sens(14)))))
			(line__88(_arch 7 0 88(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000050 55 1189          1698275412064 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275412065 2023.10.25 19:10:12)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1c4b481b1c4a4d09491d08464f1a1d1a4f1b19194a)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275644921 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275644922 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b8bdebece5efe8adeeeaafe2e8bfbcbebdbeb9beed)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275644927 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275644928 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b8bce2ece6eeeeadeeedafe2e8bfbcbebdbfb0beee)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275644933 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275644934 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c7c29d92c190c0d1c394819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275644946 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275644947 2023.10.25 19:14:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d7d28384d580d0c18683918d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275644966 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275644967 2023.10.25 19:14:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e7e3b6b4e9b1bbf0e1b0f2bdb3e1b2e2b1e1e5e1ee)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275644980 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275644981 2023.10.25 19:14:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f6f2a7a6f9a0aae1f0f3e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275644994 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275644995 2023.10.25 19:14:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0603010105505a135053175c55000f010200520103)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275645009 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275645010 2023.10.25 19:14:05)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 15101213154349004011044a421317131c12111341)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3950          1698275645024 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275645025 2023.10.25 19:14:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2520772173737433222a667e712324237622202324)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 60(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 75(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 49(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 50(_arch(_uni))))
		(_sig(_int overflow_result -1 0 51(_arch(_uni))))
		(_sig(_int mux_A 7 0 54(_arch(_uni))))
		(_sig(_int mux_B 7 0 54(_arch(_uni))))
		(_sig(_int mux_R 7 0 55(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 56(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 57(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__88(_arch 1 0 88(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__89(_arch 2 0 89(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__90(_arch 3 0 90(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__91(_arch 4 0 91(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__93(_arch 5 0 93(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__94(_arch 6 0 94(_assignment(_trgt(4))(_sens(14)))))
			(line__96(_arch 7 0 96(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698275645055 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698275645056 2023.10.25 19:14:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 44401446491218534316511e10421141124246424d)
	(_ent
		(_time 1698275645050)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698275645087 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275645088 2023.10.25 19:14:05)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 64613664333235713165703e376265623763616132)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275970929 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275970930 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37323332656067226165206d673033313231363162)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275970935 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275970936 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37333a32666161226162206d6730333132303f3161)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275970941 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275970942 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37323a32316030213364716d673133313331323035)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275970955 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275970956 2023.10.25 19:19:30)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 47424444451040511613011d174143414341424045)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275970972 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275970973 2023.10.25 19:19:30)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5753515459010b405100420d03510252015155515e)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275970991 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275970992 2023.10.25 19:19:30)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7672707779202a617073632c22702373207074707f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275971005 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275971006 2023.10.25 19:19:31)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8580d48a85d3d990d3d094dfd6838c828183d18280)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275971027 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275971028 2023.10.25 19:19:31)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9590c49b95c3c980c09184cac29397939c929193c1)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698275971061 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698275971062 2023.10.25 19:19:31)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b4b0b2e0b9e2e8a3b3e6a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698275971086 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275971087 2023.10.25 19:19:31)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code d4d1d086838285c181d5c08e87d2d5d287d3d1d182)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698276249543 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698276249544 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 89888d87d5ded99cdfdb9ed3d98e8d8f8c8f888fdc)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698276249549 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698276249550 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 89898487d6dfdf9cdfdc9ed3d98e8d8f8c8e818fdf)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698276249555 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698276249556 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8988848781de8e9f8ddacfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698276249567 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698276249568 2023.10.25 19:24:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a8a9abfea5ffafbef9fceef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698276249582 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698276249583 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a8a8aeffa9fef4bfaeffbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698276249596 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698276249597 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8b8beecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698276249611 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698276249612 2023.10.25 19:24:09)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c7c69693c5919bd29192d69d94c1cec0c3c193c0c2)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698276249625 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698276249626 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d7d68684d5818bc282d3c68880d1d5d1ded0d3d183)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3973          1698276249640 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698276249641 2023.10.25 19:24:09)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e6e7e2b5b3b0b7f0e1b2a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 60(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 75(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 49(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 50(_arch(_uni))))
		(_sig(_int overflow_result -1 0 51(_arch(_uni))))
		(_sig(_int mux_A 7 0 54(_arch(_uni))))
		(_sig(_int mux_B 7 0 54(_arch(_uni))))
		(_sig(_int mux_R 7 0 55(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 56(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 57(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__88(_arch 1 0 88(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__89(_arch 2 0 89(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__90(_arch 3 0 90(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__91(_arch 4 0 91(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__93(_arch 5 0 93(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__94(_arch 6 0 94(_assignment(_trgt(4))(_sens(14)))))
			(line__96(_arch 7 0 96(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698276249674 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698276249675 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0606030009505a110154135c52005303500004000f)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698276249689 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698276249690 2023.10.25 19:24:09)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15141212434344004014014f461314134612101043)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698276964338 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698276964339 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6b5e3e2e5e1e6a3e0e4a1ece6b1b2b0b3b0b7b0e3)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698276964348 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698276964349 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6b4eae2e6e0e0a3e0e3a1ece6b1b2b0b3b1beb0e0)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698276964354 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698276964355 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5c69990c192c2d3c196839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698276964376 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698276964377 2023.10.25 19:36:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d5d68786d582d2c38481938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698276964391 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698276964392 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e4e6b3b7e9b2b8f3e2b3f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698276964406 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698276964407 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f4f6a3a4f9a2a8e3f2f1e1aea0f2a1f1a2f2f6f2fd)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698276964421 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698276964422 2023.10.25 19:36:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 04070503055258115251155e57020d030002500301)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698276964435 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698276964436 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1310121515454f064617024c441511151a14171547)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4532          1698276964450 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698276964451 2023.10.25 19:36:04)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 232077277375723525746078772522257024262522)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698276964477 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698276964478 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4240144049141e554510571816441747144440444b)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698276964492 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698276964493 2023.10.25 19:36:04)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 525106510304034707534608015453540155575704)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698277363748 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277363749 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e5e0b7b5b3b4f1b2b6f3beb4e3e0e2e1e2e5e2b1)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698277363754 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277363755 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e4e9b7b6b2b2f1b2b1f3beb4e3e0e2e1e3ece2b2)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698277363760 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277363761 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e5e9b7e1b3e3f2e0b7a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698277363773 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277363774 2023.10.25 19:42:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 030203040554041552574559530507050705060401)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698277363790 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277363791 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1313161419454f041544064947154616451511151a)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698277363806 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277363807 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2222272629747e352427377876247727742420242b)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698277363823 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277363824 2023.10.25 19:42:43)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3233603635646e276467236861343b353634663537)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698277363843 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277363844 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4243104145141e571746531d154440444b45464416)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4535          1698277363858 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277363859 2023.10.25 19:42:43)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 51505652030700475706120a055750570256545750)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698277363886 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277363887 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7070757179262c677722652a247625752676727679)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698277363910 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277363911 2023.10.25 19:42:43)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9091979fc3c6c185c59184cac3969196c3979595c6)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698277446964 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277446965 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a3a7a7a5a0a7e2a1a5e0ada7f0f3f1f2f1f6f1a2)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698277446970 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277446971 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a2aea7a6a1a1e2a1a2e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698277446976 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277446977 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a3aea7f1a0f0e1f3a4b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698277446990 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277446991 2023.10.25 19:44:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 16424210154111004742504c461012101210131114)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698277447007 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277447008 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 25707421297379322372307f71237020732327232c)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698277447022 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277447023 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 35606430396369223330206f61336030633337333c)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698277447036 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277447037 2023.10.25 19:44:07)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 45114346451319501310541f16434c424143114240)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698277447050 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277447051 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 45114346451319501041541a124347434c42414311)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4535          1698277447065 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277447066 2023.10.25 19:44:07)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 54000757030205425203170f005255520753515255)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698277447086 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277447087 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 74212575792228637326612e20722171227276727d)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698277447107 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277447108 2023.10.25 19:44:07)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 83d7d08dd3d5d296d68297d9d0858285d0848686d5)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
V 000051 55 605           1698277518653 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277518654 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feacfdaefea9aeeba8ace9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1698277518659 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277518660 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feadf4aefda8a8eba8abe9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1698277518665 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277518666 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feacf4aeaaa9f9e8faadb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1698277518680 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277518681 2023.10.25 19:45:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1d4f181b4c4a1a0b4c495b474d1b191b191b181a1f)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1698277518694 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277518695 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2d7e2d29707b713a2b7a3877792b78287b2b2f2b24)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1418          1698277518708 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277518709 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3d6e3d38606b612a3b382867693b68386b3b3f3b34)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 657           1698277518726 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277518727 2023.10.25 19:45:18)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4c1e1b4f1a1a10591a195d161f4a454b484a184b49)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1397          1698277518741 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277518742 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5c0e0b5e0a0a004909584d030b5a5e5a555b585a08)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
V 000051 55 4535          1698277518756 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277518757 2023.10.25 19:45:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6b39696b6a3d3a7d6d3c28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
V 000051 55 2107          1698277518777 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277518778 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7b287b7a202d276c7c296e212f7d2e7e2d7d797d72)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000050 55 1189          1698277518798 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277518799 2023.10.25 19:45:18)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8bd989858addda9ede8a9fd1d88d8a8dd88c8e8edd)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
