#[doc = "Register `UCA1MCTLW` reader"]
pub type R = crate::R<Uca1mctlwSpec>;
#[doc = "Register `UCA1MCTLW` writer"]
pub type W = crate::W<Uca1mctlwSpec>;
#[doc = "Oversampling mode enabled\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Ucos16 {
    #[doc = "0: Disabled"]
    Ucos16_0 = 0,
    #[doc = "1: Enabled"]
    Ucos16_1 = 1,
}
impl From<Ucos16> for bool {
    #[inline(always)]
    fn from(variant: Ucos16) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `UCOS16` reader - Oversampling mode enabled"]
pub type Ucos16R = crate::BitReader<Ucos16>;
impl Ucos16R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Ucos16 {
        match self.bits {
            false => Ucos16::Ucos16_0,
            true => Ucos16::Ucos16_1,
        }
    }
    #[doc = "Disabled"]
    #[inline(always)]
    pub fn is_ucos16_0(&self) -> bool {
        *self == Ucos16::Ucos16_0
    }
    #[doc = "Enabled"]
    #[inline(always)]
    pub fn is_ucos16_1(&self) -> bool {
        *self == Ucos16::Ucos16_1
    }
}
#[doc = "Field `UCOS16` writer - Oversampling mode enabled"]
pub type Ucos16W<'a, REG> = crate::BitWriter<'a, REG, Ucos16>;
impl<'a, REG> Ucos16W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disabled"]
    #[inline(always)]
    pub fn ucos16_0(self) -> &'a mut crate::W<REG> {
        self.variant(Ucos16::Ucos16_0)
    }
    #[doc = "Enabled"]
    #[inline(always)]
    pub fn ucos16_1(self) -> &'a mut crate::W<REG> {
        self.variant(Ucos16::Ucos16_1)
    }
}
#[doc = "Field `UCBRF` reader - First modulation stage select"]
pub type UcbrfR = crate::FieldReader;
#[doc = "Field `UCBRF` writer - First modulation stage select"]
pub type UcbrfW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `UCBRS` reader - Second modulation stage select"]
pub type UcbrsR = crate::FieldReader;
#[doc = "Field `UCBRS` writer - Second modulation stage select"]
pub type UcbrsW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bit 0 - Oversampling mode enabled"]
    #[inline(always)]
    pub fn ucos16(&self) -> Ucos16R {
        Ucos16R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 4:7 - First modulation stage select"]
    #[inline(always)]
    pub fn ucbrf(&self) -> UcbrfR {
        UcbrfR::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:15 - Second modulation stage select"]
    #[inline(always)]
    pub fn ucbrs(&self) -> UcbrsR {
        UcbrsR::new(((self.bits >> 8) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - Oversampling mode enabled"]
    #[inline(always)]
    pub fn ucos16(&mut self) -> Ucos16W<Uca1mctlwSpec> {
        Ucos16W::new(self, 0)
    }
    #[doc = "Bits 4:7 - First modulation stage select"]
    #[inline(always)]
    pub fn ucbrf(&mut self) -> UcbrfW<Uca1mctlwSpec> {
        UcbrfW::new(self, 4)
    }
    #[doc = "Bits 8:15 - Second modulation stage select"]
    #[inline(always)]
    pub fn ucbrs(&mut self) -> UcbrsW<Uca1mctlwSpec> {
        UcbrsW::new(self, 8)
    }
}
#[doc = "eUSCI_Ax Modulation Control Word Register\n\nYou can [`read`](crate::Reg::read) this register and get [`uca1mctlw::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`uca1mctlw::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Uca1mctlwSpec;
impl crate::RegisterSpec for Uca1mctlwSpec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`uca1mctlw::R`](R) reader structure"]
impl crate::Readable for Uca1mctlwSpec {}
#[doc = "`write(|w| ..)` method takes [`uca1mctlw::W`](W) writer structure"]
impl crate::Writable for Uca1mctlwSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets UCA1MCTLW to value 0"]
impl crate::Resettable for Uca1mctlwSpec {}
