{
    "DESIGN_NAME": "usb_cdc_core",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk_i",
    "CLOCK_NET": "clk_i",
    "pdk::sky130A": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": "15.6",
            "FP_CORE_UTIL": "30",
            "SYNTH_MAX_FANOUT": "6",
            "PL_TARGET_DENSITY": "0.32"
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": "15.6",
            "FP_CORE_UTIL": "45",
            "SYNTH_MAX_FANOUT": "6",
            "PL_TARGET_DENSITY": "expr::($FP_CORE_UTIL+5) / 100.0"
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": "15.6",
            "FP_CORE_UTIL": "45",
            "SYNTH_MAX_FANOUT": "6",
            "PL_TARGET_DENSITY": "expr::($FP_CORE_UTIL+5) / 100.0"
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": "15.6",
            "FP_CORE_UTIL": "45",
            "SYNTH_MAX_FANOUT": "6",
            "PL_TARGET_DENSITY": "expr::($FP_CORE_UTIL+5) / 100.0"
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": "15.6",
            "FP_CORE_UTIL": "45",
            "SYNTH_MAX_FANOUT": "6",
            "PL_TARGET_DENSITY": "expr::($FP_CORE_UTIL+5) / 100.0"
        }
    }
}