| units: 500000 tech: sky130B format: MIT
x a_n13531_3164# a_n13501_3190# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-13434 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n10081_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-10022 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_2.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-6058 sky130_fd_pr__pfet_01v8
x a_n12446_n11709# VSS a_n12416_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12253 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_8.Y a_11865_n20887# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-20886 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_8.Y VDD a_11865_n2775# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-2774 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VSS a_n18305_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-18304 y=-6216 sky130_fd_pr__nfet_01v8
x a_n20839_3190# VSS a_n20083_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19728 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.inv_13.A MULT_0.4bit_ADDER_1.A3 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21845 y=-8959 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_2.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12392 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.Y VDD mux8_7.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-24270 sky130_fd_pr__pfet_01v8
x SEL0 mux8_5.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-22606 sky130_fd_pr__pfet_01v8
x a_n4385_3190# a_n3629_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-3370 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT a_n13192_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12165 y=2026 sky130_fd_pr__pfet_01v8
x A1 MULT_0.NAND2_9.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-12259 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_8.Y VSS mux8_3.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-12263 sky130_fd_pr__nfet_01v8
x a_n18222_1406# a_n18042_2026# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17783 y=2026 sky130_fd_pr__pfet_01v8
x a_n24654_1380# VSS a_n24624_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-24653 y=1406 sky130_fd_pr__nfet_01v8
x a_n14155_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13975_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13620 y=-7798 sky130_fd_pr__pfet_01v8
x a_n12347_n15041# XOR8_0.S0 a_n11276_n15299# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14944 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B a_n11723_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-11722 y=-9385 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n18998_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18931 y=-11062 sky130_fd_pr__pfet_01v8
x a_n24130_3190# a_n23950_3810# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-23499 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-17080 y=-9163 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_4.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13501 y=-12427 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT a_n13381_373# 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-13380 y=439 sky130_fd_pr__nfet_01v8
x a_n14005_n8445# VSS a_n13975_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13812 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C VDD mux8_5.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-19742 sky130_fd_pr__pfet_01v8
x NOT8_0.S3 VDD mux8_4.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-18077 sky130_fd_pr__pfet_01v8
x B4 a_n12345_n26161# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-26540 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y VDD a_n10684_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9753 y=-11062 sky130_fd_pr__pfet_01v8
x B6 a_n23960_n22530# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23893 y=-22529 sky130_fd_pr__nfet_01v8
x a_n14155_n5154# a_n13975_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13716 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-14897 y=-9163 sky130_fd_pr__pfet_01v8
x a_n4385_3190# a_n4205_3810# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-3946 y=3810 sky130_fd_pr__pfet_01v8
x B4 a_n11274_n25843# XOR8_0.S4 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25776 sky130_fd_pr__nfet_01v8
x a_5167_4886# V_FLAG_0.XOR2_0.Y a_5197_5532# VDD s=18150,616 d=18150,616 l=30 w=550 x=5743 y=5532 sky130_fd_pr__pfet_01v8
x NOT8_0.S5 a_10459_n26405# mux8_7.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-26404 sky130_fd_pr__nfet_01v8
x a_n12345_n23393# XOR8_0.S3 a_n11274_n23651# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23296 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.Y mux8_2.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 VSS a_n16690_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16335 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B3 a_n20737_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-20678 y=-11062 sky130_fd_pr__pfet_01v8
x VSS a_n8549_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-8290 y=-11682 sky130_fd_pr__nfet_01v8
x B6 a_n11274_n31085# XOR8_0.S6 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31018 sky130_fd_pr__nfet_01v8
x A7 AND8_0.NOT8_0.A7 a_n23960_n23839# VSS s=24800,924 d=13200,466 l=30 w=400 x=-23989 y=-23838 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_1.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 a_n16690_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-16239 y=-5153 sky130_fd_pr__nfet_01v8
x A2 AND8_0.NOT8_0.A2 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24442 y=-17405 sky130_fd_pr__pfet_01v8
x a_n24804_1406# a_n24624_2026# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-24173 y=2026 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_8.Y VDD a_11865_1753# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=1753 sky130_fd_pr__pfet_01v8
x V_FLAG_0.NAND2_0.Y V VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=7809 y=5379 sky130_fd_pr__pfet_01v8
x a_n15737_n8445# a_n15707_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-15640 y=-8418 sky130_fd_pr__nfet_01v8
x XOR8_0.S1 VDD mux8_2.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16984 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C mux8_0.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=2897 sky130_fd_pr__pfet_01v8
x A5 VSS a_n18072_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-16923 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_4.B VDD mux8_7.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-27134 sky130_fd_pr__pfet_01v8
x A1 VDD AND8_0.NOT8_0.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24447 y=-16288 sky130_fd_pr__pfet_01v8
x OR8_0.S0 mux8_1.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-1630 sky130_fd_pr__pfet_01v8
x a_n15737_n5180# VSS a_n15707_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15544 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_8.Y a_11865_n20887# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-20886 sky130_fd_pr__pfet_01v8
x B4 right_shifter_0.buffer_4.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-17686 sky130_fd_pr__pfet_01v8
x A3 VDD AND8_0.NOT8_0.A3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24427 y=-18620 sky130_fd_pr__pfet_01v8
x VDD left_shifter_0.S0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-14416 sky130_fd_pr__pfet_01v8
x a_n5059_1406# a_n4879_2026# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-4620 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_5.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-22606 sky130_fd_pr__pfet_01v8
x SEL3 a_n7676_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-7617 y=3810 sky130_fd_pr__pfet_01v8
x VSS a_n8549_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-8290 y=-5153 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n25478# a_8592_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-25477 sky130_fd_pr__nfet_01v8
x NOT8_0.S4 VDD mux8_5.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-22605 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_6.Y VDD mux8_4.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT a_n19187_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-19186 y=-12649 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT a_n18422_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18163 y=-8418 sky130_fd_pr__nfet_01v8
x B1 a_n12314_n18115# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-18048 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B VDD mux8_1.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_7.Y VDD mux8_1.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VSS a_n18422_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18067 y=-5153 sky130_fd_pr__nfet_01v8
x SEL0 mux8_8.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-31662 sky130_fd_pr__pfet_01v8
x a_n14931_1406# a_n14751_1406# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-14300 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 mux8_1.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-4493 sky130_fd_pr__pfet_01v8
x SEL0 mux8_4.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-14280 sky130_fd_pr__pfet_01v8
x B4 VDD a_n14077_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13146 y=3810 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.Y VDD V_FLAG_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=7385 y=5227 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9389 y=-12427 sky130_fd_pr__pfet_01v8
x a_n3350_1380# a_n3320_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-3253 y=1406 sky130_fd_pr__nfet_01v8
x a_n1768_1406# a_n1588_1406# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-1137 y=1406 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A5 VDD OR8_0.S5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15964 y=-20538 sky130_fd_pr__pfet_01v8
x B0 MULT_0.NAND2_2.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20521 y=-2626 sky130_fd_pr__pfet_01v8
x a_n12345_n28506# VSS a_n11274_n29052# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-29081 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C a_9336_n20950# a_9432_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-20949 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-19358 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 a_n17446_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-17387 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.Y VDD mux8_3.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-10686 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_2.inv_1.A left_shifter_0.S7 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-20135 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_8.Y VDD a_11865_n7203# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-7202 sky130_fd_pr__pfet_01v8
x a_3463_4888# a_3493_5534# V_FLAG_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=4135 y=5534 sky130_fd_pr__pfet_01v8
x NOT8_0.S7 a_10459_n35461# mux8_6.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-35460 sky130_fd_pr__nfet_01v8
x VSS a_n9125_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-8098 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_6.Y VDD mux8_5.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-22606 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n30006# a_10459_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-30005 sky130_fd_pr__nfet_01v8
x SEL3 VSS a_n14077_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-14106 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VSS a_n12605_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-12604 y=-12745 sky130_fd_pr__nfet_01v8
x MULT_0.inv_9.Y a_n13714_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-13713 y=-12649 sky130_fd_pr__nfet_01v8
x mux8_0.inv_0.A VSS C VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=1367 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-8123 y=-5898 sky130_fd_pr__pfet_01v8
x A2 VDD MULT_0.NAND2_14.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22404 y=-10967 sky130_fd_pr__pfet_01v8
x B1 a_n12345_n17857# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-18236 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n4205_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-4042 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B0 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-10594 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B VDD mux8_6.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-36190 sky130_fd_pr__pfet_01v8
x a_n12345_n17857# XOR8_0.S1 a_n11274_n18115# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17760 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_9336_n12822# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-12821 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n914_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-751 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT a_n11840_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11581 y=-5153 sky130_fd_pr__nfet_01v8
x A3 MULT_0.NAND2_11.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22117 y=-5730 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_8.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-31662 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n15887_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-15828 y=-5153 sky130_fd_pr__nfet_01v8
x B2 VSS a_n22426_n9284# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22425 y=-9313 sky130_fd_pr__nfet_01v8
x NOT8_0.S6 VDD mux8_8.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-31661 sky130_fd_pr__pfet_01v8
x B6 right_shifter_0.buffer_2.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-19324 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_5.Y a_11386_n26406# mux8_7.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-26405 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B1 a_n14155_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-14096 y=-7798 sky130_fd_pr__pfet_01v8
x B4 VDD a_n12314_n26419# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-26448 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-3392 y=661 sky130_fd_pr__pfet_01v8
x XOR8_0.S1 a_9528_n8194# mux8_2.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-8193 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A0 VDD AND8_0.S0 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21363 y=-18247 sky130_fd_pr__pfet_01v8
x a_n209_1406# a_n29_1406# 8bit_ADDER_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=229 y=1406 sky130_fd_pr__nfet_01v8
x B6 left_shifter_0.buffer_2.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-19770 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_6.inv_1.A VDD left_shifter_0.S1 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-15235 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.Y mux8_0.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-3680 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_5.Y VDD MULT_0.4bit_ADDER_0.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-23585 y=-5598 sky130_fd_pr__pfet_01v8
x mux8_5.A1 VDD mux8_5.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VSS a_n14490_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-14489 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11798 y=-12427 sky130_fd_pr__pfet_01v8
x a_n18072_1380# VSS a_n18042_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-18071 y=1406 sky130_fd_pr__nfet_01v8
x left_shifter_0.S1 mux8_2.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-8922 sky130_fd_pr__pfet_01v8
x SEL1 mux8_0.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VSS a_n9325_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8970 y=1406 sky130_fd_pr__nfet_01v8
x Y1 a_16143_n18523# a_16431_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16593 y=-18522 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_9.Y a_11865_n29943# mux8_8.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-29942 sky130_fd_pr__pfet_01v8
x B4 VDD a_n17677_n21025# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20862 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n23245_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-23186 y=2026 sky130_fd_pr__pfet_01v8
x left_shifter_0.S1 a_7644_n8194# mux8_2.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-8193 sky130_fd_pr__nfet_01v8
x A5 OR8_0.NOT8_0.A5 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-21974 sky130_fd_pr__nfet_01v8
x a_n19028_n11709# mux8_8.A1 a_n18998_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18259 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20371 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_9.Y mux8_7.inv_0.A a_11865_n25415# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-25414 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A mux8_7.A0 a_n15907_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15936 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_3.Y a_11194_n25478# a_11290_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-25477 sky130_fd_pr__nfet_01v8
x B6 VDD a_n20113_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-19540 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10306 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_14.Y MULT_0.inv_14.Y VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21849 y=-10931 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT a_n12416_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-11389 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_7.Y mux8_3.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-13550 sky130_fd_pr__pfet_01v8
x mux8_6.A0 a_5773_4912# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=6031 y=4912 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 8bit_ADDER_0.S2 a_n6035_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-5872 y=1406 sky130_fd_pr__nfet_01v8
x a_n17296_n8445# a_n17266_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16623 y=-7798 sky130_fd_pr__pfet_01v8
x B2 VDD a_n6950_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-6377 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-11414 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_6.Y VDD mux8_8.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-31662 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.Y VDD mux8_6.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-33326 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.B VSS a_3463_4888# VSS s=4030,192 d=7540,376 l=30 w=130 x=4611 y=4914 sky130_fd_pr__nfet_01v8
x SEL2 VSS mux8_0.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=3385 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_4.Y VDD mux8_2.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-6058 sky130_fd_pr__pfet_01v8
x B2 VDD a_n17677_n18225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-18062 sky130_fd_pr__pfet_01v8
x A0 a_n17677_n15425# OR8_0.NOT8_0.A0 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-14590 sky130_fd_pr__pfet_01v8
x a_n17446_n8419# a_n17266_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16815 y=-8418 sky130_fd_pr__nfet_01v8
x A3 OR8_0.NOT8_0.A3 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-19174 sky130_fd_pr__nfet_01v8
x right_shifter_0.S0 mux8_1.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-4494 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_6.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-32838 sky130_fd_pr__nfet_01v8
x Y3 VSS ZFLAG_0.nor4_0.Y VSS s=12400,524 d=6600,266 l=30 w=200 x=16209 y=-17248 sky130_fd_pr__nfet_01v8
x B5 NOT8_0.S5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8020 y=-17979 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B a_7548_n16422# a_7644_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-16421 sky130_fd_pr__nfet_01v8
x B3 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10786_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10431 y=3190 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.C mux8_7.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-27134 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n16690_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16719 y=-5153 sky130_fd_pr__nfet_01v8
x a_n16822_3164# a_n16792_3190# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-16725 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-19027 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n13372_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-13313 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_n20950# a_7548_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-20949 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B3 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-20467 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VDD mux8_0.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD a_n14751_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-14780 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-3296 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13501 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_7.Y mux8_2.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-8922 sky130_fd_pr__pfet_01v8
x a_n12345_n23105# VSS a_n11274_n23651# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-23680 sky130_fd_pr__nfet_01v8
x a_n7676_3190# a_n6920_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-6661 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT a_n16483_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-15456 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A mux8_6.A0 a_n22489_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-22326 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT a_n11840_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11389 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12345_n31403# a_n11274_n31661# XOR8_0.S6 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31402 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n20659_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20496 y=3810 sky130_fd_pr__pfet_01v8
x A6 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-20763 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-3584 y=661 sky130_fd_pr__pfet_01v8
x a_n19028_n8445# MULT_0.4bit_ADDER_2.B2 a_n18998_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18451 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_5.Y a_11386_n35462# mux8_6.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-35461 sky130_fd_pr__nfet_01v8
x B3 NOT8_0.S3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8020 y=-17039 sky130_fd_pr__pfet_01v8
x A2 VDD a_n8200_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-7051 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT a_n15707_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-14680 y=-11062 sky130_fd_pr__pfet_01v8
x a_n9305_n5154# MULT_0.S1 a_n9125_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8770 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 a_n20557_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-19722 y=-4533 sky130_fd_pr__pfet_01v8
x a_n19178_n8419# MULT_0.4bit_ADDER_2.B2 a_n18998_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18643 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-19987 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_9.Y mux8_2.inv_0.A a_11865_n7203# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-7202 sky130_fd_pr__pfet_01v8
x a_n10864_n11683# a_n10684_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10233 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y a_n13399_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13140 y=-11682 sky130_fd_pr__nfet_01v8
x B1 VDD AND8_0.NOT8_0.A1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24447 y=-16672 sky130_fd_pr__pfet_01v8
x a_n19178_n5154# a_n18998_n5154# MULT_0.4bit_ADDER_1.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18547 y=-5153 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A4 AND8_0.S4 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21109 y=-20207 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VSS a_n7909_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-7908 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VSS a_n19187_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-19186 y=-9481 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n16690_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16527 y=-11682 sky130_fd_pr__nfet_01v8
x A3 AND8_0.NOT8_0.A3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24427 y=-18716 sky130_fd_pr__pfet_01v8
x a_n24130_3190# a_n23374_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-23115 y=3190 sky130_fd_pr__nfet_01v8
x SEL3 a_n20839_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-20780 y=3190 sky130_fd_pr__nfet_01v8
x B1 VDD MULT_0.NAND2_5.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-5730 sky130_fd_pr__pfet_01v8
x B3 MULT_0.NAND2_15.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22500 y=-12259 sky130_fd_pr__pfet_01v8
x B5 VDD AND8_0.NOT8_0.A5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24394 y=-21398 sky130_fd_pr__pfet_01v8
x a_n11490_1380# VSS a_n11460_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11297 y=1406 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_9.Y mux8_6.inv_0.A a_11865_n34471# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-34470 sky130_fd_pr__pfet_01v8
x B4 VDD right_shifter_0.buffer_4.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-17686 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD a_n21333_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-21170 y=2026 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# a_n12416_n11683# mux8_5.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12157 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_8.Y VDD a_11865_n20887# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-20886 sky130_fd_pr__pfet_01v8
x a_n1618_1380# a_n1588_2026# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-945 y=2026 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D VSS a_9336_n2838# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-2837 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18835 y=-11062 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_4.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-14376 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-13405 y=-12427 sky130_fd_pr__pfet_01v8
x a_n8350_1406# a_n8170_2026# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-7911 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_1.Y MULT_0.4bit_ADDER_0.B1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21607 y=-2398 sky130_fd_pr__pfet_01v8
x a_n10714_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10684_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10137 y=-4533 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# MULT_0.S1 a_n9125_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8578 y=-4533 sky130_fd_pr__pfet_01v8
x A6 a_n17677_n23825# OR8_0.NOT8_0.A6 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-22990 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.C mux8_6.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-36190 sky130_fd_pr__pfet_01v8
x SEL0 mux8_4.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-18077 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-17176 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-8603 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y a_n10684_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-9657 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_5.Y mux8_3.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-13550 sky130_fd_pr__pfet_01v8
x SEL2 mux8_3.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-13549 sky130_fd_pr__pfet_01v8
x a_n10081_1406# a_n9901_1406# mux8_4.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-9642 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-3488 y=661 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A1 AND8_0.S1 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21108 y=-18747 sky130_fd_pr__nfet_01v8
x right_shifter_0.S5 a_8592_n26406# mux8_7.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-26405 sky130_fd_pr__nfet_01v8
x A0 a_n1012_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-561 y=1406 sky130_fd_pr__nfet_01v8
x A6 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20955 y=661 sky130_fd_pr__pfet_01v8
x VSS VSS a_n8549_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8194 y=-11682 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n26405# a_10459_n26405# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-26404 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-293 y=661 sky130_fd_pr__pfet_01v8
x a_n10240_3164# a_n10786_3810# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-10143 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 VSS a_n20587_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-19438 y=-5153 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_5.inv_1.A right_shifter_0.S2 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-16488 sky130_fd_pr__nfet_01v8
x B5 VDD a_n17368_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16437 y=3810 sky130_fd_pr__pfet_01v8
x A5 VDD a_n12345_n28506# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-27933 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13597 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT a_n15131_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-14680 y=-8418 sky130_fd_pr__nfet_01v8
x a_n6641_1380# a_n6611_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-6544 y=1406 sky130_fd_pr__nfet_01v8
x a_n5059_1406# a_n4879_1406# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-4428 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 mux8_0.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=33 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.Y a_7173_4939# V_FLAG_0.NAND2_0.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=7173 y=5005 sky130_fd_pr__nfet_01v8
x SEL1 mux8_7.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-27134 sky130_fd_pr__pfet_01v8
x SEL1 mux8_7.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-23336 sky130_fd_pr__pfet_01v8
x A5 a_n17677_n22425# OR8_0.NOT8_0.A5 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-21974 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_11.Y MULT_0.4bit_ADDER_0.A3 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21851 y=-5694 sky130_fd_pr__pfet_01v8
x a_n20587_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n20557_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20010 y=-7798 sky130_fd_pr__pfet_01v8
x B4 VDD right_shifter_0.buffer_4.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-17686 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D VDD mux8_1.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-1630 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# a_n12416_n11683# mux8_5.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11965 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_8.Y VDD a_11865_n20887# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-20886 sky130_fd_pr__pfet_01v8
x a_n12345_n17857# a_n11274_n18115# XOR8_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17856 sky130_fd_pr__nfet_01v8
x OR8_0.S1 a_8592_n7266# mux8_2.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-7265 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_2.Y a_11290_n7266# a_11386_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-7265 sky130_fd_pr__nfet_01v8
x SEL3 a_3313_4914# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=3371 y=4914 sky130_fd_pr__nfet_01v8
x A2 VDD MULT_0.NAND2_1.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-21963 y=-2626 sky130_fd_pr__pfet_01v8
x a_n20737_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n20557_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20202 y=-8418 sky130_fd_pr__nfet_01v8
x B0 VDD a_n368_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=204 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n25478# a_8496_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-25477 sky130_fd_pr__nfet_01v8
x SEL0 mux8_5.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-22605 sky130_fd_pr__pfet_01v8
x a_n368_3164# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n338_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-367 y=3190 sky130_fd_pr__nfet_01v8
x a_n9931_1380# mux8_4.A0 a_n9901_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9162 y=2026 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# a_n20557_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20106 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD MULT_0.4bit_ADDER_2.B3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-18476 y=-9163 sky130_fd_pr__pfet_01v8
x B3 a_n11274_n23075# XOR8_0.S3 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23008 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A3 VDD AND8_0.S3 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21363 y=-19727 sky130_fd_pr__pfet_01v8
x A5 VDD a_n18042_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17111 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VSS a_n13222_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-12073 y=1406 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.D VDD mux8_1.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-1630 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-13072 y=661 sky130_fd_pr__pfet_01v8
x B6 VDD right_shifter_0.buffer_2.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-19324 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n7496_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7333 y=3190 sky130_fd_pr__nfet_01v8
x a_n16663_1406# mux8_7.A0 a_n16483_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16128 y=2026 sky130_fd_pr__pfet_01v8
x A3 a_n17677_n19625# OR8_0.NOT8_0.A3 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19174 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4693 y=661 sky130_fd_pr__pfet_01v8
x A4 a_n14490_373# 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-14489 y=439 sky130_fd_pr__nfet_01v8
x a_n12446_n5180# MULT_0.4bit_ADDER_1.B0 a_n12416_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11869 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15875 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16984 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_8.Y VDD a_11865_1753# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=1753 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-13360 y=661 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B VDD mux8_0.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=33 sky130_fd_pr__pfet_01v8
x a_n6641_1380# 8bit_ADDER_0.S2 a_n6611_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6064 y=2026 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C a_9336_n16422# a_9432_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-16421 sky130_fd_pr__nfet_01v8
x B4 a_n17677_n21025# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20958 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_5.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-19742 sky130_fd_pr__pfet_01v8
x B7 a_1887_5534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=2721 y=5534 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_9.Y mux8_5.inv_0.A a_11865_n20887# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-20886 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A5 OR8_0.S5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15868 y=-20538 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D VSS a_9336_n20950# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-20949 sky130_fd_pr__nfet_01v8
x A1 a_n20446_n2915# MULT_0.NAND2_2.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-20445 y=-2848 sky130_fd_pr__nfet_01v8
x a_n12347_n34023# a_n11276_n34281# XOR8_0.S7 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-34022 sky130_fd_pr__nfet_01v8
x A5 VDD AND8_0.NOT8_0.A5 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24394 y=-21014 sky130_fd_pr__pfet_01v8
x A6 VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20859 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-197 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD mux8_6.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18092 y=-12427 sky130_fd_pr__pfet_01v8
x right_shifter_0.S7 a_8592_n35462# mux8_6.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-35461 sky130_fd_pr__nfet_01v8
x right_shifter_0.C mux8_0.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 VDD a_n20557_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19626 y=-7798 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_3.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-10198 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n30006# a_8592_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-30005 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n35461# a_10459_n35461# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-35460 sky130_fd_pr__nfet_01v8
x B4 VDD AND8_0.NOT8_0.A4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24425 y=-20198 sky130_fd_pr__pfet_01v8
x B2 a_n24162_n7992# MULT_0.inv_6.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-7925 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10108_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9945 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_5.Y VDD mux8_2.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_5.A0 mux8_5.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n19981_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19818 y=-8418 sky130_fd_pr__nfet_01v8
x B2 a_n17677_n18225# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-18158 sky130_fd_pr__pfet_01v8
x A0 OR8_0.NOT8_0.A0 a_n17677_n15425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-14686 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n2838# a_7548_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-2837 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n18998_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18931 y=-7798 sky130_fd_pr__pfet_01v8
x B3 MULT_0.NAND2_14.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22308 y=-10967 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10884_1406# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10817 y=1406 sky130_fd_pr__nfet_01v8
x a_n8200_1380# VSS a_n8170_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-8199 y=1406 sky130_fd_pr__nfet_01v8
x A1 MULT_0.inv_7.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-8995 sky130_fd_pr__pfet_01v8
x A6 VDD a_n12345_n31115# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-30542 sky130_fd_pr__pfet_01v8
x a_n13372_1406# a_n13192_1406# mux8_5.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12933 y=1406 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_9.Y a_11865_n11831# mux8_3.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-11830 sky130_fd_pr__pfet_01v8
x SEL1 mux8_6.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-32392 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_3.inv_1.A right_shifter_0.S4 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-18126 sky130_fd_pr__nfet_01v8
x SEL1 mux8_6.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-36190 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VSS a_n23095_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-21946 y=1406 sky130_fd_pr__nfet_01v8
x a_n9305_n11683# mux8_4.A1 a_n9125_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8770 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-9154 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 mux8_8.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-31661 sky130_fd_pr__pfet_01v8
x B6 VDD right_shifter_0.buffer_2.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-19324 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 VDD a_n17266_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-17295 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_6.Y a_11290_n26406# a_11386_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-26405 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 a_n13399_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13332 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_5.inv_0.A Y4 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-21018 sky130_fd_pr__pfet_01v8
x a_3313_4914# a_3493_5534# V_FLAG_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=3751 y=5534 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13264 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-4597 y=661 sky130_fd_pr__pfet_01v8
x a_n20737_n8419# a_n20557_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20298 y=-8418 sky130_fd_pr__nfet_01v8
x B4 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14077_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13722 y=3190 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_8.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-28798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-13552 y=661 sky130_fd_pr__pfet_01v8
x SEL0 mux8_5.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-19742 sky130_fd_pr__pfet_01v8
x A1 VDD MULT_0.inv_7.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-8995 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n16663_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-16604 y=1406 sky130_fd_pr__nfet_01v8
x Y1 a_16431_n18523# a_16143_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16497 y=-18522 sky130_fd_pr__pfet_01v8
x a_n13222_1380# mux8_5.A0 a_n13192_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12453 y=2026 sky130_fd_pr__pfet_01v8
x A2 a_n7909_373# 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-7908 y=439 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VSS a_n12499_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-12498 y=343 sky130_fd_pr__nfet_01v8
x A0 MULT_0.NAND2_4.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-4438 sky130_fd_pr__pfet_01v8
x a_n17548_3190# a_n17368_3810# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-17109 y=3810 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VSS a_8400_1690# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=1690 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.D mux8_1.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-1630 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT a_n19774_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-18747 y=2026 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_9.Y a_11865_n25415# mux8_7.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-25414 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n23950_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23787 y=3810 sky130_fd_pr__pfet_01v8
x a_n7676_3190# a_n7496_3810# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-7045 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-389 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 a_n10684_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-10617 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 a_n20296_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-20295 y=-9385 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n3765# a_10459_n3765# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-3764 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.Y VSS a_11194_n25478# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-25477 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD a_n15737_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-14588 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_1.B1 a_n15131_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15160 y=-5153 sky130_fd_pr__nfet_01v8
x VSS VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9101 y=-5898 sky130_fd_pr__pfet_01v8
x A6 VDD a_n12314_n31661# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-30730 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_1.Y a_11194_762# a_11290_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=762 sky130_fd_pr__nfet_01v8
x SEL2 mux8_7.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-23336 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_8.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-28310 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_1.Y VDD mux8_0.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=33 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_2.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-5220 sky130_fd_pr__pfet_01v8
x a_n20113_3164# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20083_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20112 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VSS a_n9314_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-9313 y=-12745 sky130_fd_pr__nfet_01v8
x A4 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-14181 y=661 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_1.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-4494 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n16422# a_7548_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-16421 sky130_fd_pr__nfet_01v8
x mux8_1.inv_0.A VDD Y0 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-2810 sky130_fd_pr__pfet_01v8
x Y7 VDD buffer_0.inv_1.A VDD s=7062,280 d=7062,280 l=30 w=214 x=13282 y=-35928 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C VDD mux8_7.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-27134 sky130_fd_pr__pfet_01v8
x a_n14781_1380# VSS a_n14751_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14588 y=1406 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_3.Y mux8_5.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD a_n24624_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-24461 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT a_n15896_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-15895 y=-6120 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_9.Y a_11865_1753# mux8_0.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=1753 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12445 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_2.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-5220 sky130_fd_pr__pfet_01v8
x a_n12345_n26161# a_n11274_n26419# XOR8_0.S4 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-26160 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.C VDD mux8_0.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-13168 y=661 sky130_fd_pr__pfet_01v8
x a_1857_4888# VSS a_1887_4914# VSS s=4030,192 d=4290,196 l=30 w=130 x=1857 y=4914 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_4.B mux8_1.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-1630 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_1.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_6.Y a_11290_n35462# a_11386_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-35461 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13456 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-4789 y=661 sky130_fd_pr__pfet_01v8
x mux8_0.inv_0.A C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=1621 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.Y a_11386_n2838# mux8_1.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_3.Y a_11194_n30006# a_11290_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-30005 sky130_fd_pr__nfet_01v8
x mux8_8.inv_0.A Y6 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-30074 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_5.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-18904 sky130_fd_pr__pfet_01v8
x A1 VDD a_n12345_n17569# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-16996 sky130_fd_pr__pfet_01v8
x A0 a_n12316_n15299# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12315 y=-14272 sky130_fd_pr__pfet_01v8
x a_n10714_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10684_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10137 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y VSS a_n13399_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13044 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B a_n18305_n9452# MULT_0.4bit_ADDER_2.B3 VSS s=13200,466 d=24800,924 l=30 w=400 x=-18304 y=-9385 sky130_fd_pr__nfet_01v8
x a_n23095_1380# VSS a_n23065_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-23094 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_4.Y VSS MULT_0.4bit_ADDER_0.A0 VSS s=11600,516 d=11600,516 l=30 w=200 x=-23583 y=-4656 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD a_n9931_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-8782 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y a_n20557_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-19722 y=-11062 sky130_fd_pr__pfet_01v8
x B3 VDD MULT_0.NAND2_15.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22404 y=-12259 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_7.Y VSS a_11194_762# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=762 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VSS a_n5918_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-5917 y=343 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_9.Y a_11865_n34471# mux8_6.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-34470 sky130_fd_pr__pfet_01v8
x B3 right_shifter_0.buffer_5.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-16867 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_0.C VDD mux8_1.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-1630 sky130_fd_pr__pfet_01v8
x a_n13531_3164# a_n14077_3810# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-13434 y=3810 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_7.inv_1.A right_shifter_0.S0 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-14850 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_5.Y a_11386_762# mux8_0.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=762 sky130_fd_pr__nfet_01v8
x B6 VDD a_n20659_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19728 y=3810 sky130_fd_pr__pfet_01v8
x a_n1618_1380# VSS a_n1588_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-1425 y=1406 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A4 OR8_0.S4 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15518 y=-20078 sky130_fd_pr__nfet_01v8
x B1 a_n4205_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-3370 y=3810 sky130_fd_pr__pfet_01v8
x a_n15887_n11683# mux8_7.A1 a_n15707_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15352 y=-11062 sky130_fd_pr__pfet_01v8
x SEL2 mux8_6.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-32392 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VSS a_n11723_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-11722 y=-12745 sky130_fd_pr__nfet_01v8
x a_n8350_1406# a_n8170_1406# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-7719 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18878 y=-9163 sky130_fd_pr__pfet_01v8
x A7 VDD a_n12347_n33735# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12315 y=-33162 sky130_fd_pr__pfet_01v8
x A4 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-14373 y=661 sky130_fd_pr__pfet_01v8
x a_n19178_n11683# a_n18998_n11063# mux8_8.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18739 y=-11062 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.B VDD a_3493_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=4423 y=5534 sky130_fd_pr__pfet_01v8
x VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9197 y=-5898 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n21878# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-21877 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A1 VDD OR8_0.S1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15963 y=-18618 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B a_9432_1690# a_9528_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=1690 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_4.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-18077 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-14661 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n9125_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9058 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.C VDD mux8_6.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-36190 sky130_fd_pr__pfet_01v8
x A2 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-7600 y=661 sky130_fd_pr__pfet_01v8
x SEL0 mux8_2.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_9.Y a_11865_n2775# mux8_1.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-2774 sky130_fd_pr__pfet_01v8
x a_n12347_n33735# VSS a_n11276_n34281# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-34118 sky130_fd_pr__nfet_01v8
x NOT8_0.S7 mux8_6.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-36189 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_5.Y VDD mux8_3.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-13550 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_3.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-13549 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_0.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=34 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n13192_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13125 y=2026 sky130_fd_pr__pfet_01v8
x a_n11640_1406# a_n11460_2026# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-11009 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VSS a_n16513_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-15364 y=1406 sky130_fd_pr__nfet_01v8
x Y5 a_15855_n19505# a_16143_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16113 y=-19504 sky130_fd_pr__pfet_01v8
x a_n19954_1406# mux8_8.A0 a_n19774_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19419 y=2026 sky130_fd_pr__pfet_01v8
x a_n3500_1406# a_n3320_2026# 8bit_ADDER_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-3061 y=2026 sky130_fd_pr__pfet_01v8
x VSS a_n8549_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-8098 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_15.Y MULT_0.inv_15.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21853 y=-12031 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_2.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-8921 sky130_fd_pr__pfet_01v8
x A2 VDD a_n8170_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7239 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_8.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-27960 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D mux8_8.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 VDD a_n20557_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-20586 y=-7798 sky130_fd_pr__pfet_01v8
x SEL2 mux8_1.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-4494 sky130_fd_pr__pfet_01v8
x a_n14005_n5180# VSS a_n13975_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13812 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14993 y=-9163 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 8bit_ADDER_0.S0 a_547_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=517 y=1406 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_0.C a_10267_n11894# a_10363_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-11893 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_6.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-32488 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_n17350# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-17349 sky130_fd_pr__nfet_01v8
x B6 NOT8_0.S6 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7684 y=-18439 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.Y VDD mux8_0.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=2897 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B mux8_0.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A mux8_5.A1 a_n11840_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11869 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_3.Y VDD mux8_2.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-19358 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_6.Y a_11290_762# a_11386_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=762 sky130_fd_pr__nfet_01v8
x SEL1 mux8_2.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 a_n16690_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-16431 y=-8418 sky130_fd_pr__nfet_01v8
x SEL1 VSS mux8_4.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-14726 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A mux8_8.A0 a_n19198_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19035 y=1406 sky130_fd_pr__nfet_01v8
x A7 VDD a_n12316_n34281# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33350 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_5.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-22605 sky130_fd_pr__pfet_01v8
x VSS VDD mux8_0.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=2897 sky130_fd_pr__pfet_01v8
x B4 NOT8_0.S4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8020 y=-17519 sky130_fd_pr__pfet_01v8
x AND8_0.S0 VDD mux8_1.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 VSS a_n16690_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16335 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15089 y=-5898 sky130_fd_pr__pfet_01v8
x SEL1 mux8_0.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=2897 sky130_fd_pr__pfet_01v8
x A7 a_n24048_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-23597 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B0 VDD a_n10684_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-10713 y=-11062 sky130_fd_pr__pfet_01v8
x a_n14155_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13975_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13620 y=-11682 sky130_fd_pr__nfet_01v8
x B5 right_shifter_0.buffer_3.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-18505 sky130_fd_pr__nfet_01v8
x A4 VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-14277 y=661 sky130_fd_pr__pfet_01v8
x XOR8_0.S3 a_9528_n17350# mux8_4.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-17349 sky130_fd_pr__nfet_01v8
x A7 a_2463_4914# V_FLAG_0.XOR2_2.B VSS s=4290,196 d=4290,196 l=30 w=130 x=2529 y=4914 sky130_fd_pr__nfet_01v8
x a_n15737_n5180# a_n15707_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-15640 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12488 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-16888 y=-12427 sky130_fd_pr__pfet_01v8
x a_n12345_n20526# a_n11274_n21072# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-21005 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VSS a_n3350_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-2201 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-14565 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n12416_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12349 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VSS a_9336_n16422# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-16421 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B a_n12499_373# 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-12498 y=439 sky130_fd_pr__nfet_01v8
x MULT_0.inv_7.A VDD MULT_0.4bit_ADDER_1.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-23582 y=-8863 sky130_fd_pr__pfet_01v8
x SEL1 mux8_5.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-17176 y=-5898 sky130_fd_pr__pfet_01v8
x Y4 a_15855_n19505# VDD VDD s=28248,922 d=28248,922 l=30 w=856 x=15921 y=-19504 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A3 VDD OR8_0.S3 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15772 y=-19598 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_9.Y a_11865_n20887# mux8_5.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-20886 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_9.Y mux8_0.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=1320 sky130_fd_pr__nfet_01v8
x A5 VDD a_n12314_n29052# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28121 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B mux8_1.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-4494 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_5.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-18904 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT a_n18422_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18163 y=-5153 sky130_fd_pr__nfet_01v8
x A6 a_n12314_n31661# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-30826 sky130_fd_pr__pfet_01v8
x SEL0 mux8_0.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=2897 sky130_fd_pr__pfet_01v8
x B0 VSS a_n24213_n2915# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24212 y=-2944 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD a_n15737_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-14588 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_3.Y VSS MULT_0.SO VSS s=11600,516 d=11600,516 l=30 w=200 x=-18087 y=-2844 sky130_fd_pr__nfet_01v8
x NOT8_0.S0 VDD mux8_1.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-4493 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n30006# a_8496_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-30005 sky130_fd_pr__nfet_01v8
x SEL1 mux8_2.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-5316 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_3.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-10686 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n14077_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-14106 y=3810 sky130_fd_pr__pfet_01v8
x A7 VDD a_1887_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=2049 y=5534 sky130_fd_pr__pfet_01v8
x a_n16513_1380# mux8_7.A0 a_n16483_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15744 y=2026 sky130_fd_pr__pfet_01v8
x a_n23245_1406# a_n23065_1406# mux8_6.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-22614 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT a_n18998_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-17971 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n4205_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-4042 y=3810 sky130_fd_pr__pfet_01v8
x mux8_1.inv_0.A Y0 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-2906 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.C mux8_8.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-28798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD a_n6611_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-5680 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VSS a_n15896_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15895 y=-6216 sky130_fd_pr__nfet_01v8
x a_n15887_n5154# a_n15707_n4534# MULT_0.4bit_ADDER_1.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15448 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VSS a_9336_n7266# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-7265 sky130_fd_pr__nfet_01v8
x SEL0 mux8_2.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-5316 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_8.Y a_11865_n7203# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-7202 sky130_fd_pr__pfet_01v8
x a_n9305_n11683# a_n9125_n11683# mux8_4.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8674 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12345_n25873# VSS a_n11274_n26419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-26256 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C a_10267_n34534# a_10363_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-34533 sky130_fd_pr__nfet_01v8
x B1 VDD left_shifter_0.buffer_7.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-15675 sky130_fd_pr__pfet_01v8
x a_3463_4888# a_3493_4914# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=3559 y=4914 sky130_fd_pr__nfet_01v8
x VSS VDD a_n9125_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8194 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_8.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-31661 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_7.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-23782 sky130_fd_pr__nfet_01v8
x mux8_0.inv_0.A VDD C VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=1717 sky130_fd_pr__pfet_01v8
x a_n23404_3164# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23374_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23403 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-14469 y=661 sky130_fd_pr__pfet_01v8
x A0 VDD a_n12316_n15299# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14368 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D mux8_8.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-28798 sky130_fd_pr__pfet_01v8
x B3 a_n23992_n18833# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23925 y=-18832 sky130_fd_pr__nfet_01v8
x B0 VSS OR8_0.NOT8_0.A0 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-15070 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD a_n23065_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-22134 y=2026 sky130_fd_pr__pfet_01v8
x a_n18072_1380# VSS a_n18042_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17879 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_5.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-19742 sky130_fd_pr__pfet_01v8
x A3 VDD a_n12345_n23105# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-22532 sky130_fd_pr__pfet_01v8
x A3 VDD MULT_0.NAND2_11.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22213 y=-5730 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D mux8_4.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-15214 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B a_n5918_373# 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-5917 y=439 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_8.Y VDD a_11865_n25415# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-25414 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_8.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-27960 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y VSS a_n14005_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-12856 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_8400_n30934# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-30933 sky130_fd_pr__nfet_01v8
x A7 a_5773_4912# V_FLAG_0.XOR2_0.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=5839 y=4912 sky130_fd_pr__nfet_01v8
x SEL3 a_n29_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=997 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_6.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-32488 sky130_fd_pr__pfet_01v8
x B3 VDD a_n17677_n19625# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-19654 sky130_fd_pr__pfet_01v8
x a_n9931_1380# VSS a_n9901_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-9930 y=1406 sky130_fd_pr__nfet_01v8
x left_shifter_0.S5 a_7644_n26406# mux8_7.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-26405 sky130_fd_pr__nfet_01v8
x a_n18072_1380# a_n18042_2026# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17399 y=2026 sky130_fd_pr__pfet_01v8
x a_n24804_1406# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24624_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-24269 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD MULT_0.4bit_ADDER_2.B3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18092 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14801 y=-12427 sky130_fd_pr__pfet_01v8
x A6 OR8_0.NOT8_0.A6 a_n17677_n23825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23086 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_4.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-14726 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_6.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-33326 sky130_fd_pr__pfet_01v8
x Y7 buffer_0.inv_1.A VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=13186 y=-35928 sky130_fd_pr__pfet_01v8
x a_n10966_3190# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10786_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10431 y=3810 sky130_fd_pr__pfet_01v8
x XOR8_0.S6 a_9528_n30934# mux8_8.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-30933 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-12190 y=661 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_3.Y VDD mux8_5.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-19742 sky130_fd_pr__pfet_01v8
x a_n16822_3164# a_n17368_3810# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-16725 y=3810 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C a_10267_1690# a_10363_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=1690 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD a_n12416_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11485 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10402 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_8.inv_0.A Y6 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-29882 sky130_fd_pr__pfet_01v8
x left_shifter_0.S0 VDD mux8_1.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n12596_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-12537 y=-11682 sky130_fd_pr__nfet_01v8
x a_n4909_1380# VSS a_n4879_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-4716 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_9.Y mux8_7.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-25847 sky130_fd_pr__nfet_01v8
x B2 a_n7496_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-6661 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11510 y=-5898 sky130_fd_pr__pfet_01v8
x A3 VDD a_n12314_n23651# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-22720 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_15.Y VDD MULT_0.inv_15.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-21853 y=-12127 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_0.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=3735 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.Y mux8_2.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-6058 sky130_fd_pr__pfet_01v8
x a_n17446_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n17266_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16911 y=-8418 sky130_fd_pr__nfet_01v8
x A7 VDD a_5197_5532# VDD s=18150,616 d=18150,616 l=30 w=550 x=5359 y=5532 sky130_fd_pr__pfet_01v8
x B3 VDD left_shifter_0.buffer_5.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-17313 sky130_fd_pr__pfet_01v8
x A0 AND8_0.NOT8_0.A0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24448 y=-15199 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.Y VSS a_11194_n30006# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-30005 sky130_fd_pr__nfet_01v8
x a_n10081_1406# a_n9901_2026# mux8_4.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-9450 y=2026 sky130_fd_pr__pfet_01v8
x B0 a_n914_3190# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-655 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-2798 y=661 sky130_fd_pr__pfet_01v8
x a_n17446_n5154# a_n17266_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16815 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_2.B3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-17996 y=-9163 sky130_fd_pr__pfet_01v8
x B6 VSS OR8_0.NOT8_0.A6 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-23470 sky130_fd_pr__nfet_01v8
x B2 VDD NOT8_0.S2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8116 y=-16539 sky130_fd_pr__pfet_01v8
x A1 a_n24162_n9284# MULT_0.inv_7.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-9217 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_n7266# a_7548_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-7265 sky130_fd_pr__nfet_01v8
x SEL1 mux8_2.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_1.Y VDD mux8_2.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D mux8_7.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_5.A1 a_10459_n20950# mux8_5.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-20949 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n16483_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-16416 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VSS a_n19804_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-18655 y=1406 sky130_fd_pr__nfet_01v8
x B7 a_n23950_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-23115 y=3810 sky130_fd_pr__pfet_01v8
x SEL3 a_n20839_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-20780 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y VDD a_n20557_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19626 y=-11062 sky130_fd_pr__pfet_01v8
x A7 a_n12316_n34281# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33446 sky130_fd_pr__pfet_01v8
x A3 MULT_0.NAND2_15.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22308 y=-12259 sky130_fd_pr__pfet_01v8
x a_n21513_1406# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n21333_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20978 y=2026 sky130_fd_pr__pfet_01v8
x a_n6791_1406# a_n6611_2026# 8bit_ADDER_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-6352 y=2026 sky130_fd_pr__pfet_01v8
x a_n4909_1380# a_n4879_2026# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-4236 y=2026 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_8.Y VDD a_11865_n34471# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-34470 sky130_fd_pr__pfet_01v8
x VSS VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-20467 y=-5898 sky130_fd_pr__pfet_01v8
x AND8_0.S6 mux8_8.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-28798 sky130_fd_pr__pfet_01v8
x a_n15887_n11683# a_n15707_n11063# mux8_7.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15256 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT a_n18422_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18163 y=-11682 sky130_fd_pr__nfet_01v8
x a_n19178_n5154# MULT_0.4bit_ADDER_1.B2 a_n18998_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18643 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_2.D mux8_3.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.Y VDD mux8_5.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-19742 sky130_fd_pr__pfet_01v8
x left_shifter_0.S7 a_7644_n35462# mux8_6.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-35461 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VSS a_n12446_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11297 y=-8418 sky130_fd_pr__nfet_01v8
x a_n20587_n11709# VSS a_n20557_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-20586 y=-11682 sky130_fd_pr__nfet_01v8
x a_n16663_1406# a_n16483_1406# mux8_7.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-16032 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n11640_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11581 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VSS a_664_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=664 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.inv_7.A MULT_0.4bit_ADDER_1.A1 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23582 y=-8959 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_7.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-23782 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A1 OR8_0.S1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15867 y=-18618 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12382 y=661 sky130_fd_pr__pfet_01v8
x VSS a_n9125_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-8098 y=-7798 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_7.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-27134 sky130_fd_pr__pfet_01v8
x A1 VDD a_n12314_n18115# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17184 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n20757_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20594 y=1406 sky130_fd_pr__nfet_01v8
x A5 a_n12314_n29052# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28217 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C mux8_7.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-27133 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-12670 y=661 sky130_fd_pr__pfet_01v8
x Y4 VDD a_15855_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16017 y=-19504 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_2.Y VSS MULT_0.4bit_ADDER_0.B0 VSS s=11600,516 d=11600,516 l=30 w=200 x=-19866 y=-2844 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_4.B mux8_4.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C a_9336_n2838# a_9432_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-2837 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n8193# a_10459_n8193# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-8192 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10498 y=-9163 sky130_fd_pr__pfet_01v8
x B2 VDD NOT8_0.S2 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7924 y=-16539 sky130_fd_pr__pfet_01v8
x B0 VDD a_n17677_n15425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-15070 sky130_fd_pr__pfet_01v8
x a_n10864_n5154# a_n10684_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10233 y=-4533 sky130_fd_pr__pfet_01v8
x a_n9305_n5154# a_n9125_n4534# MULT_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8674 y=-4533 sky130_fd_pr__pfet_01v8
x A3 MULT_0.inv_13.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22117 y=-8995 sky130_fd_pr__pfet_01v8
x XOR8_0.S5 mux8_7.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-27134 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D VDD mux8_8.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-28798 sky130_fd_pr__pfet_01v8
x a_n12345_n20526# XOR8_0.S2 a_n12314_n21072# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20333 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-9752 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VSS a_10267_n11894# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-11893 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_3.Y a_11194_1690# a_11290_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=1690 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT a_n18422_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-17971 y=-11682 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_0.Y VDD V_FLAG_0.NAND2_0.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=7001 y=5227 sky130_fd_pr__pfet_01v8
x a_n368_3164# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n914_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-367 y=3810 sky130_fd_pr__pfet_01v8
x A3 a_n11460_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-10625 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 mux8_1.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-696 sky130_fd_pr__pfet_01v8
x SEL0 mux8_3.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-9752 sky130_fd_pr__pfet_01v8
x a_n13372_1406# a_n13192_2026# mux8_5.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12741 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 a_n10423_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-10422 y=-6120 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B0 a_n10684_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-10617 y=-11062 sky130_fd_pr__pfet_01v8
x a_n14155_n11683# a_n13975_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13524 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12596_n5154# MULT_0.4bit_ADDER_1.B0 a_n12416_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12061 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13693 y=-5898 sky130_fd_pr__pfet_01v8
x a_n12347_n14753# XOR8_0.S0 a_n12316_n15299# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14752 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B a_9432_n17350# a_9528_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-17349 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n7496_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7333 y=3810 sky130_fd_pr__pfet_01v8
x a_n17296_n11709# VSS a_n17266_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-17295 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VSS a_n8432_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-8431 y=-12745 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.D mux8_1.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-1630 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_10.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22309 y=-4438 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT a_n15131_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-14680 y=-5153 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A2 VDD AND8_0.S2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21555 y=-19227 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-12286 y=661 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C mux8_3.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.Y a_11386_n7266# mux8_2.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT a_n12416_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-11389 y=-7798 sky130_fd_pr__pfet_01v8
x B5 a_n12314_n29052# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28985 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D mux8_6.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-33326 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12574 y=661 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D VSS a_8400_n2838# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-2837 sky130_fd_pr__nfet_01v8
x Y4 VDD a_15855_n19505# VDD s=53072,1836 d=28248,922 l=30 w=856 x=15825 y=-19504 sky130_fd_pr__pfet_01v8
x A3 VDD MULT_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24000 y=-2626 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_6.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-36190 sky130_fd_pr__pfet_01v8
x ZFLAG_0.NAND2_0.Y Z VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=18096 y=-18338 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.Y VDD mux8_0.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=2897 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n20557_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20202 y=-5153 sky130_fd_pr__nfet_01v8
x A4 a_n12314_n26419# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25584 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A0 OR8_0.S0 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15518 y=-18118 sky130_fd_pr__nfet_01v8
x B6 a_n20659_3190# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-20400 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-5801 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 a_n17446_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-17387 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B0 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10402 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 VDD a_n10714_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-9565 y=-4533 sky130_fd_pr__pfet_01v8
x a_n12596_n5154# a_n12416_n4534# MULT_0.4bit_ADDER_1.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11965 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15971 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B mux8_7.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D mux8_3.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15683 y=-12427 sky130_fd_pr__pfet_01v8
x B6 VDD a_n17677_n23825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23470 sky130_fd_pr__pfet_01v8
x XOR8_0.S7 mux8_6.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-36190 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 VSS a_n17005_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-17004 y=-12745 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C VDD mux8_8.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B a_9432_n2838# a_9528_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-2837 sky130_fd_pr__nfet_01v8
x B1 right_shifter_0.buffer_7.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-15229 sky130_fd_pr__pfet_01v8
x A3 MULT_0.NAND2_0.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23904 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-16067 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-13405 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_8.inv_0.A VDD Y6 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-29978 sky130_fd_pr__pfet_01v8
x A4 AND8_0.NOT8_0.A4 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24425 y=-19718 sky130_fd_pr__pfet_01v8
x a_n10240_3164# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10210_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10047 y=3190 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_1.Y mux8_7.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-27134 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 a_n20557_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-19722 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A mux8_4.A1 a_n8549_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8578 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D VSS a_10267_n34534# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-34533 sky130_fd_pr__nfet_01v8
x A3 a_n12314_n23651# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-22816 sky130_fd_pr__pfet_01v8
x B1 left_shifter_0.buffer_7.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-15675 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 a_n19981_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-19914 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_5.Y mux8_2.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-8922 sky130_fd_pr__pfet_01v8
x a_n14931_1406# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14751_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14396 y=2026 sky130_fd_pr__pfet_01v8
x a_n21363_1380# a_n21333_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-21266 y=1406 sky130_fd_pr__nfet_01v8
x mux8_8.A0 VDD mux8_8.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-28798 sky130_fd_pr__pfet_01v8
x buffer_0.inv_1.A VDD S VDD s=7062,280 d=7062,280 l=30 w=214 x=13282 y=-36307 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B a_7548_n2838# a_7644_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-2837 sky130_fd_pr__nfet_01v8
x B1 a_n24162_n4727# MULT_0.NAND2_4.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-4660 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_8.Y MULT_0.inv_8.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23582 y=-10739 sky130_fd_pr__pfet_01v8
x SEL1 mux8_0.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=33 sky130_fd_pr__pfet_01v8
x VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n19981_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19818 y=-5153 sky130_fd_pr__nfet_01v8
x B2 VDD MULT_0.inv_7.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-8995 sky130_fd_pr__pfet_01v8
x B5 VDD a_n17677_n22425# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-22454 sky130_fd_pr__pfet_01v8
x a_n14257_3190# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14077_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13722 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-12478 y=661 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VDD mux8_4.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-15214 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-5705 y=661 sky130_fd_pr__pfet_01v8
x mux8_3.inv_0.A Y2 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-11770 sky130_fd_pr__pfet_01v8
x B6 a_n12314_n31661# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31594 sky130_fd_pr__pfet_01v8
x a_n12347_n34023# a_n12316_n34281# XOR8_0.S7 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33830 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.C mux8_6.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 VDD a_n14005_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12856 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B mux8_4.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-18078 sky130_fd_pr__pfet_01v8
x right_shifter_0.C VDD mux8_0.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-19027 y=-4533 sky130_fd_pr__pfet_01v8
x a_n10714_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10684_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10137 y=-7798 sky130_fd_pr__pfet_01v8
x a_n9155_n8445# MULT_0.S2 a_n9125_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8578 y=-7798 sky130_fd_pr__pfet_01v8
x a_n20587_n8445# VSS a_n20557_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20394 y=-8418 sky130_fd_pr__nfet_01v8
x A1 a_n17677_n16825# OR8_0.NOT8_0.A1 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16182 sky130_fd_pr__pfet_01v8
x SEL3 a_n10966_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-10907 y=3190 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_8.Y VDD a_11865_n2775# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-2774 sky130_fd_pr__pfet_01v8
x B1 a_n24012_n16501# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23945 y=-16500 sky130_fd_pr__nfet_01v8
x A3 MULT_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24096 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 a_n10684_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9849 y=-4533 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# a_n20557_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20298 y=-5153 sky130_fd_pr__nfet_01v8
x a_n10864_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10684_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10329 y=-8418 sky130_fd_pr__nfet_01v8
x A0 VDD MULT_0.NAND2_4.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-4438 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B a_7548_n26406# a_7644_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-26405 sky130_fd_pr__nfet_01v8
x a_n20113_3164# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20659_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20112 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_1.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_0.Y MULT_0.4bit_ADDER_0.B2 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23627 y=-2590 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8507 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-14705 y=-12427 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n19774_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-19707 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B a_664_373# 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=664 y=439 sky130_fd_pr__nfet_01v8
x B5 a_n23959_n21227# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23892 y=-21226 sky130_fd_pr__nfet_01v8
x a_n1768_1406# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1588_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-1233 y=2026 sky130_fd_pr__pfet_01v8
x B7 right_shifter_0.buffer_1.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-20143 sky130_fd_pr__pfet_01v8
x B4 left_shifter_0.buffer_4.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-18118 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B0 VDD a_n10684_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-10713 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD mux8_6.A1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-18476 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B a_9432_n30934# a_9528_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-30933 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D mux8_6.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-33326 sky130_fd_pr__pfet_01v8
x a_n8200_1380# a_n8170_2026# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-7527 y=2026 sky130_fd_pr__pfet_01v8
x NOT8_0.S0 a_10459_n3765# mux8_1.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-3764 sky130_fd_pr__nfet_01v8
x a_n12345_n28794# a_n12314_n29052# XOR8_0.S5 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28601 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.Y mux8_5.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-19742 sky130_fd_pr__pfet_01v8
x a_n20737_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n20557_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20202 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_1.Y mux8_6.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-36190 sky130_fd_pr__pfet_01v8
x left_shifter_0.C mux8_0.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=33 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_8.Y VSS mux8_7.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-25847 sky130_fd_pr__nfet_01v8
x SEL3 a_547_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=805 y=1406 sky130_fd_pr__nfet_01v8
x AND8_0.S2 mux8_3.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-10686 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n9325_1406# mux8_4.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-9258 y=1406 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_4.Y mux8_0.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=2897 sky130_fd_pr__pfet_01v8
x B2 MULT_0.inv_12.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22116 y=-7703 sky130_fd_pr__pfet_01v8
x a_n12596_n8419# a_n12416_n8419# MULT_0.4bit_ADDER_2.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12157 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT a_n15896_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-15895 y=-12649 sky130_fd_pr__nfet_01v8
x a_n14005_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13975_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13236 y=-4533 sky130_fd_pr__pfet_01v8
x SEL1 mux8_8.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-28056 sky130_fd_pr__pfet_01v8
x B6 a_n12345_n31403# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-31782 sky130_fd_pr__pfet_01v8
x SEL0 mux8_5.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-18808 sky130_fd_pr__pfet_01v8
x B3 left_shifter_0.buffer_5.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-17313 sky130_fd_pr__pfet_01v8
x B0 a_n17677_n15425# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-15166 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14931_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-14872 y=1406 sky130_fd_pr__nfet_01v8
x SEL2 mux8_1.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.B mux8_5.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-22606 sky130_fd_pr__pfet_01v8
x a_n19954_1406# a_n19774_1406# mux8_8.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-19323 y=1406 sky130_fd_pr__nfet_01v8
x A5 a_n17466_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17207 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D VSS a_7452_n25478# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-25477 sky130_fd_pr__nfet_01v8
x a_n12345_n20526# a_n12314_n21072# XOR8_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20429 sky130_fd_pr__pfet_01v8
x A2 VDD a_n12345_n20526# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-19953 sky130_fd_pr__pfet_01v8
x mux8_4.A1 a_10459_n16422# mux8_4.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-16421 sky130_fd_pr__nfet_01v8
x B2 VDD left_shifter_0.buffer_0.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-16494 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_3.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-9848 sky130_fd_pr__pfet_01v8
x VSS VDD mux8_0.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24048_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23885 y=1406 sky130_fd_pr__nfet_01v8
x A2 a_n7594_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-7143 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-5609 y=661 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D VDD mux8_7.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-24270 sky130_fd_pr__pfet_01v8
x B7 VSS a_2463_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=2817 y=4914 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.S0 VDD mux8_1.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-1630 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n20950# a_10459_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-20949 sky130_fd_pr__nfet_01v8
x mux8_2.inv_0.A Y1 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-7334 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n3766# a_8496_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-3765 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_7.Y VSS a_11194_n3766# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-3765 sky130_fd_pr__nfet_01v8
x a_n12446_n8445# MULT_0.4bit_ADDER_2.B0 a_n12416_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11869 y=-7798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VSS a_n10090_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-10089 y=343 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_3.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-9848 sky130_fd_pr__pfet_01v8
x a_n209_1406# 8bit_ADDER_0.S0 a_n29_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=325 y=2026 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_7.Y mux8_0.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 VSS a_n10423_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-10422 y=-6216 sky130_fd_pr__nfet_01v8
x mux8_6.inv_0.A Y7 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-34410 sky130_fd_pr__pfet_01v8
x a_n15737_n5180# a_n15707_n4534# MULT_0.4bit_ADDER_1.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15064 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-16696 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19070 y=-9163 sky130_fd_pr__pfet_01v8
x AND8_0.S6 VDD mux8_8.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y VSS a_n10714_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-9565 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12347_n15041# a_n12316_n15299# XOR8_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14848 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VSS a_n18422_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18067 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B3 a_n20737_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-20678 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_2.D VDD mux8_3.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-10686 sky130_fd_pr__pfet_01v8
x A7 a_n17677_n25225# OR8_0.NOT8_0.A7 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24582 sky130_fd_pr__pfet_01v8
x SEL2 mux8_2.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-5124 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B a_7548_n35462# a_7644_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-35461 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n12822# a_8592_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-12821 sky130_fd_pr__nfet_01v8
x A1 a_n24162_n6019# MULT_0.NAND2_5.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-5952 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A5 VDD AND8_0.S5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21555 y=-20667 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C a_10267_n12821# a_10363_n12821# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-12820 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_0.C mux8_1.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-1630 sky130_fd_pr__pfet_01v8
x SEL1 mux8_7.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-27134 sky130_fd_pr__pfet_01v8
x A4 a_n14751_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13916 y=2026 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C VDD mux8_7.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-27133 sky130_fd_pr__pfet_01v8
x a_1707_4914# a_1887_5534# V_FLAG_0.XOR2_2.B VDD s=18150,616 d=18150,616 l=30 w=550 x=2337 y=5534 sky130_fd_pr__pfet_01v8
x a_n23095_1380# VSS a_n23065_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-22902 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n31403# a_n12314_n31661# XOR8_0.S6 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31210 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n9305_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-9246 y=-11682 sky130_fd_pr__nfet_01v8
x SEL1 VSS mux8_0.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=3385 sky130_fd_pr__nfet_01v8
x A1 a_n4879_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-3852 y=2026 sky130_fd_pr__pfet_01v8
x a_n15737_n5180# MULT_0.4bit_ADDER_1.B1 a_n15707_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14968 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-18974 y=-9163 sky130_fd_pr__pfet_01v8
x a_n3500_1406# a_n3320_2026# 8bit_ADDER_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-2869 y=2026 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B VDD mux8_4.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-15214 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_3.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9293 y=-5898 sky130_fd_pr__pfet_01v8
x SEL0 mux8_8.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-27864 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B mux8_8.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-31662 sky130_fd_pr__pfet_01v8
x AND8_0.S7 mux8_6.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-33326 sky130_fd_pr__pfet_01v8
x B6 a_n17677_n23825# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23566 sky130_fd_pr__pfet_01v8
x a_3313_4914# V_FLAG_0.XOR2_2.Y a_3493_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=3847 y=4914 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.Y mux8_5.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-9154 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VSS a_8400_n11894# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-11893 sky130_fd_pr__nfet_01v8
x MULT_0.S1 VDD mux8_2.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_9.Y mux8_1.inv_0.A a_11865_n2775# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-2774 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_6.Y mux8_0.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=33 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n12616_1406# mux8_5.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12549 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT a_n12416_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-11581 y=-11062 sky130_fd_pr__pfet_01v8
x B4 VDD left_shifter_0.buffer_4.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-18132 sky130_fd_pr__pfet_01v8
x a_n23095_1380# a_n23065_2026# mux8_6.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-22422 y=2026 sky130_fd_pr__pfet_01v8
x A6 a_n21333_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-20306 y=2026 sky130_fd_pr__pfet_01v8
x B4 a_n23990_n20027# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23923 y=-20026 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_0.inv_1.A left_shifter_0.S3 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-16859 sky130_fd_pr__nfet_01v8
x SEL2 mux8_2.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-8921 sky130_fd_pr__pfet_01v8
x a_n15737_n11709# mux8_7.A1 a_n15707_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14968 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 a_n10108_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10041 y=-11682 sky130_fd_pr__nfet_01v8
x B1 VDD right_shifter_0.buffer_7.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-15229 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT a_n2744_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-2485 y=1406 sky130_fd_pr__nfet_01v8
x B0 left_shifter_0.buffer_6.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-14842 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=492 y=661 sky130_fd_pr__pfet_01v8
x A0 VSS a_n24162_n4727# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-4756 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13399_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13428 y=-11682 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.S2 a_9528_n11894# mux8_3.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-11893 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VSS a_n3509_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-3508 y=343 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_1.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B a_7548_1690# a_7644_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=1690 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=780 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 a_n10684_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-10617 y=-7798 sky130_fd_pr__pfet_01v8
x a_n17296_n11709# a_n17266_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17199 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.C a_9336_n26406# a_9432_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-26405 sky130_fd_pr__nfet_01v8
x A6 AND8_0.NOT8_0.A6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-22413 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A2 AND8_0.S2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21459 y=-19227 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_7.inv_1.A VDD left_shifter_0.S2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-16054 sky130_fd_pr__pfet_01v8
x a_n13531_3164# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n13501_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13338 y=3190 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_2.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_3.Y mux8_2.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD a_n15737_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-14588 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C VDD mux8_3.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-10686 sky130_fd_pr__pfet_01v8
x A6 a_n11274_n31085# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-30634 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D VDD mux8_6.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-33326 sky130_fd_pr__pfet_01v8
x mux8_3.inv_0.A VDD Y2 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-11866 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n11460_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-11393 y=2026 sky130_fd_pr__pfet_01v8
x AND8_0.S0 mux8_1.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-15185 y=-5898 sky130_fd_pr__pfet_01v8
x VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-9005 y=-9163 sky130_fd_pr__pfet_01v8
x a_n12347_n34023# XOR8_0.S7 a_n12316_n34281# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33926 sky130_fd_pr__pfet_01v8
x SEL1 mux8_6.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-36190 sky130_fd_pr__pfet_01v8
x a_n4385_3190# VSS a_n3629_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3274 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A2 a_n16690_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-16431 y=-5153 sky130_fd_pr__nfet_01v8
x SEL2 mux8_8.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-28056 sky130_fd_pr__pfet_01v8
x a_n18222_1406# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n18042_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17687 y=2026 sky130_fd_pr__pfet_01v8
x a_n24654_1380# a_n24624_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-24557 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-15736 y=-11062 sky130_fd_pr__pfet_01v8
x a_n19178_n11683# mux8_8.A1 a_n18998_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18643 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_11.Y VSS MULT_0.4bit_ADDER_0.A3 VSS s=11600,516 d=11600,516 l=30 w=200 x=-21851 y=-5948 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.S2 VDD mux8_3.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-10686 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A2 VDD OR8_0.S2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15964 y=-19098 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10306 y=-12427 sky130_fd_pr__pfet_01v8
x A1 OR8_0.NOT8_0.A1 a_n17677_n16825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16278 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12584 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT a_n15896_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-15895 y=-9385 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VSS a_n11199_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-11198 y=343 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_1.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B VDD mux8_7.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-24270 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12445 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-15587 y=-12427 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_8.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B VDD mux8_0.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=33 sky130_fd_pr__pfet_01v8
x a_n14155_n5154# a_n13975_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13716 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20083 y=-5898 sky130_fd_pr__pfet_01v8
x a_5017_4912# a_5197_5532# V_FLAG_0.XOR2_0.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=5647 y=5532 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y VDD a_n17296_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-16147 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n17857# a_n12314_n18115# XOR8_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17664 sky130_fd_pr__pfet_01v8
x XOR8_0.S0 VDD mux8_1.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-4494 sky130_fd_pr__pfet_01v8
x B1 VDD right_shifter_0.buffer_7.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-15229 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_1.Y a_11194_n12822# a_11290_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-12821 sky130_fd_pr__nfet_01v8
x SEL0 mux8_0.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=3831 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n914_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-943 y=3190 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D VSS a_8400_n34534# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-34533 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_1.Y VDD mux8_7.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-27134 sky130_fd_pr__pfet_01v8
x a_n24654_1380# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24624_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-24077 y=2026 sky130_fd_pr__pfet_01v8
x B7 VDD right_shifter_0.buffer_1.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-20143 sky130_fd_pr__pfet_01v8
x B5 a_n12345_n28794# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-29173 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=684 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 a_n17266_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-16239 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B mux8_8.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-28798 sky130_fd_pr__pfet_01v8
x buffer_0.inv_1.A S VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=13186 y=-36307 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C VDD mux8_0.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=2897 sky130_fd_pr__pfet_01v8
x a_n23404_3164# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23950_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23403 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VSS a_n218_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-217 y=343 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_0.Y mux8_1.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-1630 sky130_fd_pr__pfet_01v8
x a_n12345_n20814# a_n12314_n21072# XOR8_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20813 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=972 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD a_n6611_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-6640 y=2026 sky130_fd_pr__pfet_01v8
x a_n5059_1406# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4879_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-4524 y=2026 sky130_fd_pr__pfet_01v8
x VSS mux8_0.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=34 sky130_fd_pr__pfet_01v8
x a_5167_4886# a_5197_4912# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=5263 y=4912 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15544 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C a_9336_n7266# a_9432_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-7265 sky130_fd_pr__nfet_01v8
x mux8_6.A0 a_9528_n34534# mux8_6.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-34533 sky130_fd_pr__nfet_01v8
x NOT8_0.S3 a_10459_n17349# mux8_4.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-17348 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C a_9336_n35462# a_9432_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-35461 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_2.B a_4069_4914# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=4519 y=4914 sky130_fd_pr__nfet_01v8
x B3 VSS a_n10240_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-9667 y=3190 sky130_fd_pr__nfet_01v8
x VSS a_n9125_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-8290 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 VSS a_n13714_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-13713 y=-9481 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C VDD mux8_6.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-33326 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT a_n10090_373# 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-10089 y=439 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B1 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-13885 y=-12427 sky130_fd_pr__pfet_01v8
x a_n16513_1380# VSS a_n16483_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16320 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14175_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14204 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD a_n18998_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18067 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_6.inv_0.A VDD Y7 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-34506 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B VDD mux8_4.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-18078 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_0.inv_1.A VDD left_shifter_0.S3 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-16873 sky130_fd_pr__pfet_01v8
x MULT_0.inv_12.A VSS MULT_0.4bit_ADDER_1.A2 VSS s=11600,516 d=11600,516 l=30 w=200 x=-21849 y=-7921 sky130_fd_pr__nfet_01v8
x ZFLAG_0.NAND2_0.Y VSS Z VSS s=11600,516 d=11600,516 l=30 w=200 x=18096 y=-18784 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.C mux8_4.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-15214 sky130_fd_pr__pfet_01v8
x SEL2 mux8_3.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-13550 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.Y V_FLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=7289 y=5227 sky130_fd_pr__pfet_01v8
x a_n21513_1406# a_n21333_1406# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20882 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4303_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-4140 y=1406 sky130_fd_pr__nfet_01v8
x A7 OR8_0.NOT8_0.A7 a_n17677_n25225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24678 sky130_fd_pr__pfet_01v8
x NOT8_0.S2 VDD mux8_3.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-13549 sky130_fd_pr__pfet_01v8
x a_n3350_1380# VSS a_n3320_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3157 y=1406 sky130_fd_pr__nfet_01v8
x mux8_6.A0 VDD mux8_6.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-33326 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VSS a_n4618_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-4617 y=343 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_8.Y a_11865_n29943# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-29942 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_7.Y VDD mux8_7.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-27134 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n26406# a_7548_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-26405 sky130_fd_pr__nfet_01v8
x B7 VDD right_shifter_0.buffer_1.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-20143 sky130_fd_pr__pfet_01v8
x a_3463_4888# V_FLAG_0.XOR2_2.Y a_3493_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=4039 y=5534 sky130_fd_pr__pfet_01v8
x B3 a_n12314_n23651# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23584 sky130_fd_pr__pfet_01v8
x A7 AND8_0.NOT8_0.A7 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24395 y=-23530 sky130_fd_pr__pfet_01v8
x a_n20737_n11683# a_n20557_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20106 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n31403# XOR8_0.S6 a_n12314_n31661# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31306 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VSS a_n19028_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-17879 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_1.Y VDD mux8_6.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-36190 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=588 y=661 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VSS a_8400_n7266# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_10.Y VSS MULT_0.4bit_ADDER_0.A2 VSS s=11600,516 d=11600,516 l=30 w=200 x=-21845 y=-4656 sky130_fd_pr__nfet_01v8
x AND8_0.S2 VDD mux8_3.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-10686 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n20659_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-20688 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=876 y=661 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.B VDD mux8_5.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-22606 sky130_fd_pr__pfet_01v8
x a_n1094_3190# a_n914_3810# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-655 y=3810 sky130_fd_pr__pfet_01v8
x a_n11490_1380# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n11460_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10913 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n16422# a_10459_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-16421 sky130_fd_pr__nfet_01v8
x SEL2 VSS mux8_1.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-1142 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT a_n12416_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-11581 y=-4533 sky130_fd_pr__pfet_01v8
x A7 a_n11276_n33705# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11275 y=-33254 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_1.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-792 sky130_fd_pr__pfet_01v8
x left_shifter_0.S0 mux8_1.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-4494 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n20950# a_8592_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-20949 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n15887_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-15828 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B a_9432_n7266# a_9528_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-7265 sky130_fd_pr__nfet_01v8
x Y6 VSS ZFLAG_0.nor4_1.Y VSS s=6600,266 d=6600,266 l=30 w=200 x=16401 y=-20122 sky130_fd_pr__nfet_01v8
x a_n17446_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n17266_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16911 y=-5153 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT a_n9325_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-8874 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT a_n3509_373# 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-3508 y=439 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_8.Y a_11865_n29943# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-29942 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C mux8_7.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-24270 sky130_fd_pr__pfet_01v8
x B3 a_n12345_n23393# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-23772 sky130_fd_pr__pfet_01v8
x A4 AND8_0.NOT8_0.A4 a_n23990_n20027# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24019 y=-20026 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_4.inv_1.A VDD left_shifter_0.S5 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-18511 sky130_fd_pr__pfet_01v8
x B4 VSS a_n13531_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-12958 y=3190 sky130_fd_pr__nfet_01v8
x A0 VSS a_n1618_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-469 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.inv_0.A VSS Y5 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-25800 sky130_fd_pr__nfet_01v8
x B6 VDD AND8_0.NOT8_0.A6 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-22509 sky130_fd_pr__pfet_01v8
x B7 VDD a_1857_4888# VDD s=17050,612 d=31900,1216 l=30 w=550 x=3005 y=5534 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B a_7548_n7266# a_7644_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A3 a_n19981_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-19530 y=-8418 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_2.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_1.Y mux8_2.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_5.Y a_11386_n17350# mux8_4.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-17349 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_n35462# a_7548_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-35461 sky130_fd_pr__nfet_01v8
x A5 a_n11274_n28476# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-28025 sky130_fd_pr__nfet_01v8
x SEL1 a_8400_n12822# a_8496_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-12821 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_7.Y VDD mux8_6.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-36190 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A5 AND8_0.S5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21459 y=-20667 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_1.B3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18188 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D VSS a_7452_n30006# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-30005 sky130_fd_pr__nfet_01v8
x mux8_8.inv_0.A VSS Y6 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-30328 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_10267_n12821# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-12820 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT a_n6035_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-5776 y=1406 sky130_fd_pr__nfet_01v8
x NOT8_0.S6 a_10459_n30933# mux8_8.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-30932 sky130_fd_pr__nfet_01v8
x B1 VDD a_n17677_n16825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16662 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-15587 y=-5898 sky130_fd_pr__pfet_01v8
x A2 OR8_0.NOT8_0.A2 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-17774 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_7.Y mux8_1.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-4494 sky130_fd_pr__pfet_01v8
x A2 VSS a_n11274_n20496# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20141 sky130_fd_pr__nfet_01v8
x SEL2 mux8_3.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-13550 sky130_fd_pr__pfet_01v8
x B3 a_n10786_3190# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-10335 y=3190 sky130_fd_pr__nfet_01v8
x A3 a_n11199_373# 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-11198 y=439 sky130_fd_pr__nfet_01v8
x a_n15887_n8419# a_n15707_n7799# MULT_0.4bit_ADDER_2.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15448 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_9.Y mux8_4.inv_0.A a_11865_n16359# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-16358 sky130_fd_pr__pfet_01v8
x SEL1 mux8_4.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 a_n17005_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-17004 y=-6120 sky130_fd_pr__nfet_01v8
x a_n16822_3164# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n16792_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16629 y=3190 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_4.B VDD mux8_8.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-31662 sky130_fd_pr__pfet_01v8
x a_n17296_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n17266_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16719 y=-4533 sky130_fd_pr__pfet_01v8
x AND8_0.S7 VDD mux8_6.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VSS a_n12446_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11297 y=-5153 sky130_fd_pr__nfet_01v8
x VSS VDD a_n9125_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8194 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.Y VDD mux8_5.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14751_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-14684 y=2026 sky130_fd_pr__pfet_01v8
x a_n7676_3190# VSS a_n6920_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6565 y=3190 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_4.Y VDD mux8_1.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A MULT_0.S2 a_n8549_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8386 y=-8418 sky130_fd_pr__nfet_01v8
x SEL3 VSS a_n59_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=1089 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD a_n12416_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11485 y=-11062 sky130_fd_pr__pfet_01v8
x NOT8_0.S1 mux8_2.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-8921 sky130_fd_pr__pfet_01v8
x a_n12345_n23393# a_n12314_n23651# XOR8_0.S3 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23200 sky130_fd_pr__pfet_01v8
x A7 a_1887_5534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=1953 y=5534 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-8123 y=-9163 sky130_fd_pr__pfet_01v8
x B0 XOR8_0.S0 a_n11276_n14723# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14560 sky130_fd_pr__nfet_01v8
x NOT8_0.S1 a_10459_n8193# mux8_2.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-8192 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-10594 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C mux8_4.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-18078 sky130_fd_pr__pfet_01v8
x a_n9305_n5154# MULT_0.S1 a_n9125_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8770 y=-4533 sky130_fd_pr__pfet_01v8
x A3 VDD MULT_0.inv_13.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-22213 y=-8995 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A6 AND8_0.S6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21473 y=-21127 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B a_9432_n11894# a_9528_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-11893 sky130_fd_pr__nfet_01v8
x SEL3 a_n218_373# 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-217 y=439 sky130_fd_pr__nfet_01v8
x B2 VDD a_n12314_n21072# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20909 sky130_fd_pr__pfet_01v8
x a_n19178_n5154# a_n18998_n4534# MULT_0.4bit_ADDER_1.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18547 y=-4533 sky130_fd_pr__pfet_01v8
x a_n17296_n11709# a_n17266_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16623 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y a_n19981_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-19530 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12345_n28794# a_n11274_n29052# XOR8_0.S5 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28793 sky130_fd_pr__nfet_01v8
x B7 NOT8_0.S7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8032 y=-18919 sky130_fd_pr__pfet_01v8
x a_n24130_3190# VSS a_n23374_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23019 y=3190 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.D mux8_0.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=2897 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_3.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-10686 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_9336_n26406# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-26405 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_7.inv_1.A left_shifter_0.S2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-16054 sky130_fd_pr__pfet_01v8
x a_n21513_1406# a_n21333_2026# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-21074 y=2026 sky130_fd_pr__pfet_01v8
x A4 a_n11274_n25843# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-25392 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n8350_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-8291 y=2026 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_4.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-4438 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_3.Y a_11194_n20950# a_11290_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-20949 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A6 OR8_0.S6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15882 y=-20998 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12253 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A mux8_7.A1 a_n15131_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15160 y=-11682 sky130_fd_pr__nfet_01v8
x a_n1618_1380# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1588_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-849 y=2026 sky130_fd_pr__pfet_01v8
x A0 MULT_0.NAND2_3.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18569 y=-2626 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_2.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-5570 sky130_fd_pr__nfet_01v8
x a_n20839_3190# a_n20659_3810# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-20400 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n1588_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-1521 y=2026 sky130_fd_pr__pfet_01v8
x a_n19178_n11683# a_n18998_n11683# mux8_8.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18547 y=-11682 sky130_fd_pr__nfet_01v8
x A1 VSS a_n4909_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-3760 y=1406 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_4.B mux8_3.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-10686 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A2 OR8_0.S2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15868 y=-19098 sky130_fd_pr__pfet_01v8
x A2 VDD MULT_0.NAND2_10.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22405 y=-4438 sky130_fd_pr__pfet_01v8
x A0 MULT_0.inv_6.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-7703 sky130_fd_pr__pfet_01v8
x mux8_6.A0 VDD a_5167_4886# VDD s=17050,612 d=31900,1216 l=30 w=550 x=6315 y=5532 sky130_fd_pr__pfet_01v8
x a_n8350_1406# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n8170_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7815 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n8194# a_8496_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-8193 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_7.Y VSS a_11194_n8194# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-8193 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-10261 y=661 sky130_fd_pr__pfet_01v8
x SEL1 mux8_7.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-24270 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-3200 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD a_n12416_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11485 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.C mux8_5.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-22606 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 VSS a_n20296_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-20295 y=-12745 sky130_fd_pr__nfet_01v8
x A1 a_n4618_373# 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-4617 y=439 sky130_fd_pr__nfet_01v8
x a_n10081_1406# mux8_4.A0 a_n9901_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9546 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_2.B0 a_n11840_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11677 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D mux8_8.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-28798 sky130_fd_pr__pfet_01v8
x a_n11640_1406# a_n11460_1406# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-11201 y=1406 sky130_fd_pr__nfet_01v8
x A3 a_n11274_n23075# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-22624 sky130_fd_pr__nfet_01v8
x A7 VDD AND8_0.NOT8_0.A7 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-23626 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_7.Y VSS a_11194_n12822# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-12821 sky130_fd_pr__nfet_01v8
x a_n19804_1380# VSS a_n19774_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19611 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-11414 y=-9163 sky130_fd_pr__pfet_01v8
x a_n10240_3164# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10786_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10047 y=3810 sky130_fd_pr__pfet_01v8
x A6 VSS a_n21363_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-20214 y=1406 sky130_fd_pr__nfet_01v8
x VSS a_n9125_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-8290 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_5.Y a_11386_n30934# mux8_8.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-30933 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_7.Y mux8_7.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-27134 sky130_fd_pr__pfet_01v8
x left_shifter_0.S2 mux8_3.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 a_n17446_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-17387 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VSS a_n9314_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-9313 y=-9481 sky130_fd_pr__nfet_01v8
x A3 a_n17677_n19625# OR8_0.NOT8_0.A3 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-18790 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n7594_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7431 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 VDD a_n20587_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-19438 y=-4533 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A4 VDD AND8_0.S4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21555 y=-20207 sky130_fd_pr__pfet_01v8
x a_n6641_1380# VSS a_n6611_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6448 y=1406 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_4.B VDD mux8_8.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-28798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.S0 a_9528_n2838# mux8_1.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_8.Y a_11865_n11831# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-11830 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_1.inv_1.A right_shifter_0.S6 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-19764 sky130_fd_pr__nfet_01v8
x right_shifter_0.S3 a_8592_n17350# mux8_4.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-17349 sky130_fd_pr__nfet_01v8
x a_n59_1380# a_n29_2026# 8bit_ADDER_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=613 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13501 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B a_9432_n34534# a_9528_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-34533 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n17349# a_10459_n17349# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-17348 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT a_n9901_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9066 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_9336_n35462# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-35461 sky130_fd_pr__nfet_01v8
x SEL0 mux8_1.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-888 sky130_fd_pr__pfet_01v8
x a_n10714_n11709# VSS a_n10684_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10521 y=-11682 sky130_fd_pr__nfet_01v8
x B7 VDD left_shifter_0.buffer_1.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-20589 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_6.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-33326 sky130_fd_pr__pfet_01v8
x a_n19804_1380# a_n19774_2026# mux8_8.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-19131 y=2026 sky130_fd_pr__pfet_01v8
x A5 a_n18042_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-17015 y=2026 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# a_n20557_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20106 y=-4533 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n23950_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-23979 y=3190 sky130_fd_pr__nfet_01v8
x a_n14005_n11709# a_n13975_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13908 y=-11682 sky130_fd_pr__nfet_01v8
x B2 a_n7496_3190# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-7237 y=3190 sky130_fd_pr__nfet_01v8
x AND8_0.S0 a_7644_n2838# mux8_1.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-2837 sky130_fd_pr__nfet_01v8
x A2 a_n17677_n18225# OR8_0.NOT8_0.A2 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17774 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13789 y=-12427 sky130_fd_pr__pfet_01v8
x A7 VDD a_n24624_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23693 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10165 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-1498 y=661 sky130_fd_pr__pfet_01v8
x VSS a_n19981_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-19914 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 mux8_4.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-18078 sky130_fd_pr__pfet_01v8
x B0 a_n12316_n15299# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-15232 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_762# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=762 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_3.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-13550 sky130_fd_pr__pfet_01v8
x a_1857_4888# V_FLAG_0.XOR2_2.B a_1887_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=2625 y=5534 sky130_fd_pr__pfet_01v8
x SEL3 a_n10966_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-10907 y=3810 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C VDD mux8_4.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.inv_6.A VSS MULT_0.4bit_ADDER_1.A0 VSS s=11600,516 d=11600,516 l=30 w=200 x=-23583 y=-7921 sky130_fd_pr__nfet_01v8
x SEL0 mux8_3.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-13549 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D VSS a_10267_n2838# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C mux8_8.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-31662 sky130_fd_pr__pfet_01v8
x A1 a_n11274_n17539# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-17088 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_5.Y VDD mux8_1.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B mux8_6.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-33326 sky130_fd_pr__pfet_01v8
x Y6 a_16143_n19505# a_16431_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16593 y=-19504 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A1 VDD AND8_0.S1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21554 y=-18747 sky130_fd_pr__pfet_01v8
x B1 VSS a_n24162_n6019# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-6048 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_8.Y VDD a_11865_n29943# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-29942 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9091 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VSS a_n2627_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-2626 y=343 sky130_fd_pr__nfet_01v8
x a_n12345_n26161# XOR8_0.S4 a_n12314_n26419# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-26064 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VSS a_n12605_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-12604 y=-9481 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12680 y=-12427 sky130_fd_pr__pfet_01v8
x a_n10864_n8419# a_n10684_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10233 y=-7798 sky130_fd_pr__pfet_01v8
x a_n9305_n8419# a_n9125_n7799# MULT_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8674 y=-7798 sky130_fd_pr__pfet_01v8
x a_n20587_n8445# a_n20557_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-20490 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_7.Y mux8_6.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-36190 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24192 y=-2626 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_8.Y a_11865_n2775# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-2774 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10108_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9945 y=-11682 sky130_fd_pr__nfet_01v8
x B1 a_n17677_n16825# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16758 sky130_fd_pr__pfet_01v8
x a_n10714_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10684_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9945 y=-4533 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# VSS a_n20557_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20394 y=-5153 sky130_fd_pr__nfet_01v8
x a_n10864_n8419# a_n10684_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10425 y=-8418 sky130_fd_pr__nfet_01v8
x a_n9305_n8419# a_n9125_n8419# MULT_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8866 y=-8418 sky130_fd_pr__nfet_01v8
x A2 a_n11274_n20496# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20237 sky130_fd_pr__nfet_01v8
x a_1707_4914# V_FLAG_0.XOR2_2.B a_1887_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=2241 y=4914 sky130_fd_pr__nfet_01v8
x A4 VSS a_n14175_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13820 y=1406 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_8.Y a_11865_n11831# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-11830 sky130_fd_pr__pfet_01v8
x a_n13372_1406# mux8_5.A0 a_n13192_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12837 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B2 VSS a_n17005_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-17004 y=-6216 sky130_fd_pr__nfet_01v8
x OR8_0.S6 mux8_8.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_3.Y MULT_0.SO VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18087 y=-2398 sky130_fd_pr__pfet_01v8
x a_n10864_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10684_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10329 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-8603 y=-9163 sky130_fd_pr__pfet_01v8
x a_n23245_1406# mux8_6.A0 a_n23065_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-22710 y=2026 sky130_fd_pr__pfet_01v8
x A3 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11082 y=661 sky130_fd_pr__pfet_01v8
x SEL1 mux8_5.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-22606 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n16422# a_8592_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-16421 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 8bit_ADDER_0.S1 a_n2744_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-2773 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-11370 y=661 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_5.Y mux8_7.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-27134 sky130_fd_pr__pfet_01v8
x B0 a_n12347_n15041# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12315 y=-15420 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 a_n10423_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-10422 y=-9385 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_8.Y VSS MULT_0.inv_8.Y VSS s=11600,516 d=11600,516 l=30 w=200 x=-23582 y=-11185 sky130_fd_pr__nfet_01v8
x A7 a_5017_4912# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=5075 y=5532 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n20950# a_8496_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-20949 sky130_fd_pr__nfet_01v8
x a_n12596_n8419# MULT_0.4bit_ADDER_2.B0 a_n12416_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12061 y=-7798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-10069 y=661 sky130_fd_pr__pfet_01v8
x SEL0 mux8_0.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=33 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_3493_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=3655 y=5534 sky130_fd_pr__pfet_01v8
x B2 VDD MULT_0.inv_12.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-22212 y=-7703 sky130_fd_pr__pfet_01v8
x B0 a_n11276_n14723# XOR8_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14656 sky130_fd_pr__nfet_01v8
x a_n14005_n5180# a_n13975_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13332 y=-4533 sky130_fd_pr__pfet_01v8
x a_n12446_n8445# VSS a_n12416_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12253 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13597 y=-9163 sky130_fd_pr__pfet_01v8
x B4 a_n14077_3190# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-13626 y=3190 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.C VDD mux8_2.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-6058 sky130_fd_pr__pfet_01v8
x Y5 ZFLAG_0.nor4_1.Y VSS VSS s=6600,266 d=6600,266 l=30 w=200 x=16305 y=-20122 sky130_fd_pr__nfet_01v8
x a_n1094_3190# VSS a_n338_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=16 y=3190 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_762# a_8592_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=762 sky130_fd_pr__nfet_01v8
x a_n12596_n5154# a_n12416_n5154# MULT_0.4bit_ADDER_1.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12157 y=-5153 sky130_fd_pr__nfet_01v8
x a_n3659_3164# a_n3629_3190# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-3562 y=3190 sky130_fd_pr__nfet_01v8
x A2 VSS a_n22425_n7992# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22424 y=-8021 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_8.Y VDD a_11865_n29943# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-29942 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT a_n13192_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12357 y=2026 sky130_fd_pr__pfet_01v8
x a_n12345_n28506# VSS a_n11274_n29052# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28889 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.C VDD mux8_7.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-24270 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n18042_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17975 y=2026 sky130_fd_pr__pfet_01v8
x a_n8200_1380# a_n8170_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-8103 y=1406 sky130_fd_pr__nfet_01v8
x SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-101 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n9305_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-9246 y=-8418 sky130_fd_pr__nfet_01v8
x A4 OR8_0.NOT8_0.A4 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-20574 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT a_n3320_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-2293 y=2026 sky130_fd_pr__pfet_01v8
x A4 VSS a_n11274_n25843# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25488 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_6.Y a_11290_n17350# a_11386_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-17349 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9283 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 VDD a_n10714_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-9565 y=-7798 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n3766# a_8592_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-3765 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_1.Y a_11194_n3766# a_11290_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-3765 sky130_fd_pr__nfet_01v8
x B7 VDD a_n12316_n34281# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12315 y=-34310 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_6.inv_1.A left_shifter_0.S1 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-15221 sky130_fd_pr__nfet_01v8
x a_n12596_n8419# a_n12416_n7799# MULT_0.4bit_ADDER_2.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11965 y=-7798 sky130_fd_pr__pfet_01v8
x left_shifter_0.C VDD mux8_0.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=33 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_2.inv_1.A VDD left_shifter_0.S7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-20149 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16792 y=-5898 sky130_fd_pr__pfet_01v8
x right_shifter_0.S6 a_8592_n30934# mux8_8.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-30933 sky130_fd_pr__nfet_01v8
x A2 MULT_0.NAND2_1.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22059 y=-2626 sky130_fd_pr__pfet_01v8
x a_n15737_n5180# MULT_0.4bit_ADDER_1.B1 a_n15707_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15160 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n30933# a_10459_n30933# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-30932 sky130_fd_pr__nfet_01v8
x XOR8_0.S2 VDD mux8_3.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11702 y=-12427 sky130_fd_pr__pfet_01v8
x a_5167_4886# V_FLAG_0.XOR2_0.Y a_5197_5532# VDD s=18150,616 d=18150,616 l=30 w=550 x=5935 y=5532 sky130_fd_pr__pfet_01v8
x a_n20113_3164# a_n20083_3190# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-20016 y=3190 sky130_fd_pr__nfet_01v8
x a_n18222_1406# a_n18042_1406# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17591 y=1406 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_9.Y mux8_8.inv_0.A a_11865_n29943# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-29942 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11274 y=661 sky130_fd_pr__pfet_01v8
x VSS a_n20737_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-20678 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_9.Y a_11865_n16359# mux8_4.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-16358 sky130_fd_pr__pfet_01v8
x a_n24804_1406# a_n24624_2026# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-24365 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 mux8_8.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-31662 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VSS a_n18305_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-18304 y=-12745 sky130_fd_pr__nfet_01v8
x A1 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4501 y=661 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B mux8_0.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=2897 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_5.Y mux8_6.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-36190 sky130_fd_pr__pfet_01v8
x SEL2 mux8_6.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-36189 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_5.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-19254 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4879_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-4812 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT a_n12416_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-11389 y=-11062 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_0.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=3735 sky130_fd_pr__pfet_01v8
x a_5017_4912# V_FLAG_0.XOR2_0.Y a_5197_4912# VSS s=4290,196 d=4290,196 l=30 w=130 x=5551 y=4912 sky130_fd_pr__nfet_01v8
x SEL1 a_8400_762# a_8496_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=762 sky130_fd_pr__nfet_01v8
x A3 OR8_0.NOT8_0.A3 a_n17677_n19625# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-18886 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C VDD mux8_4.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-18078 sky130_fd_pr__pfet_01v8
x mux8_4.A1 VDD mux8_4.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-15214 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n17368_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-17397 y=3190 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A6 VDD AND8_0.S6 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21377 y=-21127 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n12596_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-12537 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.inv_9.Y a_n13975_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13140 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-9187 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-19166 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_9.Y a_11865_n25415# mux8_7.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-25414 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 VDD a_n14005_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12856 y=-7798 sky130_fd_pr__pfet_01v8
x a_n17296_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n17266_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16527 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D mux8_3.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-10686 sky130_fd_pr__pfet_01v8
x a_n12345_n31115# VSS a_n11274_n31661# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31498 sky130_fd_pr__nfet_01v8
x B7 XOR8_0.S7 a_n11276_n33705# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33734 sky130_fd_pr__nfet_01v8
x mux8_4.inv_0.A Y3 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-16490 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_3.Y a_11194_n16422# a_11290_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-16421 sky130_fd_pr__nfet_01v8
x A3 VDD a_n11490_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-10341 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-19027 y=-7798 sky130_fd_pr__pfet_01v8
x B1 VDD NOT8_0.S1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8115 y=-16059 sky130_fd_pr__pfet_01v8
x a_n13531_3164# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14077_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13338 y=3810 sky130_fd_pr__pfet_01v8
x A7 VSS a_n24654_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-23505 y=1406 sky130_fd_pr__nfet_01v8
x B2 VDD AND8_0.NOT8_0.A2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24442 y=-17885 sky130_fd_pr__pfet_01v8
x a_n1768_1406# a_n1588_1406# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-1329 y=1406 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.Y VSS a_11194_n20950# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-20949 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A0 a_n10684_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9849 y=-7798 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# a_n12416_n11063# mux8_5.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12157 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n15131_n11683# mux8_7.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15064 y=-11682 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A6 VDD OR8_0.S6 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15786 y=-20998 sky130_fd_pr__pfet_01v8
x B1 VDD a_n4205_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3274 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 mux8_2.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VSS a_n8432_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-8431 y=-9481 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_9.Y VSS MULT_0.inv_9.Y VSS s=11600,516 d=11600,516 l=30 w=200 x=-23582 y=-12477 sky130_fd_pr__nfet_01v8
x B0 VDD a_n12316_n15299# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12315 y=-15328 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-11178 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 VDD a_n10684_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-10713 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B VDD mux8_3.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-10686 sky130_fd_pr__pfet_01v8
x B7 VDD a_n17677_n25225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-25062 sky130_fd_pr__pfet_01v8
x A5 a_n17677_n22425# OR8_0.NOT8_0.A5 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-21590 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.B a_3493_5534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=4327 y=5534 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_1.inv_1.A VDD left_shifter_0.C VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-20968 sky130_fd_pr__pfet_01v8
x B1 a_n11274_n17539# XOR8_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17472 sky130_fd_pr__nfet_01v8
x A1 VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-4405 y=661 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.C VDD mux8_5.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-22606 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_1.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-4493 sky130_fd_pr__pfet_01v8
x B5 XOR8_0.S5 a_n11274_n28476# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28505 sky130_fd_pr__nfet_01v8
x a_n14781_1380# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14751_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14012 y=2026 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n4205_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-4234 y=3190 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_6.Y VDD mux8_0.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=33 sky130_fd_pr__pfet_01v8
x VSS VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9101 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D VDD mux8_8.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-28798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD a_n13192_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13029 y=2026 sky130_fd_pr__pfet_01v8
x Y7 VSS buffer_0.inv_1.A VSS s=11600,516 d=11600,516 l=30 w=200 x=12932 y=-35914 sky130_fd_pr__nfet_01v8
x a_n21363_1380# a_n21333_2026# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20690 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B a_n2627_373# 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-2626 y=439 sky130_fd_pr__nfet_01v8
x a_n14005_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13975_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13236 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n914_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-943 y=3810 sky130_fd_pr__pfet_01v8
x right_shifter_0.C a_8592_762# mux8_0.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=762 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_4.Y MULT_0.4bit_ADDER_0.A0 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23583 y=-4210 sky130_fd_pr__pfet_01v8
x VSS VDD a_n9125_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8194 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_6.Y a_11290_n30934# a_11386_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-30933 sky130_fd_pr__nfet_01v8
x left_shifter_0.S2 VDD mux8_3.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-13550 sky130_fd_pr__pfet_01v8
x SEL0 mux8_1.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12680 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13399_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13428 y=-8418 sky130_fd_pr__nfet_01v8
x a_n12345_n20814# a_n11274_n21072# XOR8_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20621 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A4 AND8_0.S4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21459 y=-20207 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_2.Y MULT_0.4bit_ADDER_0.B0 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-19866 y=-2398 sky130_fd_pr__pfet_01v8
x mux8_7.A1 VDD mux8_7.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-24270 sky130_fd_pr__pfet_01v8
x A4 a_n17677_n21025# OR8_0.NOT8_0.A4 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20574 sky130_fd_pr__pfet_01v8
x B1 VDD NOT8_0.S1 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7923 y=-16059 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-9379 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 VDD a_n13975_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13812 y=-4533 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.S1 mux8_2.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C a_9336_1690# a_9432_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=1690 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-10114 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_8.Y VDD a_11865_n11831# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-11830 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_9.Y a_11865_n34471# mux8_6.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-34470 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# a_n12416_n11063# mux8_5.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11965 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT a_n15131_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-14872 y=-11682 sky130_fd_pr__nfet_01v8
x SEL0 mux8_0.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=2897 sky130_fd_pr__pfet_01v8
x B6 VDD NOT8_0.S6 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7938 y=-18439 sky130_fd_pr__pfet_01v8
x a_n15737_n8445# a_n15707_n7799# MULT_0.4bit_ADDER_2.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15064 y=-7798 sky130_fd_pr__pfet_01v8
x SEL1 mux8_1.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-696 sky130_fd_pr__pfet_01v8
x a_n10864_n11683# a_n10684_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10425 y=-11682 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A4 VDD OR8_0.S4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15964 y=-20078 sky130_fd_pr__pfet_01v8
x B3 VDD a_n10240_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-9667 y=3810 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D mux8_6.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 VDD a_n17266_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16335 y=-4533 sky130_fd_pr__pfet_01v8
x a_n15887_n8419# a_n15707_n8419# MULT_0.4bit_ADDER_2.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15256 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.C VDD mux8_2.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VSS a_n11723_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-11722 y=-9481 sky130_fd_pr__nfet_01v8
x SEL1 mux8_1.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_3.Y VDD mux8_1.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-1630 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n1768_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-1709 y=2026 sky130_fd_pr__pfet_01v8
x A1 VSS a_n4303_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3948 y=1406 sky130_fd_pr__nfet_01v8
x A1 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-4309 y=661 sky130_fd_pr__pfet_01v8
x OR8_0.S2 mux8_3.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_6.A0 a_5773_4912# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=6223 y=4912 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n15707_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-15640 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_3.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-13549 sky130_fd_pr__pfet_01v8
x a_n10966_3190# a_n10210_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9951 y=3190 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_8.Y VSS mux8_0.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=1320 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C VDD mux8_8.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-31662 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B VDD mux8_6.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-33326 sky130_fd_pr__pfet_01v8
x B4 XOR8_0.S4 a_n11274_n25843# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25872 sky130_fd_pr__nfet_01v8
x a_n12345_n23393# a_n11274_n23651# XOR8_0.S3 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23392 sky130_fd_pr__nfet_01v8
x Y6 a_16431_n19505# a_16143_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16497 y=-19504 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A1 AND8_0.S1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21458 y=-18747 sky130_fd_pr__pfet_01v8
x a_n15737_n11709# a_n15707_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-15640 y=-11682 sky130_fd_pr__nfet_01v8
x B6 XOR8_0.S6 a_n11274_n31085# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31114 sky130_fd_pr__nfet_01v8
x a_n15737_n8445# MULT_0.4bit_ADDER_2.B1 a_n15707_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14968 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n10786_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10623 y=3190 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_0.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=2897 sky130_fd_pr__pfet_01v8
x B5 a_n17368_3190# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-16917 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT a_n18998_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18163 y=-4533 sky130_fd_pr__pfet_01v8
x A2 VDD AND8_0.NOT8_0.A2 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24442 y=-17501 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12584 y=-12427 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_5.inv_1.A right_shifter_0.S2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-16488 sky130_fd_pr__pfet_01v8
x a_n6950_3164# a_n6920_3190# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-6853 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n3500_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-3441 y=1406 sky130_fd_pr__nfet_01v8
x A1 AND8_0.NOT8_0.A1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24447 y=-16384 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT a_n16483_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-15648 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A mux8_6.A0 a_n22489_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-22518 y=1406 sky130_fd_pr__nfet_01v8
x VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9197 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y a_n10108_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9849 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_8.Y VDD a_11865_n11831# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-11830 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n20659_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-20688 y=3810 sky130_fd_pr__pfet_01v8
x A1 MULT_0.NAND2_2.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-20137 y=-2626 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT a_n6611_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-5584 y=2026 sky130_fd_pr__pfet_01v8
x OR8_0.S6 VDD mux8_8.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y VSS a_n20587_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-19438 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VSS a_n19187_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-19186 y=-12745 sky130_fd_pr__nfet_01v8
x B1 VDD a_n12314_n18115# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-18144 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n16422# a_8496_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-16421 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A2 VSS a_n17296_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-16147 y=-8418 sky130_fd_pr__nfet_01v8
x a_n9305_n11683# mux8_4.A1 a_n9125_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8770 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_5.Y VDD mux8_7.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-27134 sky130_fd_pr__pfet_01v8
x a_n23404_3164# a_n23374_3190# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-23307 y=3190 sky130_fd_pr__nfet_01v8
x a_n11490_1380# VSS a_n11460_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11489 y=1406 sky130_fd_pr__nfet_01v8
x VSS mux8_0.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_0.Y VSS MULT_0.4bit_ADDER_0.B2 VSS s=11600,516 d=11600,516 l=30 w=200 x=-23627 y=-2844 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD a_n21333_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-21362 y=2026 sky130_fd_pr__pfet_01v8
x B5 VDD left_shifter_0.buffer_3.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-18951 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT a_n23065_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-22038 y=2026 sky130_fd_pr__pfet_01v8
x A4 VSS a_n12345_n25873# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-25300 sky130_fd_pr__nfet_01v8
x Y4 VSS ZFLAG_0.nor4_1.Y VSS s=12400,524 d=6600,266 l=30 w=200 x=16209 y=-20122 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n19178_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-19119 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_9.Y mux8_3.inv_0.A a_11865_n11831# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-11830 sky130_fd_pr__pfet_01v8
x a_n14005_n8445# VSS a_n13975_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-14004 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_4.Y a_11386_n11894# mux8_3.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-11893 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.C a_10267_n25478# a_10363_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-25477 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_4.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-15214 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_3.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-13550 sky130_fd_pr__pfet_01v8
x B4 VDD a_n13531_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12958 y=3810 sky130_fd_pr__pfet_01v8
x OR8_0.S7 mux8_6.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15089 y=-9163 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.S1 a_9528_n7266# mux8_2.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-7265 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A0 AND8_0.S0 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21109 y=-18247 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_2.inv_1.A left_shifter_0.S7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-20149 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 VSS a_n13714_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-13713 y=-12745 sky130_fd_pr__nfet_01v8
x SEL1 mux8_2.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12488 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B mux8_3.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-13550 sky130_fd_pr__pfet_01v8
x a_n9931_1380# a_n9901_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9834 y=1406 sky130_fd_pr__nfet_01v8
x mux8_4.A0 mux8_4.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-15214 sky130_fd_pr__pfet_01v8
x a_n14155_n8419# a_n13975_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13716 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 a_n14155_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-14096 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.A1 mux8_8.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11606 y=-12427 sky130_fd_pr__pfet_01v8
x A0 a_n1012_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-753 y=1406 sky130_fd_pr__nfet_01v8
x B7 a_n17677_n25225# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-25158 sky130_fd_pr__pfet_01v8
x A5 OR8_0.NOT8_0.A5 a_n17677_n22425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-21686 sky130_fd_pr__pfet_01v8
x Y1 a_16143_n18523# a_16431_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16401 y=-18522 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_3.inv_1.A right_shifter_0.S4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-18126 sky130_fd_pr__pfet_01v8
x B0 NOT8_0.S0 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7670 y=-15559 sky130_fd_pr__nfet_01v8
x a_n10966_3190# a_n10786_3810# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-10335 y=3810 sky130_fd_pr__pfet_01v8
x AND8_0.S1 a_7644_n7266# mux8_2.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B2 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-17176 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_9.Y a_11865_n29943# mux8_8.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-29942 sky130_fd_pr__pfet_01v8
x B1 XOR8_0.S1 a_n11274_n17539# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17568 sky130_fd_pr__nfet_01v8
x A4 VDD a_n14781_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-13632 y=2026 sky130_fd_pr__pfet_01v8
x a_n14005_n8445# a_n13975_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13908 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n19981_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20010 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_8.Y VDD a_11865_n16359# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-16358 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B a_n15014_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-15013 y=-6120 sky130_fd_pr__nfet_01v8
x a_n16822_3164# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n17368_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16629 y=3810 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VSS a_10267_1690# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=1690 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 a_n19981_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-19530 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD MULT_0.4bit_ADDER_1.B3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18284 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VSS a_n19028_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-17879 y=-8418 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_8400_n21878# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-21877 sky130_fd_pr__nfet_01v8
x B7 VDD AND8_0.NOT8_0.A7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24395 y=-24010 sky130_fd_pr__pfet_01v8
x B2 VDD a_n7496_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6565 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 a_n17266_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-16239 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VSS a_10267_n7266# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-7265 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_5.Y VDD mux8_6.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-36190 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_6.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-36189 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-2510 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_5.Y MULT_0.4bit_ADDER_0.A1 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23585 y=-5694 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15683 y=-5898 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_5.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_4.Y VDD MULT_0.4bit_ADDER_0.A0 VDD s=7062,280 d=7062,280 l=30 w=214 x=-23583 y=-4306 sky130_fd_pr__pfet_01v8
x SEL1 mux8_1.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_1.Y VDD mux8_1.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-4494 sky130_fd_pr__pfet_01v8
x left_shifter_0.S3 a_7644_n17350# mux8_4.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-17349 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n29_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=901 y=2026 sky130_fd_pr__pfet_01v8
x B0 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n914_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-559 y=3190 sky130_fd_pr__nfet_01v8
x a_n9931_1380# mux8_4.A0 a_n9901_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9354 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15544 y=-7798 sky130_fd_pr__pfet_01v8
x a_n12345_n20814# XOR8_0.S2 a_n11274_n21072# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20717 sky130_fd_pr__nfet_01v8
x XOR8_0.S4 a_9528_n21878# mux8_5.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-21877 sky130_fd_pr__nfet_01v8
x A0 AND8_0.NOT8_0.A0 a_n24013_n15316# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24042 y=-15315 sky130_fd_pr__nfet_01v8
x SEL0 mux8_4.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-15214 sky130_fd_pr__pfet_01v8
x a_n17446_n5154# a_n17266_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16815 y=-4533 sky130_fd_pr__pfet_01v8
x a_n15737_n8445# VSS a_n15707_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-15736 y=-8418 sky130_fd_pr__nfet_01v8
x XOR8_0.S1 mux8_2.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y VDD a_n13975_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13044 y=-11062 sky130_fd_pr__pfet_01v8
x a_n18072_1380# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n18042_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17303 y=2026 sky130_fd_pr__pfet_01v8
x VSS a_n9125_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-8290 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n7496_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-7525 y=3190 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.Y mux8_8.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-28798 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_7.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-24270 sky130_fd_pr__pfet_01v8
x B2 a_n12345_n20814# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-21193 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_4.Y mux8_1.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-1630 sky130_fd_pr__pfet_01v8
x B7 VDD a_n23950_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23019 y=3810 sky130_fd_pr__pfet_01v8
x a_n24654_1380# a_n24624_2026# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-23981 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 a_n10108_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10041 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n8549_n8419# MULT_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8482 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_14.Y MULT_0.inv_14.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21849 y=-10739 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VDD mux8_3.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.Y VSS a_11194_n16422# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-16421 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD a_n18998_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18067 y=-7798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n23065_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-22998 y=2026 sky130_fd_pr__pfet_01v8
x a_n6791_1406# 8bit_ADDER_0.S2 a_n6611_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6256 y=2026 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_0.Y ZFLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=17452 y=-18488 sky130_fd_pr__pfet_01v8
x B1 NOT8_0.S1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8019 y=-16059 sky130_fd_pr__pfet_01v8
x B7 a_1887_5534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=2913 y=5534 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A MULT_0.S1 a_n8549_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8386 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_4.Y a_11386_n34534# mux8_6.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-34533 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_2.B2 a_n18422_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18259 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_8.Y VDD a_11865_n7203# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-7202 sky130_fd_pr__pfet_01v8
x B3 VSS OR8_0.NOT8_0.A3 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-19270 sky130_fd_pr__nfet_01v8
x mux8_7.A0 mux8_7.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-24270 sky130_fd_pr__pfet_01v8
x a_n19178_n5154# MULT_0.4bit_ADDER_1.B2 a_n18998_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18643 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8411 y=-12427 sky130_fd_pr__pfet_01v8
x B3 a_n24162_n11256# MULT_0.NAND2_8.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-11189 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n19954_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-19895 y=1406 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_3.Y mux8_4.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-15214 sky130_fd_pr__pfet_01v8
x A6 a_n20757_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-20498 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n26161# a_n11274_n26419# XOR8_0.S4 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25968 sky130_fd_pr__nfet_01v8
x a_n12345_n23105# VSS a_n11274_n23651# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23488 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-2414 y=661 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_2.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-20617 y=-2626 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_3.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-18665 y=-2626 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-2702 y=661 sky130_fd_pr__pfet_01v8
x A2 MULT_0.NAND2_10.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22501 y=-4438 sky130_fd_pr__pfet_01v8
x A0 VDD MULT_0.inv_6.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-7703 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_1.Y a_11194_n8194# a_11290_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-8193 sky130_fd_pr__nfet_01v8
x VSS a_n9125_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-8098 y=-11062 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n8194# a_8592_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-8193 sky130_fd_pr__nfet_01v8
x SEL3 VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-5 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT a_n12416_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-11581 y=-7798 sky130_fd_pr__pfet_01v8
x B3 VDD AND8_0.NOT8_0.A3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24427 y=-18812 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_4.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8219 y=-5898 sky130_fd_pr__pfet_01v8
x SEL0 mux8_7.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C mux8_4.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-18077 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n15887_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-15828 y=-7798 sky130_fd_pr__pfet_01v8
x OR8_0.S2 a_8592_n11894# mux8_3.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-11893 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_5.inv_1.A VDD right_shifter_0.S2 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-16488 sky130_fd_pr__pfet_01v8
x a_3313_4914# a_3493_5534# V_FLAG_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=3943 y=5534 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n11840_n8419# MULT_0.4bit_ADDER_2.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11773 y=-8418 sky130_fd_pr__nfet_01v8
x SEL3 VSS a_n14077_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13914 y=3190 sky130_fd_pr__nfet_01v8
x B3 right_shifter_0.buffer_5.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-16867 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.Y VSS a_11194_1690# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=1690 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_1.B0 a_n11840_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11677 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11510 y=-9163 sky130_fd_pr__pfet_01v8
x a_n12446_n11709# mux8_5.A1 a_n12416_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11869 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VSS a_n15131_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14776 y=-11682 sky130_fd_pr__nfet_01v8
x B1 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4205_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3850 y=3190 sky130_fd_pr__nfet_01v8
x a_n13222_1380# mux8_5.A0 a_n13192_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12645 y=2026 sky130_fd_pr__pfet_01v8
x A3 VDD a_n11460_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10529 y=2026 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_7.inv_1.A right_shifter_0.S0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-14850 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_1690# a_8592_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=1690 sky130_fd_pr__nfet_01v8
x a_n10864_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10684_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10329 y=-11682 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A4 OR8_0.S4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15868 y=-20078 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT a_n19774_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18939 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n6791_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-6732 y=1406 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D VDD mux8_6.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-33326 sky130_fd_pr__pfet_01v8
x XOR8_0.S3 mux8_4.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-18078 sky130_fd_pr__pfet_01v8
x a_n12347_n15041# a_n11276_n15299# XOR8_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-15040 sky130_fd_pr__nfet_01v8
x a_n3350_1380# 8bit_ADDER_0.S1 a_n3320_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-2581 y=2026 sky130_fd_pr__pfet_01v8
x a_n14155_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13975_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13620 y=-11062 sky130_fd_pr__pfet_01v8
x SEL0 mux8_4.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-14472 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n23950_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-23979 y=3810 sky130_fd_pr__pfet_01v8
x a_n7676_3190# a_n7496_3810# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-7237 y=3810 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n12822# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-12821 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_1.Y VDD MULT_0.4bit_ADDER_0.B1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-21607 y=-2494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 a_n19981_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-19914 y=-11682 sky130_fd_pr__nfet_01v8
x a_n17446_n8419# a_n17266_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17007 y=-8418 sky130_fd_pr__nfet_01v8
x OR8_0.S2 VDD mux8_3.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-10686 sky130_fd_pr__pfet_01v8
x left_shifter_0.S6 a_7644_n30934# mux8_8.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-30933 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT a_n15707_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-14680 y=-4533 sky130_fd_pr__pfet_01v8
x NOT8_0.S5 mux8_7.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-27133 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-2318 y=661 sky130_fd_pr__pfet_01v8
x B6 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20659_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20304 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n10081_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-10022 y=2026 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_3.Y mux8_7.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-24270 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_5.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-22606 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VSS a_n12616_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12261 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-2606 y=661 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n3766# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-3765 sky130_fd_pr__nfet_01v8
x a_n15737_n11709# VSS a_n15707_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15544 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C mux8_5.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-22605 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n20557_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20202 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-20467 y=-9163 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A3 AND8_0.S3 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21109 y=-19727 sky130_fd_pr__nfet_01v8
x a_n59_1380# a_n29_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=37 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD a_n24624_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-24653 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 a_n17005_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-17004 y=-9385 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_2.D mux8_5.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12488 y=-12427 sky130_fd_pr__pfet_01v8
x a_n17296_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n17266_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16719 y=-7798 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_5.inv_1.A VDD right_shifter_0.S2 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-16488 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_7.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-23432 sky130_fd_pr__pfet_01v8
x XOR8_0.S4 mux8_5.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C a_10267_n2838# a_10363_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_5.Y mux8_1.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-4494 sky130_fd_pr__pfet_01v8
x a_n12345_n17569# VSS a_n11274_n18115# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17952 sky130_fd_pr__nfet_01v8
x a_n14257_3190# a_n13501_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-13050 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VSS a_n15014_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15013 y=-6216 sky130_fd_pr__nfet_01v8
x SEL0 mux8_8.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-28798 sky130_fd_pr__pfet_01v8
x B7 a_n23960_n23839# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23893 y=-23838 sky130_fd_pr__nfet_01v8
x A2 VDD MULT_0.NAND2_10.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-22597 y=-4438 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 a_n10108_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-9657 y=-8418 sky130_fd_pr__nfet_01v8
x B6 left_shifter_0.buffer_2.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-19756 sky130_fd_pr__nfet_01v8
x B3 XOR8_0.S3 a_n11274_n23075# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23104 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_3.inv_1.A VDD right_shifter_0.S4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-18126 sky130_fd_pr__pfet_01v8
x a_n9305_n8419# MULT_0.S2 a_n9125_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8770 y=-7798 sky130_fd_pr__pfet_01v8
x a_n9305_n11683# a_n9125_n11063# mux8_4.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8674 y=-11062 sky130_fd_pr__pfet_01v8
x OR8_0.S7 a_8592_n34534# mux8_6.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-34533 sky130_fd_pr__nfet_01v8
x B3 VDD a_n17677_n19625# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19270 sky130_fd_pr__pfet_01v8
x B5 right_shifter_0.buffer_3.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-18505 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# a_n20557_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-20490 y=-5153 sky130_fd_pr__nfet_01v8
x a_n10714_n8445# VSS a_n10684_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10521 y=-8418 sky130_fd_pr__nfet_01v8
x a_n9155_n8445# VSS a_n9125_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8962 y=-8418 sky130_fd_pr__nfet_01v8
x a_n19178_n8419# a_n18998_n7799# MULT_0.4bit_ADDER_2.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18547 y=-7798 sky130_fd_pr__pfet_01v8
x a_n14257_3190# a_n14077_3810# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-13626 y=3810 sky130_fd_pr__pfet_01v8
x a_n10864_n5154# a_n10684_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10425 y=-5153 sky130_fd_pr__nfet_01v8
x a_n9305_n5154# a_n9125_n5154# MULT_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8866 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.S2 mux8_3.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-10686 sky130_fd_pr__pfet_01v8
x B5 left_shifter_0.buffer_3.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-18951 sky130_fd_pr__pfet_01v8
x VDD VDD left_shifter_0.S0 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-14416 sky130_fd_pr__pfet_01v8
x A5 VDD a_n18072_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-16923 y=2026 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n20557_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19818 y=-4533 sky130_fd_pr__pfet_01v8
x a_n19178_n8419# a_n18998_n8419# MULT_0.4bit_ADDER_2.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18739 y=-8418 sky130_fd_pr__nfet_01v8
x B0 VDD a_n914_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=16 y=3810 sky130_fd_pr__pfet_01v8
x a_n1618_1380# VSS a_n1588_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-1617 y=1406 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_9.Y a_11865_n7203# mux8_2.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-7202 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_9.Y a_11865_n11831# mux8_3.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-11830 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_1.Y mux8_4.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-18078 sky130_fd_pr__pfet_01v8
x a_n3659_3164# a_n4205_3810# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-3562 y=3810 sky130_fd_pr__pfet_01v8
x B0 VSS a_n20446_n2915# VSS s=24800,924 d=13200,466 l=30 w=400 x=-20445 y=-2944 sky130_fd_pr__nfet_01v8
x SEL1 mux8_4.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-15214 sky130_fd_pr__pfet_01v8
x SEL2 mux8_3.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 VSS a_n13399_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13044 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_2.Y a_11290_n11894# a_11386_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-11893 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D VSS a_10267_n25478# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-25477 sky130_fd_pr__nfet_01v8
x A5 AND8_0.NOT8_0.A5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24394 y=-21110 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A0 VDD OR8_0.S0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15964 y=-18118 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_8.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-31662 sky130_fd_pr__pfet_01v8
x OR8_0.S7 VDD mux8_6.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-33326 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_5.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-5730 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.C mux8_8.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-31661 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C mux8_2.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13693 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y VDD a_n14005_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12856 y=-11062 sky130_fd_pr__pfet_01v8
x B2 VDD a_n17677_n18225# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-18254 sky130_fd_pr__pfet_01v8
x A0 a_n17677_n15425# OR8_0.NOT8_0.A0 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-14782 sky130_fd_pr__pfet_01v8
x a_n24130_3190# a_n23374_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-22923 y=3190 sky130_fd_pr__nfet_01v8
x a_n14931_1406# a_n14751_2026# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-14300 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VSS a_n19081_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-19080 y=343 sky130_fd_pr__nfet_01v8
x a_n12446_n5180# VSS a_n12416_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12253 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D VDD mux8_8.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.C mux8_5.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-19742 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B VDD mux8_3.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9293 y=-12427 sky130_fd_pr__pfet_01v8
x a_n20113_3164# a_n20659_3810# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-20016 y=3810 sky130_fd_pr__pfet_01v8
x a_n20737_n5154# a_n20557_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20298 y=-4533 sky130_fd_pr__pfet_01v8
x a_n1768_1406# a_n1588_2026# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-1137 y=2026 sky130_fd_pr__pfet_01v8
x XOR8_0.S6 mux8_8.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-31662 sky130_fd_pr__pfet_01v8
x Y2 a_15855_n18523# a_16143_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16305 y=-18522 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_3.inv_1.A VDD right_shifter_0.S4 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-18126 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n3320_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-3253 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VSS a_n6641_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-5492 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.inv_12.A MULT_0.4bit_ADDER_1.A2 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21849 y=-7475 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.Y mux8_3.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n9305_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-9246 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A1 a_n13399_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-12948 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n19178_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-19119 y=-8418 sky130_fd_pr__nfet_01v8
x SEL3 V_FLAG_0.XOR2_2.Y a_4069_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=4231 y=4914 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_1.Y mux8_5.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-22606 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_1.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22155 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 VDD a_n20587_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-19438 y=-7798 sky130_fd_pr__pfet_01v8
x VSS VSS a_n9155_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-8006 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C a_10267_n30006# a_10363_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-30005 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 8bit_ADDER_0.S0 a_547_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=709 y=1406 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_2.D VDD mux8_2.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n12596_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12537 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.Y VDD mux8_0.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=2897 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D mux8_5.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-19742 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B a_7548_n17350# a_7644_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-17349 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A mux8_8.A0 a_n19198_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19227 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 a_n10864_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-10805 y=-8418 sky130_fd_pr__nfet_01v8
x B3 AND8_0.NOT8_0.A3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24427 y=-18908 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n17368_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-17397 y=3810 sky130_fd_pr__pfet_01v8
x B5 VSS OR8_0.NOT8_0.A5 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-22070 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B a_9432_n21878# a_9528_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-21877 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_4.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-15214 sky130_fd_pr__pfet_01v8
x A7 a_n24048_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-23789 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VSS a_n15131_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14776 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-16067 y=-9163 sky130_fd_pr__pfet_01v8
x SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=90 y=661 sky130_fd_pr__pfet_01v8
x a_n20737_n8419# a_n20557_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20106 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 VSS a_n20296_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-20295 y=-9481 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.Y VDD mux8_8.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_6.A1 mux8_6.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-33326 sky130_fd_pr__pfet_01v8
x A0 VDD a_n12347_n14753# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12315 y=-14180 sky130_fd_pr__pfet_01v8
x a_n1094_3190# a_n338_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=112 y=3190 sky130_fd_pr__nfet_01v8
x SEL1 mux8_7.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-24270 sky130_fd_pr__pfet_01v8
x B6 VDD left_shifter_0.buffer_2.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-19770 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_7.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-23432 sky130_fd_pr__pfet_01v8
x a_n209_1406# a_n29_2026# 8bit_ADDER_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=229 y=2026 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.Y a_11290_n34534# a_11386_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-34533 sky130_fd_pr__nfet_01v8
x ZFLAG_0.nor4_0.Y VDD ZFLAG_0.NAND2_0.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=17356 y=-18488 sky130_fd_pr__pfet_01v8
x a_n12347_n14753# VSS a_n11276_n15299# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-15136 sky130_fd_pr__nfet_01v8
x B3 VDD right_shifter_0.buffer_5.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-16867 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD a_n18042_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-18071 y=2026 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_7.inv_1.A VDD right_shifter_0.S0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-14850 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT a_n18998_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18163 y=-11062 sky130_fd_pr__pfet_01v8
x right_shifter_0.S2 mux8_3.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-13550 sky130_fd_pr__pfet_01v8
x VSS mux8_0.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD a_n9901_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8970 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19262 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n12596_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-12537 y=-5153 sky130_fd_pr__nfet_01v8
x A0 VDD MULT_0.NAND2_8.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-10967 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8315 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 VDD a_n20557_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-20586 y=-11062 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_5.inv_1.A VDD left_shifter_0.S4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-17692 sky130_fd_pr__pfet_01v8
x a_n16513_1380# mux8_7.A0 a_n16483_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15936 y=2026 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_3.Y VDD mux8_4.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-15214 sky130_fd_pr__pfet_01v8
x a_n23245_1406# a_n23065_1406# mux8_6.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-22806 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.inv_0.A Y5 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-25354 sky130_fd_pr__pfet_01v8
x a_n10714_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10684_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9945 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 a_n10864_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-10805 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_1.Y mux8_8.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-31662 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.Y mux8_6.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-33326 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n4205_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-4234 y=3810 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_9.Y mux8_5.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-21319 sky130_fd_pr__nfet_01v8
x mux8_6.A0 a_5197_5532# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=6031 y=5532 sky130_fd_pr__pfet_01v8
x a_n6641_1380# 8bit_ADDER_0.S2 a_n6611_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-5872 y=2026 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B VDD mux8_2.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-6058 sky130_fd_pr__pfet_01v8
x SEL3 a_n24130_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-24071 y=3190 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_2.B VDD a_3463_4888# VDD s=17050,612 d=31900,1216 l=30 w=550 x=4611 y=5534 sky130_fd_pr__pfet_01v8
x SEL1 mux8_7.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-23528 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VSS a_n18305_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-18304 y=-9481 sky130_fd_pr__nfet_01v8
x SEL2 mux8_1.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-4493 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20371 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D VSS a_7452_n20950# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-20949 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_0.inv_1.A right_shifter_0.S1 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-15669 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_7.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-24270 sky130_fd_pr__pfet_01v8
x SEL1 mux8_4.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-18078 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n13372_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-13313 y=2026 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C VDD mux8_4.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-18077 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VSS a_n15907_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15552 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VSS a_n1327_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-1326 y=343 sky130_fd_pr__nfet_01v8
x a_n14005_n8445# a_n13975_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13332 y=-7798 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A7 VDD AND8_0.S7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21567 y=-21607 sky130_fd_pr__pfet_01v8
x a_n23095_1380# mux8_6.A0 a_n23065_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-22326 y=2026 sky130_fd_pr__pfet_01v8
x AND8_0.S4 mux8_5.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-19742 sky130_fd_pr__pfet_01v8
x B3 VDD right_shifter_0.buffer_5.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-16867 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VSS a_n2744_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-2389 y=1406 sky130_fd_pr__nfet_01v8
x a_n14155_n8419# a_n13975_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13524 y=-8418 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_7.inv_1.A VDD right_shifter_0.S0 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-14850 sky130_fd_pr__pfet_01v8
x MULT_0.SO VDD mux8_1.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT a_n18998_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-17971 y=-11062 sky130_fd_pr__pfet_01v8
x B3 a_n17677_n19625# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19366 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13399_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13428 y=-5153 sky130_fd_pr__nfet_01v8
x a_n14155_n11683# a_n13975_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13524 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y a_n16690_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-16431 y=-11682 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_1690# a_7548_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=1690 sky130_fd_pr__nfet_01v8
x a_n17548_3190# a_n16792_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-16341 y=3190 sky130_fd_pr__nfet_01v8
x B5 VDD right_shifter_0.buffer_3.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-18505 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 VDD a_n17266_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-17295 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.Y VDD mux8_4.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10210 y=-5898 sky130_fd_pr__pfet_01v8
x SEL0 mux8_3.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n19981_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19818 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_4.B a_7548_n30934# a_7644_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-30933 sky130_fd_pr__nfet_01v8
x B5 VDD AND8_0.NOT8_0.A5 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24394 y=-21206 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD a_n11460_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11297 y=2026 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# mux8_5.A1 a_n12416_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12061 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12347_n33735# a_n11276_n34281# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-34214 sky130_fd_pr__nfet_01v8
x a_n4385_3190# a_n3629_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-3178 y=3190 sky130_fd_pr__nfet_01v8
x a_n15737_n8445# MULT_0.4bit_ADDER_2.B1 a_n15707_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15160 y=-7798 sky130_fd_pr__pfet_01v8
x B3 a_n10786_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9951 y=3810 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_3.Y VDD mux8_7.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-24270 sky130_fd_pr__pfet_01v8
x SEL1 mux8_5.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-22606 sky130_fd_pr__pfet_01v8
x B5 NOT8_0.S5 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7670 y=-17979 sky130_fd_pr__nfet_01v8
x a_n15887_n11683# a_n15707_n11683# mux8_7.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15448 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C VDD mux8_5.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-22605 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_3.inv_1.A VDD left_shifter_0.S6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-19330 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 a_n17266_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-16431 y=-4533 sky130_fd_pr__pfet_01v8
x a_n15887_n8419# MULT_0.4bit_ADDER_2.B1 a_n15707_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15352 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.C mux8_2.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-16696 y=-9163 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n10786_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10623 y=3810 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_9.Y mux8_8.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-30375 sky130_fd_pr__nfet_01v8
x A0 OR8_0.NOT8_0.A0 a_n17677_n15425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-14878 sky130_fd_pr__pfet_01v8
x a_n17548_3190# a_n17368_3810# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-16917 y=3810 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_1.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_3.Y mux8_1.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-1630 sky130_fd_pr__pfet_01v8
x a_n15887_n5154# a_n15707_n5154# MULT_0.4bit_ADDER_1.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15256 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_2.D VDD mux8_5.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-19742 sky130_fd_pr__pfet_01v8
x VSS a_10459_1690# mux8_0.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=1690 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B a_n19081_373# 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-19080 y=439 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.C a_9336_n17350# a_9432_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-17349 sky130_fd_pr__nfet_01v8
x a_n4909_1380# VSS a_n4879_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-4908 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-17080 y=-12427 sky130_fd_pr__pfet_01v8
x SEL1 mux8_6.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-32584 sky130_fd_pr__pfet_01v8
x B5 VDD a_n17677_n22425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-22070 sky130_fd_pr__pfet_01v8
x a_n6950_3164# a_n7496_3810# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-6853 y=3810 sky130_fd_pr__pfet_01v8
x VDD right_shifter_0.S7 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-20583 sky130_fd_pr__nfet_01v8
x B3 NOT8_0.S3 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7670 y=-17039 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A3 OR8_0.S3 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15518 y=-19598 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n26406# a_8592_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-26405 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_0.C a_10267_n26405# a_10363_n26405# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-26404 sky130_fd_pr__nfet_01v8
x SEL3 a_n914_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-847 y=3190 sky130_fd_pr__nfet_01v8
x a_n10081_1406# a_n9901_2026# mux8_4.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-9642 y=2026 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_4.inv_1.A right_shifter_0.S3 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-17307 sky130_fd_pr__nfet_01v8
x A0 a_n1588_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-561 y=2026 sky130_fd_pr__pfet_01v8
x a_n9155_n11709# mux8_4.A1 a_n9125_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8578 y=-11062 sky130_fd_pr__pfet_01v8
x B7 a_n12347_n34023# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11275 y=-34402 sky130_fd_pr__nfet_01v8
x B5 VDD right_shifter_0.buffer_3.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-18505 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9293 y=-9163 sky130_fd_pr__pfet_01v8
x a_n12345_n20526# VSS a_n11274_n21072# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-21101 sky130_fd_pr__nfet_01v8
x a_n23404_3164# a_n23950_3810# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-23307 y=3810 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VDD mux8_3.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-10686 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_7.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-27134 sky130_fd_pr__pfet_01v8
x a_n5059_1406# a_n4879_2026# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-4428 y=2026 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_5.Y mux8_0.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=33 sky130_fd_pr__pfet_01v8
x A1 VDD MULT_0.NAND2_2.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-20233 y=-2626 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n6611_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-6544 y=2026 sky130_fd_pr__pfet_01v8
x B4 VDD a_n17677_n21025# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-21054 sky130_fd_pr__pfet_01v8
x a_5167_4886# VSS a_5197_4912# VSS s=4030,192 d=4290,196 l=30 w=130 x=5167 y=4912 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-9781 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_11.Y MULT_0.4bit_ADDER_0.A3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21851 y=-5502 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.Y VDD mux8_7.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D VSS a_8400_n25478# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-25477 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_1.Y VDD mux8_4.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-18078 sky130_fd_pr__pfet_01v8
x SEL3 a_3313_4914# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=3371 y=5534 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_3.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-13550 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A0 OR8_0.S0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15868 y=-18118 sky130_fd_pr__pfet_01v8
x a_n12345_n31115# XOR8_0.S6 a_n12314_n31661# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-30922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 VSS a_n17296_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-16147 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 mux8_8.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-31662 sky130_fd_pr__pfet_01v8
x SEL0 mux8_6.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-33326 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.C VDD mux8_8.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-31661 sky130_fd_pr__pfet_01v8
x SEL2 mux8_7.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-23528 sky130_fd_pr__pfet_01v8
x a_n16663_1406# a_n16483_1406# mux8_7.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-16224 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14175_1406# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-14108 y=1406 sky130_fd_pr__nfet_01v8
x A0 VSS a_n24162_n7992# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-8021 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD a_n13222_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12073 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n20757_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20786 y=1406 sky130_fd_pr__nfet_01v8
x a_n6791_1406# a_n6611_1406# 8bit_ADDER_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-6160 y=1406 sky130_fd_pr__nfet_01v8
x A1 a_n4303_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-4044 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.A0 a_9528_n25478# mux8_7.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-25477 sky130_fd_pr__nfet_01v8
x A2 a_n12314_n21072# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-20045 sky130_fd_pr__pfet_01v8
x VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9197 y=-12427 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A5 VDD OR8_0.S5 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15772 y=-20538 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_0.C VDD mux8_5.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VSS a_n12446_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11297 y=-11682 sky130_fd_pr__nfet_01v8
x a_n14005_n5180# VSS a_n13975_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-14004 y=-5153 sky130_fd_pr__nfet_01v8
x B2 MULT_0.inv_6.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-7703 sky130_fd_pr__pfet_01v8
x a_n12345_n25873# a_n11274_n26419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-26352 sky130_fd_pr__nfet_01v8
x Y2 a_16143_n18523# a_15855_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16209 y=-18522 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-15185 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.Y VDD mux8_3.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-10686 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n35462# a_8592_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-35461 sky130_fd_pr__nfet_01v8
x B5 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n17368_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17013 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.inv_6.A MULT_0.4bit_ADDER_1.A0 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23583 y=-7475 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.C a_10267_n35461# a_10363_n35461# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-35460 sky130_fd_pr__nfet_01v8
x B2 a_n24007_n17714# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23940 y=-17713 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_1.Y VDD mux8_5.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_5.A0 VDD mux8_5.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-19742 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B VDD mux8_2.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.D VSS a_10267_n30006# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-30005 sky130_fd_pr__nfet_01v8
x B7 a_n23950_3190# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-23691 y=3190 sky130_fd_pr__nfet_01v8
x mux8_0.inv_0.A C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=1813 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12584 y=-9163 sky130_fd_pr__pfet_01v8
x AND8_0.S2 a_7644_n11894# mux8_3.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-11893 sky130_fd_pr__nfet_01v8
x B4 VDD AND8_0.NOT8_0.A4 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24425 y=-20006 sky130_fd_pr__pfet_01v8
x B3 VDD MULT_0.NAND2_14.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22212 y=-10967 sky130_fd_pr__pfet_01v8
x A0 a_n12316_n15299# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14464 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 VDD a_n13975_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13812 y=-7798 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n8194# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-8193 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_n17350# a_7548_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-17349 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_4.Y a_11386_1690# mux8_0.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=1690 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_6.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-36190 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_7.Y VDD mux8_4.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20083 y=-9163 sky130_fd_pr__pfet_01v8
x a_n1094_3190# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n914_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-559 y=3810 sky130_fd_pr__pfet_01v8
x a_n13372_1406# a_n13192_2026# mux8_5.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12933 y=2026 sky130_fd_pr__pfet_01v8
x a_n11490_1380# a_n11460_2026# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10817 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD a_n8170_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-8199 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9973 y=661 sky130_fd_pr__pfet_01v8
x a_n12345_n28794# XOR8_0.S5 a_n12314_n29052# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28697 sky130_fd_pr__pfet_01v8
x a_n14005_n5180# a_n13975_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13908 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A MULT_0.4bit_ADDER_1.B3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18380 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D VDD mux8_6.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-33326 sky130_fd_pr__pfet_01v8
x A0 a_n1327_373# 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-1326 y=439 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C a_9336_n30934# a_9432_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-30933 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD a_n23095_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-21946 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 VDD a_n17266_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16335 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_1.Y a_11194_n26406# a_11290_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-26405 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n7496_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-7525 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VSS a_n19028_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-17879 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.C a_10267_n7266# a_10363_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n16690_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16527 y=-8418 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_1.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_1.Y mux8_1.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-4494 sky130_fd_pr__pfet_01v8
x SEL2 mux8_6.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-32584 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_4.inv_1.A left_shifter_0.S5 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-18497 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n15707_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-15640 y=-7798 sky130_fd_pr__pfet_01v8
x B4 a_n12345_n26161# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-26540 sky130_fd_pr__nfet_01v8
x B2 left_shifter_0.buffer_0.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-16480 sky130_fd_pr__nfet_01v8
x A3 a_n10884_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-10433 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.inv_8.Y VDD a_n10714_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-9565 y=-11062 sky130_fd_pr__pfet_01v8
x A6 a_n17677_n23825# OR8_0.NOT8_0.A6 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23182 sky130_fd_pr__pfet_01v8
x a_n17446_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n17266_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16911 y=-4533 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n16663_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-16604 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD a_n18998_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18067 y=-11062 sky130_fd_pr__pfet_01v8
x right_shifter_0.S2 VDD mux8_3.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-13550 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VSS a_n19198_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18843 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_10.Y MULT_0.4bit_ADDER_0.A2 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21845 y=-4210 sky130_fd_pr__pfet_01v8
x a_n15737_n5180# VSS a_n15707_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-15736 y=-5153 sky130_fd_pr__nfet_01v8
x A0 MULT_0.NAND2_8.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-10967 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8219 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_7.Y VDD mux8_5.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-22606 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT a_n18998_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18163 y=-7798 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_5.inv_1.A left_shifter_0.S4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-17692 sky130_fd_pr__pfet_01v8
x SEL2 mux8_0.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=34 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 a_n10108_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10041 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n8549_n5154# MULT_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8482 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.Y mux8_4.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n18422_n8419# MULT_0.4bit_ADDER_2.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18355 y=-8418 sky130_fd_pr__nfet_01v8
x SEL2 mux8_0.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=3831 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_8.Y a_11865_n7203# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-7202 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_15.Y MULT_0.inv_15.Y VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21853 y=-12223 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_1.Y VDD mux8_8.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-31662 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VSS a_n9208_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-9207 y=343 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.Y VDD mux8_6.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-33326 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_8.Y VSS mux8_5.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-21319 sky130_fd_pr__nfet_01v8
x B0 VDD AND8_0.NOT8_0.A0 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24448 y=-15295 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_1.B2 a_n18422_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18259 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 mux8_5.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-19000 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n9305_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-9246 y=-11062 sky130_fd_pr__pfet_01v8
x a_n20839_3190# a_n20083_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-19632 y=3190 sky130_fd_pr__nfet_01v8
x a_n10240_3164# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10210_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10239 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9877 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VSS a_n23254_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-23253 y=343 sky130_fd_pr__nfet_01v8
x mux8_4.inv_0.A VSS Y3 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-16744 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_2.D VSS a_7452_n16422# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-16421 sky130_fd_pr__nfet_01v8
x VSS VSS a_n9155_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-8006 y=-8418 sky130_fd_pr__nfet_01v8
x SEL2 mux8_7.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-27134 sky130_fd_pr__pfet_01v8
x NOT8_0.S0 mux8_1.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-4493 sky130_fd_pr__pfet_01v8
x AND8_0.S7 a_7644_n34534# mux8_6.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-34533 sky130_fd_pr__nfet_01v8
x B5 a_n17677_n22425# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-22166 sky130_fd_pr__pfet_01v8
x B2 VSS a_n24162_n9284# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-9313 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD a_n14751_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14588 y=2026 sky130_fd_pr__pfet_01v8
x a_n12345_n17569# a_n11274_n18115# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-18048 sky130_fd_pr__nfet_01v8
x a_n7676_3190# a_n6920_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-6469 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B3 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20275 y=-12427 sky130_fd_pr__pfet_01v8
x NOT8_0.S4 a_10459_n21877# mux8_5.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-21876 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD a_n12446_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-11297 y=-4533 sky130_fd_pr__pfet_01v8
x a_n12347_n33735# XOR8_0.S7 a_n12316_n34281# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33542 sky130_fd_pr__pfet_01v8
x B0 MULT_0.NAND2_3.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18761 y=-2626 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n14077_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13914 y=3810 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_1.Y a_11194_n35462# a_11290_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-35461 sky130_fd_pr__nfet_01v8
x A7 VDD a_1887_5534# VDD s=17050,612 d=18150,616 l=30 w=550 x=1857 y=5534 sky130_fd_pr__pfet_01v8
x AND8_0.S4 VDD mux8_5.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-19742 sky130_fd_pr__pfet_01v8
x a_n4385_3190# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4205_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3850 y=3810 sky130_fd_pr__pfet_01v8
x a_n10714_n11709# a_n10684_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10041 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_14.Y VSS MULT_0.inv_14.Y VSS s=11600,516 d=11600,516 l=30 w=200 x=-21849 y=-11185 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8315 y=-5898 sky130_fd_pr__pfet_01v8
x a_n14005_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13975_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13428 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y VSS a_n16690_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16335 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.D VDD mux8_0.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=2897 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A7 VDD OR8_0.S7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15976 y=-21478 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_8.Y a_11865_1753# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=1753 sky130_fd_pr__pfet_01v8
x A1 a_n12314_n18115# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17280 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD a_n23065_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-23094 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 a_n17266_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17199 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n11840_n5154# MULT_0.4bit_ADDER_1.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11773 y=-5153 sky130_fd_pr__nfet_01v8
x a_n12345_n28506# XOR8_0.S5 a_n12314_n29052# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28313 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n30934# a_7548_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-30933 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_7.Y VDD mux8_8.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-31662 sky130_fd_pr__pfet_01v8
x A3 MULT_0.NAND2_11.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22309 y=-5730 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_1.Y ZFLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=17836 y=-18488 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.Y mux8_7.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-24270 sky130_fd_pr__pfet_01v8
x a_n20839_3190# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20659_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20304 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD a_n1588_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-1425 y=2026 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_3.inv_1.A left_shifter_0.S6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-19330 sky130_fd_pr__pfet_01v8
x B1 a_n12345_n17857# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-18236 sky130_fd_pr__nfet_01v8
x a_n8350_1406# a_n8170_2026# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-7719 y=2026 sky130_fd_pr__pfet_01v8
x a_n19178_n11683# mux8_8.A1 a_n18998_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18643 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_8.Y VSS mux8_8.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-30375 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B a_n15014_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-15013 y=-9385 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_9336_n17350# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-17349 sky130_fd_pr__nfet_01v8
x a_n17296_n8445# VSS a_n17266_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17103 y=-8418 sky130_fd_pr__nfet_01v8
x a_n17296_n11709# VSS a_n17266_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17103 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 mux8_6.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-36190 sky130_fd_pr__pfet_01v8
x SEL0 mux8_7.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-23336 sky130_fd_pr__pfet_01v8
x NOT8_0.S7 VDD mux8_6.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-36189 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_6.Y mux8_3.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-13550 sky130_fd_pr__pfet_01v8
x a_n17446_n5154# a_n17266_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17007 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_4.Y mux8_4.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-15214 sky130_fd_pr__pfet_01v8
x a_n13222_1380# VSS a_n13192_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-13221 y=1406 sky130_fd_pr__nfet_01v8
x a_n11640_1406# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n11460_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11105 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_2.B3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18188 y=-9163 sky130_fd_pr__pfet_01v8
x a_n12345_n25873# VSS a_n11274_n26419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-26448 sky130_fd_pr__nfet_01v8
x SEL1 a_8400_n26406# a_8496_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-26405 sky130_fd_pr__nfet_01v8
x B4 a_n14077_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-13050 y=3810 sky130_fd_pr__pfet_01v8
x a_n19954_1406# a_n19774_1406# mux8_8.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-19515 y=1406 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_1.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-792 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_10267_n26405# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-26404 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD a_n16513_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-15364 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1012_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-1041 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-15587 y=-9163 sky130_fd_pr__pfet_01v8
x B3 VDD MULT_0.NAND2_9.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-12259 sky130_fd_pr__pfet_01v8
x A2 a_n7594_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-7335 y=1406 sky130_fd_pr__nfet_01v8
x a_n17446_n8419# a_n17266_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16815 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 a_n17446_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-17387 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11606 y=-5898 sky130_fd_pr__pfet_01v8
x A2 AND8_0.NOT8_0.A2 a_n24007_n17714# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24036 y=-17713 sky130_fd_pr__nfet_01v8
x B0 VDD left_shifter_0.buffer_6.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-14856 sky130_fd_pr__pfet_01v8
x SEL2 mux8_7.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-27134 sky130_fd_pr__pfet_01v8
x SEL3 a_n14077_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-14010 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n11840_n11683# mux8_5.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11773 y=-11682 sky130_fd_pr__nfet_01v8
x a_n59_1380# 8bit_ADDER_0.S0 a_n29_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=517 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VSS a_n24363_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24362 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19262 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 VSS a_n10108_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9753 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_5.Y a_11386_n21878# mux8_5.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-21877 sky130_fd_pr__nfet_01v8
x SEL2 mux8_5.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-19000 sky130_fd_pr__pfet_01v8
x ZFLAG_0.NAND2_0.Y VDD Z VDD s=7062,280 d=7062,280 l=30 w=214 x=18096 y=-18434 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_7.Y mux8_4.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-18078 sky130_fd_pr__pfet_01v8
x a_n12345_n25873# XOR8_0.S4 a_n12314_n26419# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25680 sky130_fd_pr__pfet_01v8
x A0 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1210 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 a_n10108_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-9657 y=-5153 sky130_fd_pr__nfet_01v8
x a_n19804_1380# mux8_8.A0 a_n19774_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19035 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n21513_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-21454 y=1406 sky130_fd_pr__nfet_01v8
x a_n19178_n8419# MULT_0.4bit_ADDER_2.B2 a_n18998_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18643 y=-7798 sky130_fd_pr__pfet_01v8
x A7 a_n24624_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-23597 y=2026 sky130_fd_pr__pfet_01v8
x a_n17446_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n17266_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16911 y=-11682 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-19060 y=661 sky130_fd_pr__pfet_01v8
x a_n10714_n5180# VSS a_n10684_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10521 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.inv_14.Y VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16792 y=-12427 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# VSS a_n9125_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8962 y=-5153 sky130_fd_pr__nfet_01v8
x a_1857_4888# a_1887_5534# V_FLAG_0.XOR2_2.B VDD s=18150,616 d=18150,616 l=30 w=550 x=2529 y=5534 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# a_n20557_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-19914 y=-4533 sky130_fd_pr__pfet_01v8
x a_n19028_n8445# VSS a_n18998_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18835 y=-8418 sky130_fd_pr__nfet_01v8
x A6 OR8_0.NOT8_0.A6 a_n17677_n23825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23278 sky130_fd_pr__pfet_01v8
x a_n59_1380# VSS a_n29_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=133 y=1406 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_9.Y mux8_2.inv_0.A a_11865_n7203# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-7202 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B a_9432_n25478# a_9528_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-25477 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_5.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-19742 sky130_fd_pr__pfet_01v8
x B7 a_n23950_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-22923 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD a_n3350_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-2201 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.inv_13.A VSS MULT_0.4bit_ADDER_1.A3 VSS s=11600,516 d=11600,516 l=30 w=200 x=-21845 y=-9213 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_9.Y mux8_5.inv_0.A a_11865_n20887# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-20886 sky130_fd_pr__pfet_01v8
x A3 AND8_0.NOT8_0.A3 a_n23992_n18833# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24021 y=-18832 sky130_fd_pr__nfet_01v8
x a_n19178_n5154# a_n18998_n5154# MULT_0.4bit_ADDER_1.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18739 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A1 a_n13399_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13140 y=-8418 sky130_fd_pr__nfet_01v8
x SEL0 mux8_6.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-32392 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_10.Y VDD MULT_0.4bit_ADDER_0.A2 VDD s=7062,280 d=7062,280 l=30 w=214 x=-21845 y=-4306 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.Y mux8_7.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-24270 sky130_fd_pr__pfet_01v8
x A4 VDD AND8_0.NOT8_0.A4 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24425 y=-19814 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_0.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=2897 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 VSS a_n13399_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13044 y=-5153 sky130_fd_pr__nfet_01v8
x B1 VDD MULT_0.NAND2_5.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-5730 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n35462# a_8496_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-35461 sky130_fd_pr__nfet_01v8
x a_n12345_n23105# XOR8_0.S3 a_n12314_n23651# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-22912 sky130_fd_pr__pfet_01v8
x a_n17296_n8445# a_n17266_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17199 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D VSS a_8400_n30006# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-30005 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_10267_n35461# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-35460 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B mux8_5.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B a_n9208_373# 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-9207 y=439 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_7.Y mux8_5.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-22606 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n15907_1406# mux8_7.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15840 y=1406 sky130_fd_pr__nfet_01v8
x A4 a_n14175_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-13724 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_8.Y VDD MULT_0.inv_8.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23582 y=-10835 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD a_n19028_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-17879 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B a_7548_n11894# a_7644_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-11893 sky130_fd_pr__nfet_01v8
x a_1707_4914# a_1887_4914# V_FLAG_0.XOR2_2.B VSS s=4290,196 d=4290,196 l=30 w=130 x=2145 y=4914 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT a_n23254_373# 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-23253 y=439 sky130_fd_pr__nfet_01v8
x VSS VDD a_n20557_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20394 y=-4533 sky130_fd_pr__pfet_01v8
x B3 MULT_0.NAND2_14.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22116 y=-10967 sky130_fd_pr__pfet_01v8
x a_n23245_1406# a_n23065_2026# mux8_6.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-22614 y=2026 sky130_fd_pr__pfet_01v8
x B4 NOT8_0.S4 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7670 y=-17519 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n2744_1406# 8bit_ADDER_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-2677 y=1406 sky130_fd_pr__nfet_01v8
x a_n10864_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10684_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10329 y=-4533 sky130_fd_pr__pfet_01v8
x SEL2 mux8_6.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-36190 sky130_fd_pr__pfet_01v8
x A0 VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-1114 y=661 sky130_fd_pr__pfet_01v8
x mux8_8.A0 a_9528_n30006# mux8_8.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-30005 sky130_fd_pr__nfet_01v8
x B6 VDD a_n12314_n31661# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-31690 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 a_n13399_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-12948 y=-5153 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_9336_n30934# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-30933 sky130_fd_pr__nfet_01v8
x a_n12347_n33735# a_n12316_n34281# XOR8_0.S7 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33638 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1402 y=661 sky130_fd_pr__pfet_01v8
x B0 MULT_0.NAND2_1.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22251 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n19178_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-19119 y=-5153 sky130_fd_pr__nfet_01v8
x B0 a_n914_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=112 y=3810 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D mux8_2.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_7.Y VSS a_11194_n26406# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-26405 sky130_fd_pr__nfet_01v8
x SEL3 a_3493_5534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=3559 y=5534 sky130_fd_pr__pfet_01v8
x left_shifter_0.S5 mux8_7.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-27134 sky130_fd_pr__pfet_01v8
x B2 right_shifter_0.buffer_0.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-16048 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-19252 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT a_n22489_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-22230 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT a_n15707_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-14680 y=-7798 sky130_fd_pr__pfet_01v8
x a_n3659_3164# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n3629_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3466 y=3190 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_6.inv_1.A right_shifter_0.C VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-14031 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD a_n18042_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17879 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13789 y=-5898 sky130_fd_pr__pfet_01v8
x a_n8200_1380# VSS a_n8170_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8007 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_0.Y MULT_0.4bit_ADDER_0.B2 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23627 y=-2398 sky130_fd_pr__pfet_01v8
x a_n12596_n5154# a_n12416_n4534# MULT_0.4bit_ADDER_1.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12157 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT a_n15131_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-14872 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_5.Y mux8_4.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 a_n10864_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-10805 y=-5153 sky130_fd_pr__nfet_01v8
x SEL0 mux8_3.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-13550 sky130_fd_pr__pfet_01v8
x a_n20737_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n20557_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20202 y=-7798 sky130_fd_pr__pfet_01v8
x a_n12345_n17569# XOR8_0.S1 a_n12314_n18115# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17376 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C VDD mux8_1.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VSS a_n15131_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14776 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_5.Y VSS MULT_0.4bit_ADDER_0.A1 VSS s=11600,516 d=11600,516 l=30 w=200 x=-23585 y=-5948 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_8.Y a_11865_n25415# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-25414 sky130_fd_pr__pfet_01v8
x a_n12345_n28506# a_n12314_n29052# XOR8_0.S5 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28409 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.Y VSS a_11194_n2838# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_9.Y a_11865_n7203# mux8_2.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-7202 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n2838# a_8496_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-2837 sky130_fd_pr__nfet_01v8
x A5 VSS a_n12345_n28506# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-27933 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VSS a_n15896_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15895 y=-12745 sky130_fd_pr__nfet_01v8
x a_5167_4886# a_5197_5532# V_FLAG_0.XOR2_0.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=5839 y=5532 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_7.Y mux8_8.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-31662 sky130_fd_pr__pfet_01v8
x B0 VDD a_n17677_n15425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-15262 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_5.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-18904 sky130_fd_pr__pfet_01v8
x A1 OR8_0.NOT8_0.A1 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-16374 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n17466_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17495 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n20526# XOR8_0.S2 a_n12314_n21072# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20525 sky130_fd_pr__pfet_01v8
x SEL3 a_n24130_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-24071 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD a_n9901_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-9930 y=2026 sky130_fd_pr__pfet_01v8
x A0 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-1018 y=661 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_7.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-27134 sky130_fd_pr__pfet_01v8
x a_n24804_1406# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24624_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-24269 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-9944 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B a_7548_n34534# a_7644_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-34533 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-1306 y=661 sky130_fd_pr__pfet_01v8
x VSS a_n20737_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-20678 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B VDD mux8_0.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=2897 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20179 y=-12427 sky130_fd_pr__pfet_01v8
x right_shifter_0.S4 a_8592_n21878# mux8_5.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-21877 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_5.Y mux8_5.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-22606 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n21877# a_10459_n21877# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-21876 sky130_fd_pr__nfet_01v8
x A3 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-10890 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD a_n4879_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-4716 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 mux8_1.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-888 sky130_fd_pr__pfet_01v8
x A0 a_n18686_n2915# MULT_0.NAND2_3.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-18685 y=-2848 sky130_fd_pr__nfet_01v8
x SEL0 mux8_3.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-9944 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n15887_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-15828 y=-11682 sky130_fd_pr__nfet_01v8
x a_5017_4912# a_5197_4912# V_FLAG_0.XOR2_0.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=5455 y=4912 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19156 y=661 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B mux8_2.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_7.Y VSS a_11194_n35462# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-35461 sky130_fd_pr__nfet_01v8
x a_n20587_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n20557_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19818 y=-7798 sky130_fd_pr__pfet_01v8
x B3 a_n22425_n11256# MULT_0.NAND2_14.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-22424 y=-11189 sky130_fd_pr__nfet_01v8
x a_n12347_n15041# XOR8_0.S0 a_n12316_n15299# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14944 sky130_fd_pr__pfet_01v8
x left_shifter_0.S7 mux8_6.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-36190 sky130_fd_pr__pfet_01v8
x A0 AND8_0.NOT8_0.A0 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24448 y=-15007 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_3.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-13550 sky130_fd_pr__pfet_01v8
x B2 NOT8_0.S2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8020 y=-16539 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_2.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-5220 sky130_fd_pr__pfet_01v8
x B3 VDD MULT_0.NAND2_8.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-10967 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_8.Y a_11865_n25415# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-25414 sky130_fd_pr__pfet_01v8
x a_n16513_1380# VSS a_n16483_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-16512 y=1406 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_8.Y VDD a_11865_n2775# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-2774 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y a_n16690_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-16239 y=-11682 sky130_fd_pr__nfet_01v8
x A7 a_n24363_373# 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-24362 y=439 sky130_fd_pr__nfet_01v8
x B2 MULT_0.inv_7.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-8995 sky130_fd_pr__pfet_01v8
x B5 a_n17368_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-16341 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y a_n20557_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-19530 y=-11062 sky130_fd_pr__pfet_01v8
x A3 VDD MULT_0.NAND2_15.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22212 y=-12259 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A7 AND8_0.S7 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21121 y=-21607 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_8.Y a_11865_n34471# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-34470 sky130_fd_pr__pfet_01v8
x a_n12345_n25873# a_n12314_n26419# XOR8_0.S4 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25776 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD a_n19804_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-18655 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4303_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-4332 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n23393# XOR8_0.S3 a_n12314_n23651# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23296 sky130_fd_pr__pfet_01v8
x a_n3350_1380# VSS a_n3320_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-3349 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n31115# a_n12314_n31661# XOR8_0.S6 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31018 sky130_fd_pr__pfet_01v8
x a_n14155_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13975_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13620 y=-8418 sky130_fd_pr__nfet_01v8
x B1 a_n4205_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-3178 y=3810 sky130_fd_pr__pfet_01v8
x a_n15737_n11709# mux8_7.A1 a_n15707_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15160 y=-11062 sky130_fd_pr__pfet_01v8
x a_n14155_n5154# a_n13975_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13524 y=-5153 sky130_fd_pr__nfet_01v8
x a_n20737_n8419# a_n20557_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20298 y=-7798 sky130_fd_pr__pfet_01v8
x Y0 a_16431_n18523# ZFLAG_0.nor4_0.Y VDD s=28248,922 d=53072,1836 l=30 w=856 x=16881 y=-18522 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C a_9336_n11894# a_9432_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-11893 sky130_fd_pr__nfet_01v8
x A6 VSS a_n12345_n31115# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-30542 sky130_fd_pr__nfet_01v8
x a_n368_3164# a_n338_3190# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-271 y=3190 sky130_fd_pr__nfet_01v8
x a_n19178_n11683# a_n18998_n11063# mux8_8.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18547 y=-11062 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_8.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-27960 sky130_fd_pr__pfet_01v8
x B6 VDD a_n17677_n23825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23662 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_9.Y a_11865_n16359# mux8_4.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-16358 sky130_fd_pr__pfet_01v8
x SEL3 a_n17368_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17301 y=3190 sky130_fd_pr__nfet_01v8
x a_n20587_n11709# a_n20557_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-20490 y=-11682 sky130_fd_pr__nfet_01v8
x A7 OR8_0.NOT8_0.A7 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-24774 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A1 VDD OR8_0.S1 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15771 y=-18618 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VDD mux8_2.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-6058 sky130_fd_pr__pfet_01v8
x a_n17446_n11683# a_n17266_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17007 y=-11682 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n11640_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-11581 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_6.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-32488 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_6.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-36190 sky130_fd_pr__pfet_01v8
x a_n16663_1406# a_n16483_2026# mux8_7.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-16032 y=2026 sky130_fd_pr__pfet_01v8
x SEL3 a_n4205_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-4138 y=3190 sky130_fd_pr__nfet_01v8
x SEL1 mux8_1.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-1630 sky130_fd_pr__pfet_01v8
x SEL0 mux8_6.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-36189 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.Y VDD mux8_4.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_6.Y VDD mux8_3.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-13550 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n24804_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-24745 y=1406 sky130_fd_pr__nfet_01v8
x a_n21363_1380# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n21333_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20594 y=2026 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_5.Y mux8_8.NAND4F_9.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-31662 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16792 y=-9163 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_4.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-14726 sky130_fd_pr__nfet_01v8
x SEL3 a_n914_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-847 y=3810 sky130_fd_pr__pfet_01v8
x A7 a_1707_4914# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=1765 y=4914 sky130_fd_pr__nfet_01v8
x A2 a_n17677_n18225# OR8_0.NOT8_0.A2 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-17390 sky130_fd_pr__pfet_01v8
x a_n15887_n5154# MULT_0.4bit_ADDER_1.B1 a_n15707_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15352 y=-5153 sky130_fd_pr__nfet_01v8
x B3 MULT_0.NAND2_9.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24237 y=-12259 sky130_fd_pr__pfet_01v8
x XOR8_0.S5 VDD mux8_7.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-27134 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_0.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=33 sky130_fd_pr__pfet_01v8
x B0 left_shifter_0.buffer_6.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-14856 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_8.Y a_11865_n34471# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-34470 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VSS a_9336_1690# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=1690 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_0.C VDD mux8_1.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A mux8_5.A1 a_n11840_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11677 y=-11682 sky130_fd_pr__nfet_01v8
x B5 VDD a_n12314_n29052# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-29081 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_9.Y MULT_0.inv_9.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23582 y=-12031 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-19166 y=-12427 sky130_fd_pr__pfet_01v8
x A6 VSS a_n11274_n31085# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-30730 sky130_fd_pr__nfet_01v8
x mux8_3.inv_0.A Y2 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-11962 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n10884_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10721 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8995 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VSS a_n22372_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22371 y=343 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_6.Y a_11290_n21878# a_11386_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-21877 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B0 VDD a_n10684_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10521 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.S0 mux8_1.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-1630 sky130_fd_pr__pfet_01v8
x A1 a_n17677_n16825# OR8_0.NOT8_0.A1 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16374 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VSS a_n15896_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15895 y=-9481 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B1 a_n13975_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13908 y=-11062 sky130_fd_pr__pfet_01v8
x a_n17446_n11683# a_n17266_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16815 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-16696 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_6.A0 VSS a_5773_4912# VSS s=4290,196 d=4290,196 l=30 w=130 x=6127 y=4912 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n6035_1406# 8bit_ADDER_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-5968 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-19166 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D mux8_5.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-19742 sky130_fd_pr__pfet_01v8
x a_n10966_3190# VSS a_n10210_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9855 y=3190 sky130_fd_pr__nfet_01v8
x a_n12345_n17857# XOR8_0.S1 a_n12314_n18115# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17760 sky130_fd_pr__pfet_01v8
x A3 VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10986 y=661 sky130_fd_pr__pfet_01v8
x a_n12446_n11709# VSS a_n12416_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-12445 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C a_9336_n34534# a_9432_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-34533 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_9.Y a_11865_n20887# mux8_5.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-20886 sky130_fd_pr__pfet_01v8
x B7 left_shifter_0.buffer_1.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-20575 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_4.Y VDD mux8_7.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-24270 sky130_fd_pr__pfet_01v8
x SEL0 mux8_0.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=3639 sky130_fd_pr__pfet_01v8
x a_n20113_3164# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20083_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19920 y=3190 sky130_fd_pr__nfet_01v8
x B3 a_n10786_3190# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-10527 y=3190 sky130_fd_pr__nfet_01v8
x A1 VSS a_n12345_n17569# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-16996 sky130_fd_pr__nfet_01v8
x SEL0 VSS mux8_7.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-23782 sky130_fd_pr__nfet_01v8
x B0 right_shifter_0.buffer_6.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-14410 sky130_fd_pr__nfet_01v8
x a_n17548_3190# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n17368_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17013 y=3810 sky130_fd_pr__pfet_01v8
x A0 a_n11276_n14723# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11275 y=-14272 sky130_fd_pr__nfet_01v8
x a_n6950_3164# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n6920_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6757 y=3190 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B VDD mux8_5.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-19742 sky130_fd_pr__pfet_01v8
x B0 a_n17677_n15425# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-15358 sky130_fd_pr__pfet_01v8
x a_n24130_3190# a_n23950_3810# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-23691 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-23041 y=661 sky130_fd_pr__pfet_01v8
x XOR8_0.S7 VDD mux8_6.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-36190 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_5.Y VDD mux8_0.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=33 sky130_fd_pr__pfet_01v8
x a_n10714_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10684_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9945 y=-11062 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n11894# a_7548_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-11893 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-18974 y=-12427 sky130_fd_pr__pfet_01v8
x A1 AND8_0.NOT8_0.A1 a_n24012_n16501# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24041 y=-16500 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D mux8_8.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-28798 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_1.inv_1.A right_shifter_0.S6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-19764 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9389 y=-5898 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-8899 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n8549_n11683# mux8_4.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8482 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_4.B a_9432_n30006# a_9528_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-30005 sky130_fd_pr__nfet_01v8
x MULT_0.S1 mux8_2.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 a_n14155_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-14096 y=-8418 sky130_fd_pr__nfet_01v8
x B1 VDD left_shifter_0.buffer_7.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-15675 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_9.Y a_11865_n2775# mux8_1.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-2774 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B mux8_2.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-8922 sky130_fd_pr__pfet_01v8
x B0 VDD NOT8_0.S0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8116 y=-15559 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C mux8_0.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=2897 sky130_fd_pr__pfet_01v8
x a_n14931_1406# a_n14751_1406# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-14492 y=1406 sky130_fd_pr__nfet_01v8
x A2 a_n22176_n2915# MULT_0.NAND2_1.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-22175 y=-2848 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-12680 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_6.inv_0.A Y7 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-34602 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_9.Y mux8_0.inv_0.A a_11865_1753# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=1753 sky130_fd_pr__pfet_01v8
x A7 VSS a_n12347_n33735# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11275 y=-33162 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n21333_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-21266 y=2026 sky130_fd_pr__pfet_01v8
x left_shifter_0.S5 VDD mux8_7.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-27134 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C VDD mux8_2.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-8921 sky130_fd_pr__pfet_01v8
x A7 a_n17677_n25225# OR8_0.NOT8_0.A7 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24774 sky130_fd_pr__pfet_01v8
x SEL2 mux8_2.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-5316 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-10114 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_5.Y VDD mux8_4.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-18078 sky130_fd_pr__pfet_01v8
x SEL1 mux8_1.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 a_n17266_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-16431 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_8.Y VDD a_11865_n25415# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-25414 sky130_fd_pr__pfet_01v8
x B3 VDD a_n12314_n23651# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-23680 sky130_fd_pr__pfet_01v8
x a_n12345_n31403# a_n12314_n31661# XOR8_0.S6 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31402 sky130_fd_pr__pfet_01v8
x SEL0 mux8_2.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.Y VDD mux8_2.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 a_n16690_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16623 y=-8418 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n18222_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-18163 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n16690_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16527 y=-5153 sky130_fd_pr__nfet_01v8
x a_n9931_1380# VSS a_n9901_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9738 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-23233 y=661 sky130_fd_pr__pfet_01v8
x OR8_0.S4 mux8_5.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-19742 sky130_fd_pr__pfet_01v8
x V_FLAG_0.NAND2_0.Y VSS V VSS s=11600,516 d=11600,516 l=30 w=200 x=7809 y=4933 sky130_fd_pr__nfet_01v8
x A0 VSS a_n1012_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-657 y=1406 sky130_fd_pr__nfet_01v8
x B6 a_n17677_n23825# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23758 sky130_fd_pr__pfet_01v8
x a_n19804_1380# VSS a_n19774_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-19803 y=1406 sky130_fd_pr__nfet_01v8
x a_n10240_3164# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y a_n10786_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10239 y=3810 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_2.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-8922 sky130_fd_pr__pfet_01v8
x B6 a_n20659_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-19632 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A mux8_6.A1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18380 y=-12427 sky130_fd_pr__pfet_01v8
x A7 VSS a_n11276_n33705# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33350 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n7594_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7623 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_n34534# a_7548_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-34533 sky130_fd_pr__nfet_01v8
x B0 VDD NOT8_0.S0 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7924 y=-15559 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT a_n19187_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-19186 y=-6120 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20179 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_2.B2 a_n18422_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18451 y=-8418 sky130_fd_pr__nfet_01v8
x B2 a_n7496_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-6469 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 a_n20557_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-19530 y=-4533 sky130_fd_pr__pfet_01v8
x XOR8_0.S0 mux8_1.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_5.Y VDD mux8_5.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-22606 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VSS a_n19963_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-19962 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n18422_n5154# MULT_0.4bit_ADDER_1.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18355 y=-5153 sky130_fd_pr__nfet_01v8
x A2 OR8_0.NOT8_0.A2 a_n17677_n18225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17486 sky130_fd_pr__pfet_01v8
x SEL1 mux8_4.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-14280 sky130_fd_pr__pfet_01v8
x SEL3 a_n29_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=805 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n209_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-150 y=1406 sky130_fd_pr__nfet_01v8
x B3 VDD left_shifter_0.buffer_5.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-17313 sky130_fd_pr__pfet_01v8
x a_n9931_1380# a_n9901_2026# mux8_4.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-9258 y=2026 sky130_fd_pr__pfet_01v8
x left_shifter_0.S7 VDD mux8_6.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-36190 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14931_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-14872 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n5059_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-5000 y=1406 sky130_fd_pr__nfet_01v8
x a_n19954_1406# a_n19774_2026# mux8_8.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-19323 y=2026 sky130_fd_pr__pfet_01v8
x A5 a_n18042_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17207 y=2026 sky130_fd_pr__pfet_01v8
x VSS VSS a_n9155_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-8006 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_8.Y VDD a_11865_n25415# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-25414 sky130_fd_pr__pfet_01v8
x B6 AND8_0.NOT8_0.A6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-22605 sky130_fd_pr__pfet_01v8
x SEL3 a_n7496_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-7429 y=3190 sky130_fd_pr__nfet_01v8
x A7 VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-24150 y=661 sky130_fd_pr__pfet_01v8
x A5 VSS a_n11274_n28476# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28121 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B a_n15014_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-15013 y=-12649 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C a_10267_n20950# a_10363_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-20949 sky130_fd_pr__nfet_01v8
x a_n24654_1380# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24624_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23885 y=2026 sky130_fd_pr__pfet_01v8
x A2 a_n8170_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-7143 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_9.Y VDD MULT_0.inv_9.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23582 y=-12127 sky130_fd_pr__pfet_01v8
x A6 a_n11274_n31085# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-30826 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_0.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=34 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_7.Y VDD mux8_0.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=33 sky130_fd_pr__pfet_01v8
x A3 MULT_0.NAND2_15.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22116 y=-12259 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A0 VDD AND8_0.S0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21555 y=-18247 sky130_fd_pr__pfet_01v8
x B7 VDD a_1887_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=2817 y=5534 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B a_n22372_373# 8bit_ADDER_0.C VSS s=13200,466 d=24800,924 l=30 w=400 x=-22371 y=439 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_8.Y VDD a_11865_n34471# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-34470 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_6.inv_1.A VDD left_shifter_0.S1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-15235 sky130_fd_pr__pfet_01v8
x a_n209_1406# a_n29_1406# 8bit_ADDER_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=421 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-23137 y=661 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B mux8_8.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_3.Y mux8_0.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=2897 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# MULT_0.S1 a_n9125_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8386 y=-4533 sky130_fd_pr__pfet_01v8
x a_n15737_n11709# a_n15707_n11063# mux8_7.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15064 y=-11062 sky130_fd_pr__pfet_01v8
x B2 VSS OR8_0.NOT8_0.A2 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-17870 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-23425 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8411 y=-5898 sky130_fd_pr__pfet_01v8
x Y0 ZFLAG_0.nor4_0.Y a_16431_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16785 y=-18522 sky130_fd_pr__pfet_01v8
x A1 MULT_0.NAND2_5.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-5730 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VSS a_9336_n11894# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-11893 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A7 OR8_0.S7 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15530 y=-21478 sky130_fd_pr__nfet_01v8
x A4 a_n17677_n21025# OR8_0.NOT8_0.A4 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-20190 sky130_fd_pr__pfet_01v8
x a_n20587_n11709# VSS a_n20557_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20394 y=-11682 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_0.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=2897 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_9.Y mux8_7.inv_0.A a_11865_n25415# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-25414 sky130_fd_pr__pfet_01v8
x a_n12345_n17857# a_n12314_n18115# XOR8_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17856 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_7.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-27134 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.Y a_11386_n25478# mux8_7.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-25477 sky130_fd_pr__nfet_01v8
x A7 V_FLAG_0.XOR2_2.B a_2463_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=2433 y=4914 sky130_fd_pr__nfet_01v8
x B1 VDD MULT_0.NAND2_11.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22405 y=-5730 sky130_fd_pr__pfet_01v8
x SEL2 mux8_7.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-27133 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_6.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-36189 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VDD a_n23065_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-22902 y=2026 sky130_fd_pr__pfet_01v8
x a_n12345_n23105# a_n12314_n23651# XOR8_0.S3 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23008 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_5.Y VDD mux8_8.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-31662 sky130_fd_pr__pfet_01v8
x A0 VSS a_n11276_n14723# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14368 sky130_fd_pr__nfet_01v8
x a_n3500_1406# 8bit_ADDER_0.S1 a_n3320_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-2965 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_4.B mux8_7.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-27134 sky130_fd_pr__pfet_01v8
x A3 VSS a_n12345_n23105# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-22532 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_1.inv_1.A left_shifter_0.C VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-20954 sky130_fd_pr__nfet_01v8
x A7 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24054 y=661 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n7266# a_8496_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-7265 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.Y VSS a_11194_n7266# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-7265 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n19981_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20010 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.inv_0.A VSS Y1 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-7588 sky130_fd_pr__nfet_01v8
x a_3313_4914# V_FLAG_0.XOR2_2.Y a_3493_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=3847 y=5534 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-24342 y=661 sky130_fd_pr__pfet_01v8
x a_n17296_n5180# VSS a_n17266_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17103 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD MULT_0.4bit_ADDER_2.B3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18284 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_8.Y VDD a_11865_n34471# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-34470 sky130_fd_pr__pfet_01v8
x B4 a_n14077_3190# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-13818 y=3190 sky130_fd_pr__nfet_01v8
x SEL3 a_n14077_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-14010 y=3810 sky130_fd_pr__pfet_01v8
x a_n59_1380# VSS a_n29_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-58 y=1406 sky130_fd_pr__nfet_01v8
x a_n12347_n34023# a_n12316_n34281# XOR8_0.S7 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-34022 sky130_fd_pr__pfet_01v8
x A6 VSS a_n20757_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20402 y=1406 sky130_fd_pr__nfet_01v8
x B1 a_n4205_3190# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-3754 y=3190 sky130_fd_pr__nfet_01v8
x a_n13222_1380# a_n13192_2026# mux8_5.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12549 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT a_n15707_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-14872 y=-11062 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_1690# a_8496_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=1690 sky130_fd_pr__nfet_01v8
x a_n12446_n5180# MULT_0.4bit_ADDER_1.B0 a_n12416_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11677 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15683 y=-9163 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_1.inv_1.A VDD right_shifter_0.S6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-19764 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-23329 y=661 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_6.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-32838 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT a_n3320_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-2485 y=2026 sky130_fd_pr__pfet_01v8
x a_n17446_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n17266_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16911 y=-7798 sky130_fd_pr__pfet_01v8
x a_n10864_n11683# a_n10684_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10425 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 a_n13399_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13332 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11702 y=-5898 sky130_fd_pr__pfet_01v8
x a_3463_4888# VSS a_3493_4914# VSS s=4030,192 d=4290,196 l=30 w=130 x=3463 y=4914 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n16690_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16719 y=-11682 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A2 VDD AND8_0.S2 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21363 y=-19227 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D mux8_3.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_9.Y mux8_6.inv_0.A a_11865_n34471# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-34470 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D VDD mux8_5.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-19742 sky130_fd_pr__pfet_01v8
x B6 a_n20659_3190# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-20208 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT a_n12616_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-12165 y=1406 sky130_fd_pr__nfet_01v8
x SEL2 mux8_3.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-9752 sky130_fd_pr__pfet_01v8
x a_n12446_n11709# a_n12416_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-12349 y=-11682 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_6.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-36190 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D VSS a_9336_n34534# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-34533 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_8.Y VDD a_11865_n20887# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-20886 sky130_fd_pr__pfet_01v8
x SEL2 mux8_4.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-14280 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 VSS a_n10108_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9753 y=-5153 sky130_fd_pr__nfet_01v8
x A3 VSS a_n11274_n23075# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-22720 sky130_fd_pr__nfet_01v8
x A7 AND8_0.NOT8_0.A7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-23722 sky130_fd_pr__pfet_01v8
x a_n18222_1406# a_n18042_1406# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17783 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-8080 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 VSS a_n19981_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19626 y=-8418 sky130_fd_pr__nfet_01v8
x SEL0 mux8_2.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_6.Y VDD mux8_2.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-8922 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n15707_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-15640 y=-11062 sky130_fd_pr__pfet_01v8
x A1 VDD MULT_0.NAND2_9.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-12259 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10210 y=-12427 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n24624_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-24557 y=2026 sky130_fd_pr__pfet_01v8
x a_n19028_n8445# a_n18998_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18931 y=-8418 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.C mux8_0.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=2897 sky130_fd_pr__pfet_01v8
x left_shifter_0.S4 a_7644_n21878# mux8_5.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-21877 sky130_fd_pr__nfet_01v8
x NOT8_0.S3 mux8_4.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-18077 sky130_fd_pr__pfet_01v8
x A7 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24246 y=661 sky130_fd_pr__pfet_01v8
x a_n19028_n5180# VSS a_n18998_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18835 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_4.B mux8_6.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-36190 sky130_fd_pr__pfet_01v8
x A6 AND8_0.NOT8_0.A6 a_n23960_n22530# VSS s=24800,924 d=13200,466 l=30 w=400 x=-23989 y=-22529 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD a_n12446_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-11297 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y a_n10684_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9849 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18878 y=-12427 sky130_fd_pr__pfet_01v8
x A7 V_FLAG_0.XOR2_0.Y a_5773_4912# VSS s=4290,196 d=4290,196 l=30 w=130 x=5743 y=4912 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D VDD mux8_8.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C mux8_3.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-13549 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-24534 y=661 sky130_fd_pr__pfet_01v8
x A7 a_n11276_n33705# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33446 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A1 a_n13399_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13140 y=-5153 sky130_fd_pr__nfet_01v8
x Y6 a_16143_n19505# a_16431_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16401 y=-19504 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_1.inv_1.A VDD right_shifter_0.S6 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-19764 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VSS a_n19187_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-19186 y=-6216 sky130_fd_pr__nfet_01v8
x MULT_0.inv_15.Y VDD a_n20587_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-19438 y=-11062 sky130_fd_pr__pfet_01v8
x a_n17296_n8445# VSS a_n17266_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-17295 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A mux8_4.A1 a_n8549_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8386 y=-11682 sky130_fd_pr__nfet_01v8
x A2 AND8_0.NOT8_0.A2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24442 y=-17597 sky130_fd_pr__pfet_01v8
x a_n24804_1406# a_n24624_1406# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-24173 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT a_n19963_373# 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-19962 y=439 sky130_fd_pr__nfet_01v8
x a_n17296_n5180# a_n17266_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17199 y=-5153 sky130_fd_pr__nfet_01v8
x B2 VDD a_n17677_n18225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17870 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_4.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-14376 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_4.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-4438 sky130_fd_pr__pfet_01v8
x VSS a_n20557_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-20490 y=-4533 sky130_fd_pr__pfet_01v8
x a_n5059_1406# a_n4879_1406# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-4620 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8219 y=-9163 sky130_fd_pr__pfet_01v8
x a_n10864_n5154# a_n10684_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10425 y=-4533 sky130_fd_pr__pfet_01v8
x a_n9305_n5154# a_n9125_n4534# MULT_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8866 y=-4533 sky130_fd_pr__pfet_01v8
x a_n3659_3164# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4205_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3466 y=3810 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_10267_n3765# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-3764 sky130_fd_pr__nfet_01v8
x A3 MULT_0.inv_13.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22309 y=-8995 sky130_fd_pr__pfet_01v8
x A1 VSS a_n11274_n17539# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17184 sky130_fd_pr__nfet_01v8
x A7 a_5197_5532# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=5263 y=5532 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n19178_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-19119 y=-11062 sky130_fd_pr__pfet_01v8
x A5 a_n11274_n28476# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28217 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11798 y=-5898 sky130_fd_pr__pfet_01v8
x OR8_0.S5 a_8592_n25478# mux8_7.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-25477 sky130_fd_pr__nfet_01v8
x NOT8_0.S4 mux8_5.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-22605 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D mux8_6.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-33326 sky130_fd_pr__pfet_01v8
x a_n12345_n26161# a_n12314_n26419# XOR8_0.S4 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-26160 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A3 VDD AND8_0.S3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21555 y=-19727 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.B a_3493_5534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=4519 y=5534 sky130_fd_pr__pfet_01v8
x a_n9155_n11709# VSS a_n9125_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-9154 y=-11682 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD a_n16483_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16320 y=2026 sky130_fd_pr__pfet_01v8
x a_n14781_1380# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14751_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14204 y=2026 sky130_fd_pr__pfet_01v8
x B1 VDD MULT_0.NAND2_4.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-4438 sky130_fd_pr__pfet_01v8
x B1 VDD a_n17677_n16825# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-16854 sky130_fd_pr__pfet_01v8
x B2 XOR8_0.S2 a_n11274_n20496# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20333 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_3.Y VDD MULT_0.SO VDD s=7062,280 d=7062,280 l=30 w=214 x=-18087 y=-2494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-13885 y=-5898 sky130_fd_pr__pfet_01v8
x SEL0 mux8_8.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-28056 sky130_fd_pr__pfet_01v8
x OR8_0.S4 VDD mux8_5.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-19742 sky130_fd_pr__pfet_01v8
x a_n21513_1406# a_n21333_2026# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20882 y=2026 sky130_fd_pr__pfet_01v8
x a_n4909_1380# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4879_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-4140 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24438 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12253 y=-4533 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n26406# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-26405 sky130_fd_pr__nfet_01v8
x A4 OR8_0.NOT8_0.A4 a_n17677_n21025# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20286 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD a_n3320_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3157 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 a_n14155_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-14096 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C mux8_1.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT a_n15131_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-14872 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD mux8_6.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18284 y=-12427 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_6.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-32838 sky130_fd_pr__nfet_01v8
x SEL3 a_4069_4914# V_FLAG_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=4135 y=4914 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 VSS a_n10423_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-10422 y=-9481 sky130_fd_pr__nfet_01v8
x a_n20587_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n20557_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20010 y=-11062 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n2838# a_8592_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_3.Y a_11194_n2838# a_11290_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-2837 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n9305_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-9246 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.inv_13.A MULT_0.4bit_ADDER_1.A3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21845 y=-8767 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y a_n10423_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-10422 y=-12649 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B2 a_n17446_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-17387 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B mux8_3.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-10686 sky130_fd_pr__pfet_01v8
x B0 XOR8_0.S0 a_n11276_n14723# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14752 sky130_fd_pr__nfet_01v8
x B5 VSS a_n16822_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-16249 y=3190 sky130_fd_pr__nfet_01v8
x SEL2 mux8_0.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=33 sky130_fd_pr__pfet_01v8
x a_n12345_n28506# a_n11274_n29052# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28985 sky130_fd_pr__nfet_01v8
x B4 VSS OR8_0.NOT8_0.A4 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-20670 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.C a_10267_n16422# a_10363_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-16421 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.D VDD mux8_1.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-1630 sky130_fd_pr__pfet_01v8
x a_n9155_n11709# VSS a_n9125_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8962 y=-11682 sky130_fd_pr__nfet_01v8
x A4 a_n11274_n25843# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25584 sky130_fd_pr__nfet_01v8
x NOT8_0.S6 mux8_8.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-31661 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_3.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-10198 sky130_fd_pr__nfet_01v8
x B7 VDD a_n12316_n34281# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-34118 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D VSS a_10267_n20950# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-20949 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A0 AND8_0.S0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21459 y=-18247 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_6.inv_1.A left_shifter_0.S1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-15235 sky130_fd_pr__pfet_01v8
x a_n20587_n8445# a_n20557_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-19914 y=-7798 sky130_fd_pr__pfet_01v8
x V_FLAG_0.NAND2_0.Y V VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=7809 y=5187 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-14705 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B VDD mux8_8.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_5.A1 mux8_5.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-19742 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n10786_3190# VSS s=4030,192 d=4290,196 l=30 w=130 x=-10815 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n23245_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-23186 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT a_n9901_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-8874 y=2026 sky130_fd_pr__pfet_01v8
x Y0 a_16431_n18523# ZFLAG_0.nor4_0.Y VDD s=28248,922 d=28248,922 l=30 w=856 x=16689 y=-18522 sky130_fd_pr__pfet_01v8
x a_n368_3164# a_n914_3810# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-271 y=3810 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_8.Y a_11865_n2775# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-2774 sky130_fd_pr__pfet_01v8
x a_n9155_n8445# a_n9125_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9058 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_9.Y a_11865_1753# mux8_0.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=1753 sky130_fd_pr__pfet_01v8
x B2 VDD MULT_0.inv_7.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-24333 y=-8995 sky130_fd_pr__pfet_01v8
x a_n20737_n11683# a_n20557_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20298 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_7452_n35462# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-35461 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_8400_n12822# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-12821 sky130_fd_pr__nfet_01v8
x SEL3 a_n17368_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17301 y=3810 sky130_fd_pr__pfet_01v8
x A0 VDD a_n1618_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-469 y=2026 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_9.Y a_11865_n25415# mux8_7.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-25414 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A5 VDD AND8_0.S5 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21363 y=-20667 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n12596_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12537 y=-4533 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_3.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-9848 sky130_fd_pr__pfet_01v8
x SEL2 mux8_7.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-27134 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_4.NAND4F_2.D VDD s=7062,280 d=7062,280 l=30 w=214 x=5658 y=-14376 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_7.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-27133 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.Y a_11290_n25478# a_11386_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-25477 sky130_fd_pr__nfet_01v8
x A3 a_n11274_n23075# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-22816 sky130_fd_pr__nfet_01v8
x B7 VDD AND8_0.NOT8_0.A7 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-23818 sky130_fd_pr__pfet_01v8
x SEL3 a_n4205_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-4138 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT a_n6611_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-5776 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 mux8_0.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=3831 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 VDD a_n20557_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20394 y=-7798 sky130_fd_pr__pfet_01v8
x A3 a_n17677_n19625# OR8_0.NOT8_0.A3 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-18982 sky130_fd_pr__pfet_01v8
x VSS a_9528_762# mux8_0.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=762 sky130_fd_pr__nfet_01v8
x a_n14155_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13975_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13620 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_4.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-15214 sky130_fd_pr__pfet_01v8
x a_n10864_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10684_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10329 y=-7798 sky130_fd_pr__pfet_01v8
x XOR8_0.S2 a_9528_n12822# mux8_3.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-12821 sky130_fd_pr__nfet_01v8
x a_n20587_n8445# VSS a_n20557_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-20586 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_4.B mux8_6.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-33326 sky130_fd_pr__pfet_01v8
x B2 a_n12314_n21072# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-21005 sky130_fd_pr__pfet_01v8
x B5 VDD NOT8_0.S5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8116 y=-17979 sky130_fd_pr__pfet_01v8
x B0 MULT_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24288 y=-2626 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D mux8_2.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B VDD mux8_7.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-27134 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.Y mux8_5.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-19742 sky130_fd_pr__pfet_01v8
x a_n14781_1380# VSS a_n14751_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-14780 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT a_n15907_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-15456 y=1406 sky130_fd_pr__nfet_01v8
x mux8_4.inv_0.A Y3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-16298 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B 8bit_ADDER_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22063 y=661 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B VDD mux8_1.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-1630 sky130_fd_pr__pfet_01v8
x a_n12345_n31115# a_n11274_n31661# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31594 sky130_fd_pr__nfet_01v8
x a_n12347_n34023# a_n11276_n34281# XOR8_0.S7 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33830 sky130_fd_pr__nfet_01v8
x A2 VSS a_n8200_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-7051 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD 8bit_ADDER_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=-22351 y=661 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_8.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-28310 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_2.inv_1.A right_shifter_0.S5 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-18945 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n59_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=1089 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-12296 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD a_n15707_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14776 y=-11062 sky130_fd_pr__pfet_01v8
x B3 VDD NOT8_0.S3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8116 y=-17039 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.Y a_11386_n30006# mux8_8.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-30005 sky130_fd_pr__nfet_01v8
x B2 a_n17677_n18225# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17966 sky130_fd_pr__pfet_01v8
x a_n12596_n8419# a_n12416_n7799# MULT_0.4bit_ADDER_2.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12157 y=-7798 sky130_fd_pr__pfet_01v8
x a_n10864_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10684_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10329 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13399_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13236 y=-11682 sky130_fd_pr__nfet_01v8
x B2 MULT_0.inv_12.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22308 y=-7703 sky130_fd_pr__pfet_01v8
x buffer_0.inv_1.A VSS S VSS s=11600,516 d=11600,516 l=30 w=200 x=12932 y=-36293 sky130_fd_pr__nfet_01v8
x a_n14005_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13975_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13428 y=-4533 sky130_fd_pr__pfet_01v8
x a_n12446_n8445# a_n12416_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-12349 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_0.C mux8_1.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-4494 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_7.inv_1.A VDD left_shifter_0.S2 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-16054 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VDD mux8_3.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-10686 sky130_fd_pr__pfet_01v8
x a_n12345_n28794# a_n11274_n29052# XOR8_0.S5 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28601 sky130_fd_pr__nfet_01v8
x a_n21363_1380# VSS a_n21333_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-21170 y=1406 sky130_fd_pr__nfet_01v8
x a_n20587_n11709# a_n20557_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-19914 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_9.Y a_11865_n34471# mux8_6.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-34470 sky130_fd_pr__pfet_01v8
x B3 VDD a_n10786_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9855 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n1012_1406# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-945 y=1406 sky130_fd_pr__nfet_01v8
x SEL2 mux8_6.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-36190 sky130_fd_pr__pfet_01v8
x B4 VDD a_n12314_n26419# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-26256 sky130_fd_pr__pfet_01v8
x B6 VDD NOT8_0.S6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8130 y=-18439 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B a_9432_762# a_9528_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=762 sky130_fd_pr__nfet_01v8
x mux8_5.inv_0.A Y4 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-20826 sky130_fd_pr__pfet_01v8
x a_n10966_3190# a_n10786_3810# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-10527 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15544 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A mux8_8.A1 a_n18422_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18451 y=-11682 sky130_fd_pr__nfet_01v8
x Y0 ZFLAG_0.nor4_0.Y VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=16497 y=-17248 sky130_fd_pr__nfet_01v8
x a_n20113_3164# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20659_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19920 y=3810 sky130_fd_pr__pfet_01v8
x right_shifter_0.S0 a_8592_n3766# mux8_1.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-3765 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_6.Y a_11290_n3766# a_11386_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-3765 sky130_fd_pr__nfet_01v8
x B6 a_n12345_n31403# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-31782 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A2 VDD OR8_0.S2 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15772 y=-19098 sky130_fd_pr__pfet_01v8
x B5 VDD NOT8_0.S5 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7924 y=-17979 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-10114 y=-12427 sky130_fd_pr__pfet_01v8
x a_n8350_1406# a_n8170_1406# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-7911 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.inv_7.A VSS MULT_0.4bit_ADDER_1.A1 VSS s=11600,516 d=11600,516 l=30 w=200 x=-23582 y=-9213 sky130_fd_pr__nfet_01v8
x A1 VDD a_n4909_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-3760 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_1690# a_10459_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=1690 sky130_fd_pr__nfet_01v8
x a_n14005_n11709# VSS a_n13975_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-14004 y=-11682 sky130_fd_pr__nfet_01v8
x B2 a_n11274_n20496# XOR8_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20429 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_2.Y VDD MULT_0.4bit_ADDER_0.B0 VDD s=7062,280 d=7062,280 l=30 w=214 x=-19866 y=-2494 sky130_fd_pr__pfet_01v8
x a_n15887_n5154# a_n15707_n4534# MULT_0.4bit_ADDER_1.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15256 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-16888 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19262 y=-9163 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_7.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-24270 sky130_fd_pr__pfet_01v8
x A2 VSS a_n12345_n20526# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11273 y=-19953 sky130_fd_pr__nfet_01v8
x a_n6950_3164# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n7496_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6757 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 a_n20737_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-20678 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT a_n18422_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-17971 y=-8418 sky130_fd_pr__nfet_01v8
x SEL2 VSS mux8_3.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-10198 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B a_7548_n21878# a_7644_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-21877 sky130_fd_pr__nfet_01v8
x B4 VDD a_n17677_n21025# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20670 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B VDD mux8_6.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-36190 sky130_fd_pr__pfet_01v8
x right_shifter_0.S5 mux8_7.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-27134 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_9.Y mux8_4.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-16791 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B 8bit_ADDER_0.C VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22255 y=661 sky130_fd_pr__pfet_01v8
x B3 VDD NOT8_0.S3 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7924 y=-17039 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C VDD mux8_3.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-13549 sky130_fd_pr__pfet_01v8
x a_n10081_1406# mux8_4.A0 a_n9901_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9546 y=2026 sky130_fd_pr__pfet_01v8
x Y5 a_15855_n19505# a_16143_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16305 y=-19504 sky130_fd_pr__pfet_01v8
x a_n11640_1406# a_n11460_2026# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-11201 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD 8bit_ADDER_0.C VDD s=13268,552 d=7062,280 l=30 w=214 x=-22543 y=661 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_1.NAND4F_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=6098 y=-792 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD a_n19774_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19611 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-19750 y=661 sky130_fd_pr__pfet_01v8
x B7 NOT8_0.S7 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7682 y=-18919 sky130_fd_pr__nfet_01v8
x a_n12347_n15041# a_n11276_n15299# XOR8_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14848 sky130_fd_pr__nfet_01v8
x A6 VDD a_n21363_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-20214 y=2026 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.C mux8_8.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-28798 sky130_fd_pr__pfet_01v8
x a_n8200_1380# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n8170_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7431 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD a_n6611_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6448 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.S2 a_10459_n11894# mux8_3.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-11893 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n17350# a_8592_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-17349 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_0.C a_10267_763# a_10363_763# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=763 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-9485 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_0.C a_10267_n17349# a_10363_n17349# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-17348 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A mux8_4.A0 a_n9325_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9162 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n31403# a_n11274_n31661# XOR8_0.S6 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31210 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_9.Y mux8_1.inv_0.A a_11865_n2775# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-2774 sky130_fd_pr__pfet_01v8
x A5 VSS a_n17466_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17111 y=1406 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A3 AND8_0.S3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21459 y=-19727 sky130_fd_pr__pfet_01v8
x a_n16663_1406# mux8_7.A0 a_n16483_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16128 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 a_n14155_n5154# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-14096 y=-5153 sky130_fd_pr__nfet_01v8
x a_n14005_n11709# VSS a_n13975_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13812 y=-11682 sky130_fd_pr__nfet_01v8
x a_n9155_n11709# a_n9125_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9058 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_2.D VDD mux8_6.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-13693 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B mux8_0.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=2897 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A2 VDD a_n17296_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-16147 y=-4533 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_4.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-18078 sky130_fd_pr__pfet_01v8
x VDD left_shifter_0.S0 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-14402 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 8bit_ADDER_0.S2 a_n6035_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6064 y=1406 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_0.C mux8_2.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-8921 sky130_fd_pr__pfet_01v8
x B1 VDD AND8_0.NOT8_0.A1 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24447 y=-16480 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D mux8_4.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-15214 sky130_fd_pr__pfet_01v8
x B7 a_2463_4914# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=2721 y=4914 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_0.Y VSS a_7173_4939# VSS s=24800,924 d=13200,466 l=30 w=400 x=7173 y=4909 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A0 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10210 y=-9163 sky130_fd_pr__pfet_01v8
x SEL0 mux8_5.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-19742 sky130_fd_pr__pfet_01v8
x A3 AND8_0.NOT8_0.A3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24427 y=-18524 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B VDD 8bit_ADDER_0.C VDD s=7062,280 d=7062,280 l=30 w=214 x=-22159 y=661 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B VDD mux8_1.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-4494 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_8.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-28310 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A3 VDD OR8_0.S3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15964 y=-19598 sky130_fd_pr__pfet_01v8
x right_shifter_0.S7 mux8_6.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-36190 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A 8bit_ADDER_0.C VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22447 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-19654 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B mux8_6.A1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18188 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B1 VDD a_n13975_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-14004 y=-4533 sky130_fd_pr__pfet_01v8
x OR8_0.S1 VDD mux8_2.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.Y mux8_2.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-6058 sky130_fd_pr__pfet_01v8
x B7 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23950_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23595 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-19942 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 a_n16690_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16623 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15971 y=-12427 sky130_fd_pr__pfet_01v8
x OR8_0.S6 a_8592_n30006# mux8_8.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-30005 sky130_fd_pr__nfet_01v8
x VSS VDD a_n9155_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-8006 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B VDD mux8_3.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-10686 sky130_fd_pr__pfet_01v8
x a_1707_4914# V_FLAG_0.XOR2_2.B a_1887_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=2241 y=5534 sky130_fd_pr__pfet_01v8
x A4 VDD a_n14751_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13820 y=2026 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.Y a_11290_1690# a_11386_1690# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=1690 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_10267_763# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=763 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-12776 y=-5898 sky130_fd_pr__pfet_01v8
x SEL2 mux8_2.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-8922 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_5.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-22606 sky130_fd_pr__pfet_01v8
x a_n13372_1406# mux8_5.A0 a_n13192_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12837 y=2026 sky130_fd_pr__pfet_01v8
x VSS a_10459_763# mux8_0.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=763 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_2.D VSS a_10267_n16422# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-16421 sky130_fd_pr__nfet_01v8
x a_n12347_n34023# XOR8_0.S7 a_n11276_n34281# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33926 sky130_fd_pr__nfet_01v8
x A5 AND8_0.NOT8_0.A5 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24394 y=-20918 sky130_fd_pr__pfet_01v8
x a_n3350_1380# 8bit_ADDER_0.S1 a_n3320_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-2773 y=2026 sky130_fd_pr__pfet_01v8
x a_n9305_n11683# a_n9125_n11683# mux8_4.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8866 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_2.D VSS a_8400_n20950# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-20949 sky130_fd_pr__nfet_01v8
x SEL3 a_n7496_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-7429 y=3810 sky130_fd_pr__pfet_01v8
x VSS VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20275 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_6.A1 a_10459_n34534# mux8_6.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-34533 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 a_n13975_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13908 y=-4533 sky130_fd_pr__pfet_01v8
x a_3313_4914# a_3493_4914# V_FLAG_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=3751 y=4914 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD a_n19028_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-17879 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_1.B2 a_n18422_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18451 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT a_n12605_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-12604 y=-12649 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_2.D VDD mux8_5.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-19742 sky130_fd_pr__pfet_01v8
x SEL1 mux8_8.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-28798 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A mux8_5.A0 a_n12616_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12453 y=1406 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_9.Y a_11865_n2775# mux8_1.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-2774 sky130_fd_pr__pfet_01v8
x B7 VDD a_n17677_n25225# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-25254 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D mux8_7.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-24270 sky130_fd_pr__pfet_01v8
x A5 a_n17677_n22425# OR8_0.NOT8_0.A5 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-21782 sky130_fd_pr__pfet_01v8
x mux8_5.A0 a_9528_n20950# mux8_5.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-20949 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT a_n19198_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-18747 y=1406 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C a_9336_n21878# a_9432_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-21877 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B mux8_6.A1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-17996 y=-12427 sky130_fd_pr__pfet_01v8
x a_n12345_n17857# a_n11274_n18115# XOR8_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17664 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.C mux8_4.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_1.Y a_11194_n17350# a_11290_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-17349 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n8170_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-8103 y=2026 sky130_fd_pr__pfet_01v8
x VSS a_n8549_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-8098 y=-8418 sky130_fd_pr__nfet_01v8
x A3 a_n22426_n9284# MULT_0.inv_13.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-22425 y=-9217 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VSS a_n21072_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-21071 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-15736 y=-4533 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_2.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-8921 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19846 y=661 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n30934# a_8592_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-30933 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_7.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-27134 sky130_fd_pr__pfet_01v8
x A1 a_n24162_n12548# MULT_0.NAND2_9.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-24161 y=-12481 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C a_10267_n30933# a_10363_n30933# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-30932 sky130_fd_pr__nfet_01v8
x a_n10714_n5180# a_n10684_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10041 y=-4533 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# a_n9125_n4534# MULT_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8482 y=-4533 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_10267_n8193# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-8192 sky130_fd_pr__nfet_01v8
x B5 a_n12345_n28794# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-29173 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_4.Y MULT_0.4bit_ADDER_0.A0 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23583 y=-4402 sky130_fd_pr__pfet_01v8
x A2 VDD MULT_0.NAND2_14.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-22596 y=-10967 sky130_fd_pr__pfet_01v8
x a_n14257_3190# a_n13501_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13242 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B0 a_n10864_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-10805 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n20814# a_n11274_n21072# XOR8_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20813 sky130_fd_pr__nfet_01v8
x a_n19028_n5180# MULT_0.4bit_ADDER_1.B2 a_n18998_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18259 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D mux8_4.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B a_9432_n12822# a_9528_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-12821 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_763# a_10459_763# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=763 sky130_fd_pr__nfet_01v8
x B4 a_n17677_n21025# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20766 sky130_fd_pr__pfet_01v8
x a_n18222_1406# a_n18042_2026# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17591 y=2026 sky130_fd_pr__pfet_01v8
x a_n24654_1380# VSS a_n24624_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-24461 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_8.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-31662 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B VDD mux8_6.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-33326 sky130_fd_pr__pfet_01v8
x Y7 buffer_0.inv_1.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=13378 y=-35928 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_11.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22501 y=-5730 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.Y VDD mux8_5.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-19742 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_14.Y VDD MULT_0.inv_14.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-21849 y=-10835 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-6089 y=661 sky130_fd_pr__pfet_01v8
x a_n14257_3190# a_n14077_3810# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-13818 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 mux8_1.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-888 sky130_fd_pr__pfet_01v8
x a_n4385_3190# a_n4205_3810# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-3754 y=3810 sky130_fd_pr__pfet_01v8
x B1 MULT_0.NAND2_10.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22117 y=-4438 sky130_fd_pr__pfet_01v8
x a_5017_4912# V_FLAG_0.XOR2_0.Y a_5197_5532# VDD s=18150,616 d=18150,616 l=30 w=550 x=5551 y=5532 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_2.Y a_11290_n30006# a_11386_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-30005 sky130_fd_pr__nfet_01v8
x SEL2 mux8_4.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-18078 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_3.Y a_11194_n7266# a_11290_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-7265 sky130_fd_pr__nfet_01v8
x AND8_0.S5 a_7644_n25478# mux8_7.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-25477 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n7266# a_8592_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-7265 sky130_fd_pr__nfet_01v8
x A0 VSS a_n24162_n11256# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-11285 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VSS a_n9931_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-8782 y=1406 sky130_fd_pr__nfet_01v8
x VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n19981_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20010 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT a_n11840_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11389 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A MULT_0.4bit_ADDER_2.B3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18380 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y a_n17266_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-16431 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_8.Y VDD a_11865_1753# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=1753 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C mux8_7.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-24270 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_0.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=33 sky130_fd_pr__pfet_01v8
x a_n12345_n23105# a_n11274_n23651# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23584 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.D mux8_0.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=2897 sky130_fd_pr__pfet_01v8
x a_n20587_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n20557_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19818 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n31403# XOR8_0.S6 a_n11274_n31661# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-31306 sky130_fd_pr__nfet_01v8
x a_n20839_3190# a_n20659_3810# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-20208 y=3810 sky130_fd_pr__pfet_01v8
x a_n12446_n5180# a_n12416_n4534# MULT_0.4bit_ADDER_1.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11773 y=-4533 sky130_fd_pr__pfet_01v8
x a_n12596_n11683# mux8_5.A1 a_n12416_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12061 y=-11062 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_6.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-36190 sky130_fd_pr__pfet_01v8
x A7 VDD a_n24654_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-23505 y=2026 sky130_fd_pr__pfet_01v8
x B6 NOT8_0.S6 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8034 y=-18439 sky130_fd_pr__pfet_01v8
x a_n1768_1406# a_n1588_2026# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-1329 y=2026 sky130_fd_pr__pfet_01v8
x a_n15887_n11683# a_n15707_n11063# mux8_7.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15448 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n18422_n11683# mux8_8.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18355 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_0.C mux8_3.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-10686 sky130_fd_pr__pfet_01v8
x B1 AND8_0.NOT8_0.A1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24447 y=-16576 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.B VSS a_4069_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=4423 y=4914 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D mux8_7.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-24270 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT a_n19187_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-19186 y=-9385 sky130_fd_pr__nfet_01v8
x SEL2 mux8_5.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-22606 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n21878# a_7548_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-21877 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_0.C mux8_0.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=34 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_0.inv_1.A right_shifter_0.S1 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-15669 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 a_n20557_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-19530 y=-7798 sky130_fd_pr__pfet_01v8
x right_shifter_0.S5 VDD mux8_7.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-27134 sky130_fd_pr__pfet_01v8
x a_n13222_1380# a_n13192_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13125 y=1406 sky130_fd_pr__nfet_01v8
x a_n11640_1406# a_n11460_1406# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-11009 y=1406 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_8.Y VSS mux8_4.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-16791 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_6.Y mux8_2.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-8922 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_0.Y VDD V_FLAG_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=7193 y=5227 sky130_fd_pr__pfet_01v8
x a_n19954_1406# mux8_8.A0 a_n19774_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19419 y=1406 sky130_fd_pr__nfet_01v8
x a_n17446_n5154# a_n17266_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17007 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 a_n19981_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-19722 y=-8418 sky130_fd_pr__nfet_01v8
x right_shifter_0.S1 VDD mux8_2.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D VSS a_7452_n2838# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-2837 sky130_fd_pr__nfet_01v8
x Y5 a_16143_n19505# a_15855_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16209 y=-19504 sky130_fd_pr__pfet_01v8
x a_n3500_1406# a_n3320_1406# 8bit_ADDER_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-3061 y=1406 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_1.Y a_11194_n30934# a_11290_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-30933 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 VSS a_n19981_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19626 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.inv_9.Y a_n13399_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-12948 y=-11682 sky130_fd_pr__nfet_01v8
x AND8_0.S3 mux8_4.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B mux8_3.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-13550 sky130_fd_pr__pfet_01v8
x A2 VSS a_n7594_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7239 y=1406 sky130_fd_pr__nfet_01v8
x B1 VDD MULT_0.NAND2_11.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-22597 y=-5730 sky130_fd_pr__pfet_01v8
x B3 a_n12345_n23393# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11273 y=-23772 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A4 VDD AND8_0.S4 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21363 y=-20207 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_1.Y MULT_0.4bit_ADDER_0.B1 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21607 y=-2590 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.C VDD mux8_8.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-28798 sky130_fd_pr__pfet_01v8
x a_n19028_n5180# a_n18998_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18931 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15779 y=-5898 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n11894# a_10459_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-11893 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-16067 y=-12427 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n17350# a_8496_n17350# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-17349 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_10267_n17349# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-17348 sky130_fd_pr__nfet_01v8
x SEL3 a_n20659_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-20592 y=3190 sky130_fd_pr__nfet_01v8
x a_n9155_n8445# MULT_0.S2 a_n9125_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8386 y=-7798 sky130_fd_pr__pfet_01v8
x a_n17296_n5180# VSS a_n17266_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-17295 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10108_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10137 y=-8418 sky130_fd_pr__nfet_01v8
x B4 VDD NOT8_0.S4 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8116 y=-17519 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 a_n10684_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-9657 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A MULT_0.S2 a_n8549_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8578 y=-8418 sky130_fd_pr__nfet_01v8
x A1 MULT_0.inv_7.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-8995 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 VSS a_n17005_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-17004 y=-9481 sky130_fd_pr__nfet_01v8
x a_n14155_n11683# a_n13975_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13716 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_9336_n3766# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-3765 sky130_fd_pr__nfet_01v8
x A0 VDD MULT_0.NAND2_4.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-4438 sky130_fd_pr__pfet_01v8
x MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13597 y=-12427 sky130_fd_pr__pfet_01v8
x SEL2 mux8_4.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-18078 sky130_fd_pr__pfet_01v8
x B1 a_n22426_n4727# MULT_0.NAND2_10.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-22425 y=-4660 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8315 y=-9163 sky130_fd_pr__pfet_01v8
x A5 OR8_0.NOT8_0.A5 a_n17677_n22425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-21878 sky130_fd_pr__pfet_01v8
x B4 right_shifter_0.buffer_4.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-17686 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B0 VDD a_n10684_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10521 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8962 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VDD mux8_4.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C a_10267_n3765# a_10363_n3765# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-3764 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_11.Y VDD MULT_0.4bit_ADDER_0.A3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-21851 y=-5598 sky130_fd_pr__pfet_01v8
x B2 VDD MULT_0.inv_13.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-22405 y=-8995 sky130_fd_pr__pfet_01v8
x VDD right_shifter_0.S7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-20583 sky130_fd_pr__pfet_01v8
x mux8_6.A0 a_5197_5532# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=6223 y=5532 sky130_fd_pr__pfet_01v8
x A1 VDD a_n4879_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3948 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 mux8_8.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-31662 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.C mux8_6.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-11894 y=-5898 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A3 OR8_0.S3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15868 y=-19598 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A1 VDD AND8_0.S1 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21362 y=-18747 sky130_fd_pr__pfet_01v8
x a_n19178_n5154# a_n18998_n4534# MULT_0.4bit_ADDER_1.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18739 y=-4533 sky130_fd_pr__pfet_01v8
x right_shifter_0.S7 VDD mux8_6.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-36190 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D mux8_0.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=2897 sky130_fd_pr__pfet_01v8
x A6 a_n21072_373# 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-21071 y=439 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD a_n12446_n11709# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-11297 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n23393# a_n11274_n23651# XOR8_0.S3 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-23200 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_4.inv_1.A right_shifter_0.S3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-17307 sky130_fd_pr__pfet_01v8
x a_n19028_n11709# a_n18998_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18931 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A1 VDD a_n13975_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13044 y=-4533 sky130_fd_pr__pfet_01v8
x B3 VSS a_n24162_n12548# VSS s=24800,924 d=13200,466 l=30 w=400 x=-24161 y=-12577 sky130_fd_pr__nfet_01v8
x A3 OR8_0.NOT8_0.A3 a_n17677_n19625# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19078 sky130_fd_pr__pfet_01v8
x a_1857_4888# VSS a_1887_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=2049 y=4914 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A mux8_7.A0 a_n15907_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15744 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.inv_8.Y VSS a_n10108_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9753 y=-11682 sky130_fd_pr__nfet_01v8
x AND8_0.S5 mux8_7.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-24270 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15875 y=-12427 sky130_fd_pr__pfet_01v8
x a_n12345_n20526# VSS a_n11274_n21072# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20909 sky130_fd_pr__nfet_01v8
x B5 VDD a_n16822_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-16249 y=3810 sky130_fd_pr__pfet_01v8
x a_n23095_1380# mux8_6.A0 a_n23065_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-22518 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n3500_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-3441 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VSS a_n6035_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-5680 y=1406 sky130_fd_pr__nfet_01v8
x VSS VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-9101 y=-12427 sky130_fd_pr__pfet_01v8
x right_shifter_0.S1 a_8592_n8194# mux8_2.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-8193 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_6.Y a_11290_n8194# a_11386_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-8193 sky130_fd_pr__nfet_01v8
x SEL2 mux8_5.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VSS a_8400_n16422# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-16421 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B3 a_n20737_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-20678 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12446_n8445# MULT_0.4bit_ADDER_2.B0 a_n12416_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11677 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_6.Y mux8_7.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-27134 sky130_fd_pr__pfet_01v8
x B4 VDD NOT8_0.S4 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7924 y=-17519 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n34534# a_10459_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-34533 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A1 a_n13975_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12948 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_2.B0 a_n11840_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11869 y=-8418 sky130_fd_pr__nfet_01v8
x a_n17548_3190# a_n16792_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-16533 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n19178_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-19119 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11606 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_4.A0 a_9528_n16422# mux8_4.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-16421 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VDD a_n11460_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-11489 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VSS a_n22489_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-22134 y=1406 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D VDD mux8_7.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D mux8_1.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.inv_12.A VDD MULT_0.4bit_ADDER_1.A2 VDD s=7062,280 d=7062,280 l=30 w=214 x=-21849 y=-7571 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_9336_n21878# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-21877 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B a_9432_n20950# a_9528_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-20949 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_n10786_3810# VDD s=17050,612 d=18150,616 l=30 w=550 x=-10815 y=3810 sky130_fd_pr__pfet_01v8
x B6 right_shifter_0.buffer_2.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-19324 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_0.C VDD mux8_4.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 a_n10864_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-10805 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_7.Y VSS a_11194_n17350# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-17349 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD a_n15707_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14776 y=-4533 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_2.inv_1.A VDD left_shifter_0.S7 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-20149 sky130_fd_pr__pfet_01v8
x SEL3 a_547_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=997 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 a_8400_n30934# a_8496_n30934# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-30933 sky130_fd_pr__nfet_01v8
x left_shifter_0.S3 mux8_4.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14801 y=-5898 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_10267_n30933# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-30932 sky130_fd_pr__nfet_01v8
x mux8_4.A0 VDD mux8_4.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-15214 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n3766# a_7548_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-3765 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11510 y=-12427 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_0.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=33 sky130_fd_pr__pfet_01v8
x mux8_8.A1 VDD mux8_8.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-28798 sky130_fd_pr__pfet_01v8
x A0 OR8_0.NOT8_0.A0 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-14974 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n9901_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9834 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n17466_1406# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-17399 y=1406 sky130_fd_pr__nfet_01v8
x A0 a_n1588_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-753 y=2026 sky130_fd_pr__pfet_01v8
x a_n9155_n8445# VSS a_n9125_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-9154 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B2 a_n17446_n11683# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-17387 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_9.Y mux8_8.inv_0.A a_11865_n29943# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-29942 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_8.Y a_11865_n16359# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=12123 y=-16358 sky130_fd_pr__pfet_01v8
x SEL2 mux8_8.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-31662 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# a_n9125_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9058 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 mux8_6.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-33326 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n2838# a_10459_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-2837 sky130_fd_pr__nfet_01v8
x A3 a_n22426_n6019# MULT_0.NAND2_11.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-22425 y=-5952 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_6.Y mux8_6.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-36190 sky130_fd_pr__pfet_01v8
x A6 a_n12314_n31661# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-30634 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_0.inv_1.A VDD right_shifter_0.S1 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-15669 sky130_fd_pr__pfet_01v8
x a_5167_4886# VSS a_5197_4912# VSS s=4290,196 d=4290,196 l=30 w=130 x=5359 y=4912 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B3 a_n20557_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-20490 y=-7798 sky130_fd_pr__pfet_01v8
x a_n12347_n14753# a_n11276_n15299# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-15232 sky130_fd_pr__nfet_01v8
x a_n10081_1406# a_n9901_1406# mux8_4.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-9450 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 mux8_2.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-5124 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_5.Y MULT_0.4bit_ADDER_0.A1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23585 y=-5502 sky130_fd_pr__pfet_01v8
x a_n10864_n8419# a_n10684_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10425 y=-7798 sky130_fd_pr__pfet_01v8
x a_n9305_n8419# a_n9125_n7799# MULT_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8866 y=-7798 sky130_fd_pr__pfet_01v8
x left_shifter_0.S4 mux8_5.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-22606 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_4.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-18078 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B a_7548_n25478# a_7644_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-25477 sky130_fd_pr__nfet_01v8
x VSS a_n9314_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-9313 y=-12649 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18772 y=661 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_0.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-24384 y=-2626 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# VSS a_n20557_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-20586 y=-5153 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_2.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-6058 sky130_fd_pr__pfet_01v8
x a_n10714_n8445# a_n10684_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-10617 y=-8418 sky130_fd_pr__nfet_01v8
x B2 VDD left_shifter_0.buffer_0.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-16494 sky130_fd_pr__pfet_01v8
x mux8_1.inv_0.A Y0 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-2714 sky130_fd_pr__pfet_01v8
x a_n16513_1380# a_n16483_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-16416 y=1406 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_4.B mux8_1.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-1630 sky130_fd_pr__pfet_01v8
x SEL0 mux8_2.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-5124 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VSS a_n15737_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-14588 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.inv_14.Y VDD a_n17266_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16335 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C VDD mux8_7.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-24270 sky130_fd_pr__pfet_01v8
x a_n21513_1406# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n21333_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20978 y=1406 sky130_fd_pr__nfet_01v8
x a_n6791_1406# a_n6611_1406# 8bit_ADDER_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-6352 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4303_1406# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-4236 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n26161# XOR8_0.S4 a_n11274_n26419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-26064 sky130_fd_pr__nfet_01v8
x mux8_7.inv_0.A VDD Y5 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-25450 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12392 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12253 y=-7798 sky130_fd_pr__pfet_01v8
x SEL1 mux8_5.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-18808 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_8.Y a_11865_n16359# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=-16358 sky130_fd_pr__pfet_01v8
x a_n368_3164# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n338_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-175 y=3190 sky130_fd_pr__nfet_01v8
x mux8_7.A0 VDD mux8_7.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-24270 sky130_fd_pr__pfet_01v8
x A2 VSS a_n22426_n4727# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22425 y=-4756 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-17080 y=-5898 sky130_fd_pr__pfet_01v8
x A2 VDD MULT_0.inv_12.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-22404 y=-7703 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C VDD mux8_3.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A mux8_8.A1 a_n18422_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18259 y=-11682 sky130_fd_pr__nfet_01v8
x SEL3 VSS a_n17368_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17205 y=3190 sky130_fd_pr__nfet_01v8
x a_n14155_n5154# a_n13975_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13524 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B VDD mux8_2.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.Y VDD mux8_2.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-6058 sky130_fd_pr__pfet_01v8
x a_n12446_n8445# VSS a_n12416_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-12445 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-13789 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_3.inv_0.A VSS Y2 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-12216 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n9305_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-9246 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 a_n23950_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-23883 y=3190 sky130_fd_pr__nfet_01v8
x B2 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n7496_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7141 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VSS a_n6800_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-6799 y=343 sky130_fd_pr__nfet_01v8
x a_n12446_n5180# a_n12416_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-12349 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-14897 y=-5898 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_5.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-22606 sky130_fd_pr__pfet_01v8
x B0 a_n12347_n15041# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-11275 y=-15420 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.B2 VDD a_n17266_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17103 y=-11062 sky130_fd_pr__pfet_01v8
x AND8_0.S6 a_7644_n30006# mux8_8.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-30005 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_0.inv_1.A VDD right_shifter_0.S1 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-15669 sky130_fd_pr__pfet_01v8
x NOT8_0.S2 a_10459_n12821# mux8_3.NAND4F_7.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-12820 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n19954_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-19895 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 mux8_7.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-27134 sky130_fd_pr__pfet_01v8
x A6 a_n21333_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-20498 y=2026 sky130_fd_pr__pfet_01v8
x VDD VDD right_shifter_0.S7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-20583 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_5.Y a_11386_n3766# mux8_1.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-3765 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B a_n11723_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-11722 y=-12649 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.D VDD mux8_1.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 a_n13714_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-13713 y=-6120 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_7.Y VSS a_11194_n30934# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-30933 sky130_fd_pr__nfet_01v8
x B3 VDD a_n17677_n19625# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19462 sky130_fd_pr__pfet_01v8
x B5 left_shifter_0.buffer_3.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-18937 sky130_fd_pr__nfet_01v8
x A1 a_n17677_n16825# OR8_0.NOT8_0.A1 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-15990 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B VDD mux8_3.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-13550 sky130_fd_pr__pfet_01v8
x AND8_0.S3 VDD mux8_4.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-15214 sky130_fd_pr__pfet_01v8
x a_n15887_n5154# MULT_0.4bit_ADDER_1.B1 a_n15707_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15352 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-16984 y=-5898 sky130_fd_pr__pfet_01v8
x a_n19028_n11709# VSS a_n18998_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-19027 y=-11682 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_4.inv_1.A VDD right_shifter_0.S3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-17307 sky130_fd_pr__pfet_01v8
x left_shifter_0.S6 mux8_8.NAND4F_5.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-31662 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-18964 y=661 sky130_fd_pr__pfet_01v8
x B1 NOT8_0.S1 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7669 y=-16059 sky130_fd_pr__nfet_01v8
x SEL0 a_8496_n11894# a_8592_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-11893 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT a_n18422_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-17971 y=-5153 sky130_fd_pr__nfet_01v8
x B3 VDD MULT_0.NAND2_15.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-22596 y=-12259 sky130_fd_pr__pfet_01v8
x a_n12347_n33735# VSS a_n11276_n34281# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11275 y=-34310 sky130_fd_pr__nfet_01v8
x B5 AND8_0.NOT8_0.A5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24394 y=-21302 sky130_fd_pr__pfet_01v8
x a_n12446_n11709# a_n12416_n11063# mux8_5.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11773 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT a_n15131_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-14680 y=-11682 sky130_fd_pr__nfet_01v8
x B4 VDD left_shifter_0.buffer_4.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-18132 sky130_fd_pr__pfet_01v8
x a_n13372_1406# a_n13192_1406# mux8_5.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-12741 y=1406 sky130_fd_pr__nfet_01v8
x A3 a_n10884_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-10625 y=1406 sky130_fd_pr__nfet_01v8
x a_n10864_n11683# a_n10684_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10233 y=-11682 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A4 VDD OR8_0.S4 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15772 y=-20078 sky130_fd_pr__pfet_01v8
x XOR8_0.S3 VDD mux8_4.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-18078 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VSS a_n16672_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-16671 y=343 sky130_fd_pr__nfet_01v8
x SEL1 mux8_8.NAND4F_0.C VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6098 y=-27864 sky130_fd_pr__pfet_01v8
x A0 a_n17677_n15425# OR8_0.NOT8_0.A0 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-14974 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n6791_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-6732 y=2026 sky130_fd_pr__pfet_01v8
x a_n17446_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n17266_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16911 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n12596_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12537 y=-7798 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_7.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-27134 sky130_fd_pr__pfet_01v8
x NOT8_0.S5 VDD mux8_7.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-27133 sky130_fd_pr__pfet_01v8
x mux8_5.inv_0.A VSS Y4 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-21272 sky130_fd_pr__nfet_01v8
x a_n10966_3190# a_n10210_3190# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-9759 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.inv_12.A MULT_0.4bit_ADDER_1.A2 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21849 y=-7667 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_8.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-31662 sky130_fd_pr__pfet_01v8
x VDD VDD right_shifter_0.S7 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-20583 sky130_fd_pr__pfet_01v8
x a_n13531_3164# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n13501_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13530 y=3190 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C VDD mux8_6.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-19358 y=-5898 sky130_fd_pr__pfet_01v8
x A7 a_n12316_n34281# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12315 y=-33254 sky130_fd_pr__pfet_01v8
x SEL0 mux8_6.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-36190 sky130_fd_pr__pfet_01v8
x a_n20839_3190# a_n20083_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-19824 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT VDD a_n13192_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12261 y=2026 sky130_fd_pr__pfet_01v8
x a_n19028_n11709# VSS a_n18998_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18835 y=-11682 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_4.inv_1.A VDD right_shifter_0.S3 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-17307 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-12392 y=-12427 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n29_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=37 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-18868 y=661 sky130_fd_pr__pfet_01v8
x a_n24130_3190# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23950_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23595 y=3810 sky130_fd_pr__pfet_01v8
x AND8_0.S5 VDD mux8_7.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-24270 sky130_fd_pr__pfet_01v8
x MULT_0.inv_8.Y a_n10108_n11683# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-9657 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15779 y=-12427 sky130_fd_pr__pfet_01v8
x XOR8_0.S4 VDD mux8_5.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-22606 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-20134 y=661 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_0.C a_9336_n25478# a_9432_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-25477 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_4.B mux8_1.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-4494 sky130_fd_pr__pfet_01v8
x MULT_0.inv_7.A MULT_0.4bit_ADDER_1.A1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23582 y=-8767 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_8.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-28798 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A5 OR8_0.S5 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15518 y=-20538 sky130_fd_pr__nfet_01v8
x VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-9005 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_5.Y a_11386_n12822# mux8_3.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-12821 sky130_fd_pr__nfet_01v8
x A5 a_n12314_n29052# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-28025 sky130_fd_pr__pfet_01v8
x SEL2 mux8_5.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-18808 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C VDD mux8_1.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-4493 sky130_fd_pr__pfet_01v8
x OR8_0.S1 mux8_2.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-6058 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n34534# a_8592_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-34533 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_6.Y VDD mux8_7.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-27134 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_0.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=3385 sky130_fd_pr__nfet_01v8
x a_n14931_1406# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14751_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14396 y=1406 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_0.C VDD mux8_0.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=2897 sky130_fd_pr__pfet_01v8
x A3 a_n24213_n2915# MULT_0.NAND2_0.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-24212 y=-2848 sky130_fd_pr__nfet_01v8
x a_n12347_n14753# VSS a_n11276_n15299# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11275 y=-15328 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_9.Y a_11865_1753# mux8_0.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=1753 sky130_fd_pr__pfet_01v8
x a_n14005_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13975_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13428 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_8.A0 mux8_8.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-28798 sky130_fd_pr__pfet_01v8
x buffer_0.inv_1.A S VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=13378 y=-36307 sky130_fd_pr__pfet_01v8
x MULT_0.S2 VDD mux8_3.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-10686 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VSS a_7452_n7266# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-7265 sky130_fd_pr__nfet_01v8
x B5 VDD left_shifter_0.buffer_3.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-18951 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B a_9432_n16422# a_9528_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-16421 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_2.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-8922 sky130_fd_pr__pfet_01v8
x A2 VDD a_n12314_n21072# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20141 sky130_fd_pr__pfet_01v8
x MULT_0.SO mux8_1.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_9.Y mux8_3.inv_0.A a_11865_n11831# VDD s=8448,322 d=8448,322 l=30 w=256 x=12411 y=-11830 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_6.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-36190 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_9.Y a_11865_n20887# mux8_5.inv_0.A VDD s=8448,322 d=15872,636 l=30 w=256 x=12699 y=-20886 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_3.Y a_11194_n11894# a_11290_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-11893 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_4.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-15214 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD a_n1588_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-1617 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-21051 y=661 sky130_fd_pr__pfet_01v8
x VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20371 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.inv_6.A VDD MULT_0.4bit_ADDER_1.A0 VDD s=7062,280 d=7062,280 l=30 w=214 x=-23583 y=-7571 sky130_fd_pr__pfet_01v8
x mux8_7.inv_0.A Y5 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=12923 y=-25546 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10306 y=-5898 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_1.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-4494 sky130_fd_pr__pfet_01v8
x a_n15887_n8419# a_n15707_n7799# MULT_0.4bit_ADDER_2.B1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15256 y=-7798 sky130_fd_pr__pfet_01v8
x B4 AND8_0.NOT8_0.A4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24425 y=-20102 sky130_fd_pr__pfet_01v8
x left_shifter_0.S3 VDD mux8_4.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-18078 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_0.inv_1.A VDD left_shifter_0.S3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-16873 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20038 y=661 sky130_fd_pr__pfet_01v8
x a_n12347_n14753# XOR8_0.S0 a_n12316_n15299# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14560 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C mux8_3.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-13550 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B mux8_4.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-15214 sky130_fd_pr__pfet_01v8
x B4 a_n14077_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13242 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_1.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-1142 sky130_fd_pr__nfet_01v8
x a_n17296_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n17266_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16527 y=-4533 sky130_fd_pr__pfet_01v8
x a_n15887_n8419# a_n15707_n8419# MULT_0.4bit_ADDER_2.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15448 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_4.B VDD mux8_2.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-8922 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_7.Y VDD mux8_2.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-8922 sky130_fd_pr__pfet_01v8
x SEL0 mux8_8.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-28798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-11414 y=-12427 sky130_fd_pr__pfet_01v8
x V_FLAG_0.XOR2_2.Y V_FLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=7481 y=5227 sky130_fd_pr__pfet_01v8
x a_n19804_1380# a_n19774_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-19707 y=1406 sky130_fd_pr__nfet_01v8
x XOR8_0.S6 VDD mux8_8.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-31662 sky130_fd_pr__pfet_01v8
x a_n1768_1406# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1588_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-1233 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VSS a_n17781_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-17780 y=343 sky130_fd_pr__nfet_01v8
x Y7 a_16431_n19505# ZFLAG_0.nor4_1.Y VDD s=28248,922 d=53072,1836 l=30 w=856 x=16881 y=-19504 sky130_fd_pr__pfet_01v8
x B3 VDD AND8_0.NOT8_0.A3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24427 y=-19004 sky130_fd_pr__pfet_01v8
x SEL0 mux8_1.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.Y VDD mux8_1.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-1630 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_9336_n8194# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-8193 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-15185 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_9.Y a_11865_n29943# mux8_8.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-29942 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n7594_1406# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-7527 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT a_n6800_373# 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-6799 y=439 sky130_fd_pr__nfet_01v8
x VSS VSS a_n8549_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8194 y=-8418 sky130_fd_pr__nfet_01v8
x a_n12345_n28794# a_n12314_n29052# XOR8_0.S5 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28793 sky130_fd_pr__pfet_01v8
x A5 AND8_0.NOT8_0.A5 a_n23959_n21227# VSS s=24800,924 d=13200,466 l=30 w=400 x=-23988 y=-21226 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_8.Y VDD a_11865_n16359# VDD s=8448,322 d=8448,322 l=30 w=256 x=12027 y=-16358 sky130_fd_pr__pfet_01v8
x SEL0 mux8_2.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-8921 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD a_n6641_1380# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-5492 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_1.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-1142 sky130_fd_pr__nfet_01v8
x VSS a_n8549_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-8098 y=-5153 sky130_fd_pr__nfet_01v8
x SEL2 mux8_8.NAND4F_2.D VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=5658 y=-27864 sky130_fd_pr__pfet_01v8
x A4 a_n12314_n26419# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-25392 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C a_10267_n8193# a_10363_n8193# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-8192 sky130_fd_pr__nfet_01v8
x B3 left_shifter_0.buffer_5.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-17299 sky130_fd_pr__nfet_01v8
x a_3463_4888# V_FLAG_0.XOR2_2.Y a_3493_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=4231 y=5534 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_6.Y VDD mux8_6.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-36190 sky130_fd_pr__pfet_01v8
x a_n59_1380# 8bit_ADDER_0.S0 a_n29_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=709 y=2026 sky130_fd_pr__pfet_01v8
x B3 a_n17677_n19625# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-19558 sky130_fd_pr__pfet_01v8
x a_n1094_3190# a_n338_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-79 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 VSS a_n13714_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-13713 y=-6216 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n15887_n11683# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-15828 y=-11062 sky130_fd_pr__pfet_01v8
x a_n19028_n5180# a_n18998_n4534# MULT_0.4bit_ADDER_1.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18355 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-19987 y=-5898 sky130_fd_pr__pfet_01v8
x B2 right_shifter_0.buffer_0.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-16048 sky130_fd_pr__pfet_01v8
x left_shifter_0.S4 VDD mux8_5.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-22606 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_6.inv_1.A right_shifter_0.C VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-14031 sky130_fd_pr__pfet_01v8
x a_n19804_1380# mux8_8.A0 a_n19774_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19227 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-9389 y=-9163 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n25478# a_7548_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-25477 sky130_fd_pr__nfet_01v8
x B2 left_shifter_0.buffer_0.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-16494 sky130_fd_pr__pfet_01v8
x mux8_6.A1 VDD mux8_6.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-33326 sky130_fd_pr__pfet_01v8
x A7 a_n24624_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-23789 y=2026 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_3.Y mux8_8.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-28798 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_7.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-24270 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-21243 y=661 sky130_fd_pr__pfet_01v8
x A1 MULT_0.NAND2_2.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20329 y=-2626 sky130_fd_pr__pfet_01v8
x VSS VDD a_n9155_n5180# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-8006 y=-4533 sky130_fd_pr__pfet_01v8
x A0 MULT_0.NAND2_3.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18377 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y a_n17266_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-16239 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 VDD a_n17296_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-16147 y=-7798 sky130_fd_pr__pfet_01v8
x A3 a_n12314_n23651# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-22624 sky130_fd_pr__pfet_01v8
x a_n209_1406# 8bit_ADDER_0.S0 a_n29_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=325 y=1406 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_3.Y a_11194_n34534# a_11290_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-34533 sky130_fd_pr__nfet_01v8
x SEL2 mux8_0.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=3639 sky130_fd_pr__pfet_01v8
x B1 VDD MULT_0.NAND2_10.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-22213 y=-4438 sky130_fd_pr__pfet_01v8
x B2 MULT_0.inv_6.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-7703 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_3.Y VDD mux8_0.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT a_n16672_373# 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-16671 y=439 sky130_fd_pr__nfet_01v8
x B0 AND8_0.NOT8_0.A0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24448 y=-15391 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14993 y=-12427 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_0.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=2897 sky130_fd_pr__pfet_01v8
x VSS a_n9314_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-9313 y=-6120 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_4.B mux8_7.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-24270 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_4.inv_1.A VDD left_shifter_0.S5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-18511 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_8.Y VDD a_11865_n16359# VDD s=15872,636 d=8448,322 l=30 w=256 x=11835 y=-16358 sky130_fd_pr__pfet_01v8
x B5 VDD a_n17677_n22425# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-22262 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VSS a_n11840_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11485 y=-8418 sky130_fd_pr__nfet_01v8
x A6 OR8_0.NOT8_0.A6 VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=-17187 y=-23374 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.D mux8_0.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=2897 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 a_n20557_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-20490 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n17569# VSS a_n11274_n18115# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-18144 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B1 VDD a_n13975_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-14004 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT a_n11840_n5154# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11389 y=-5153 sky130_fd_pr__nfet_01v8
x right_shifter_0.S2 a_8592_n12822# mux8_3.NAND4F_6.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-12821 sky130_fd_pr__nfet_01v8
x a_1707_4914# a_1887_4914# V_FLAG_0.XOR2_2.B VSS s=4290,196 d=4290,196 l=30 w=130 x=2337 y=4914 sky130_fd_pr__nfet_01v8
x A4 a_n14175_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-13916 y=1406 sky130_fd_pr__nfet_01v8
x a_n17446_n11683# a_n17266_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17007 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B a_7548_n30006# a_7644_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-30005 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n12821# a_10459_n12821# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-12820 sky130_fd_pr__nfet_01v8
x a_n23245_1406# a_n23065_2026# mux8_6.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-22806 y=2026 sky130_fd_pr__pfet_01v8
x A1 a_n4303_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-3852 y=1406 sky130_fd_pr__nfet_01v8
x B2 VDD MULT_0.inv_6.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-7703 sky130_fd_pr__pfet_01v8
x a_n3500_1406# a_n3320_1406# 8bit_ADDER_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-2869 y=1406 sky130_fd_pr__nfet_01v8
x SEL3 a_n14257_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-14198 y=3190 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_9.Y mux8_4.inv_0.A a_11865_n16359# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=-16358 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-13550 sky130_fd_pr__pfet_01v8
x left_shifter_0.S6 VDD mux8_8.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-31662 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_4.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-18078 sky130_fd_pr__pfet_01v8
x SEL2 mux8_4.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-18077 sky130_fd_pr__pfet_01v8
x a_n16822_3164# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n16792_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16821 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21147 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 a_n13975_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13908 y=-7798 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n8194# a_7548_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-8193 sky130_fd_pr__nfet_01v8
x SEL1 a_8400_n11894# a_8496_n11894# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-11893 sky130_fd_pr__nfet_01v8
x SEL2 mux8_0.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=33 sky130_fd_pr__pfet_01v8
x A1 a_n12314_n18115# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12313 y=-17088 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 VDD a_n17266_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17103 y=-4533 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_2.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-5570 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD a_n19028_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-17879 y=-7798 sky130_fd_pr__pfet_01v8
x right_shifter_0.S1 mux8_2.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-8922 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A7 AND8_0.S7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-21471 y=-21607 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD a_n16483_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15552 y=2026 sky130_fd_pr__pfet_01v8
x A6 a_n20757_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-20306 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-6491 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-20179 y=-9163 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n22489_1406# mux8_6.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-22422 y=1406 sky130_fd_pr__nfet_01v8
x a_n12446_n11709# mux8_5.A1 a_n12416_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11677 y=-11062 sky130_fd_pr__pfet_01v8
x B4 left_shifter_0.buffer_4.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-18132 sky130_fd_pr__pfet_01v8
x a_n3659_3164# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n3629_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-3658 y=3190 sky130_fd_pr__nfet_01v8
x SEL3 a_n20659_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-20592 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 a_n19981_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-19722 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD MULT_0.4bit_ADDER_1.B3 VDD s=13268,552 d=7062,280 l=30 w=214 x=-18476 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10108_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10137 y=-11682 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD a_n3320_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-2389 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 VSS mux8_2.NAND4F_4.B VSS s=11600,516 d=11600,516 l=30 w=200 x=6538 y=-5570 sky130_fd_pr__nfet_01v8
x SEL0 a_10363_n7266# a_10459_n7266# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-7265 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_4.B mux8_4.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-18078 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT a_n12605_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-12604 y=-6120 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-15875 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VSS a_n15014_n9452# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15013 y=-9481 sky130_fd_pr__nfet_01v8
x SEL0 mux8_1.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_6.Y VDD mux8_1.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-4494 sky130_fd_pr__pfet_01v8
x A2 a_n12314_n21072# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20237 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-22945 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD a_n15707_n7799# VDD s=17050,612 d=18150,616 l=30 w=550 x=-15736 y=-7798 sky130_fd_pr__pfet_01v8
x a_n17446_n11683# a_n17266_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16815 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y a_n19981_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-19722 y=-11682 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_7.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=-23432 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C VDD mux8_0.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=34 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_3.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-10686 sky130_fd_pr__pfet_01v8
x a_n23404_3164# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23374_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23211 y=3190 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_0.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=33 sky130_fd_pr__pfet_01v8
x SEL0 mux8_7.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-27133 sky130_fd_pr__pfet_01v8
x a_n11490_1380# a_n11460_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11393 y=1406 sky130_fd_pr__nfet_01v8
x SEL3 a_n1094_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-1035 y=3190 sky130_fd_pr__nfet_01v8
x a_n10714_n8445# a_n10684_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-10041 y=-7798 sky130_fd_pr__pfet_01v8
x a_n9155_n8445# a_n9125_n7799# MULT_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8482 y=-7798 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_5.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-22606 sky130_fd_pr__pfet_01v8
x a_n18222_1406# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n18042_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17687 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.inv_6.A MULT_0.4bit_ADDER_1.A0 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23583 y=-7667 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.Y a_11386_n20950# mux8_5.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-20949 sky130_fd_pr__nfet_01v8
x mux8_2.inv_0.A Y1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=12923 y=-7142 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD a_n12416_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12445 y=-11062 sky130_fd_pr__pfet_01v8
x a_n15887_n11683# mux8_7.A1 a_n15707_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15352 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 mux8_5.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-22605 sky130_fd_pr__pfet_01v8
x a_n10864_n8419# a_n10684_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10233 y=-8418 sky130_fd_pr__nfet_01v8
x a_n9305_n8419# a_n9125_n8419# MULT_0.S2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8674 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A0 VDD a_n10684_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9753 y=-4533 sky130_fd_pr__pfet_01v8
x a_n19028_n8445# MULT_0.4bit_ADDER_2.B2 a_n18998_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18259 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C a_9336_n3766# a_9432_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-3765 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n10108_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10137 y=-5153 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.S2 mux8_3.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-10686 sky130_fd_pr__pfet_01v8
x a_n19178_n11683# a_n18998_n11683# mux8_8.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18739 y=-11682 sky130_fd_pr__nfet_01v8
x a_n12347_n14753# a_n12316_n15299# XOR8_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-14656 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A MULT_0.S1 a_n8549_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8578 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-8411 y=-9163 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-12296 y=-12427 sky130_fd_pr__pfet_01v8
x A7 a_n17677_n25225# OR8_0.NOT8_0.A7 VDD s=8448,322 d=15872,636 l=30 w=256 x=-17676 y=-24390 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_8.Y VDD a_11865_n7203# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-7202 sky130_fd_pr__pfet_01v8
x B2 MULT_0.inv_13.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22501 y=-8995 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B a_n8432_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-8431 y=-12649 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B mux8_5.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-22606 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VDD a_n4879_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-4908 y=2026 sky130_fd_pr__pfet_01v8
x A5 a_n17781_373# 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-17780 y=439 sky130_fd_pr__nfet_01v8
x a_5017_4912# a_5197_4912# V_FLAG_0.XOR2_0.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=5647 y=4912 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D VSS a_9336_n25478# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-25477 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18835 y=-4533 sky130_fd_pr__pfet_01v8
x B5 VDD a_n12314_n29052# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28889 sky130_fd_pr__pfet_01v8
x SEL1 mux8_8.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-28798 sky130_fd_pr__pfet_01v8
x ZFLAG_0.NAND2_0.Y Z VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=18096 y=-18530 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-6683 y=661 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_6.Y a_11290_n12822# a_11386_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-12821 sky130_fd_pr__nfet_01v8
x B1 VSS a_n22426_n6019# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22425 y=-6048 sky130_fd_pr__nfet_01v8
x A4 VDD a_n12314_n26419# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25488 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24048_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-24077 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A1 a_n13975_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13140 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VDD mux8_2.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-6058 sky130_fd_pr__pfet_01v8
x a_n12596_n8419# MULT_0.4bit_ADDER_2.B0 a_n12416_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12061 y=-8418 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-6971 y=661 sky130_fd_pr__pfet_01v8
x a_n9155_n11709# a_n9125_n11063# mux8_4.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8482 y=-11062 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n34534# a_8496_n34534# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-34533 sky130_fd_pr__nfet_01v8
x B5 a_n17368_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-16533 y=3810 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_3.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-18857 y=-2626 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 a_n17266_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17199 y=-4533 sky130_fd_pr__pfet_01v8
x a_n6641_1380# VSS a_n6611_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-6640 y=1406 sky130_fd_pr__nfet_01v8
x a_n5059_1406# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4879_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-4524 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 mux8_3.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-10686 sky130_fd_pr__pfet_01v8
x A6 a_n17677_n23825# OR8_0.NOT8_0.A6 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-23374 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_2.D VDD mux8_2.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_5.Y a_11386_n8194# mux8_2.NAND4F_9.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-8193 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_9.Y a_11865_n11831# mux8_3.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-11830 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_5.inv_1.A left_shifter_0.S4 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-17678 sky130_fd_pr__nfet_01v8
x MULT_0.inv_14.Y a_n17005_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-17004 y=-12649 sky130_fd_pr__nfet_01v8
x A7 VDD a_5197_5532# VDD s=17050,612 d=18150,616 l=30 w=550 x=5167 y=5532 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_n3766# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-3765 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_10.Y MULT_0.4bit_ADDER_0.A2 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-21845 y=-4402 sky130_fd_pr__pfet_01v8
x B2 VDD right_shifter_0.buffer_0.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-16048 sky130_fd_pr__pfet_01v8
x a_n12446_n8445# a_n12416_n7799# MULT_0.4bit_ADDER_2.B0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-11773 y=-7798 sky130_fd_pr__pfet_01v8
x A4 AND8_0.NOT8_0.A4 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24425 y=-19910 sky130_fd_pr__pfet_01v8
x B1 left_shifter_0.buffer_7.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-15661 sky130_fd_pr__nfet_01v8
x mux8_4.NAND4F_2.D mux8_4.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-15214 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 VSS a_n10714_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-9565 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_0.Y VSS a_11194_n11894# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-11893 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A0 VDD OR8_0.S0 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15772 y=-18118 sky130_fd_pr__pfet_01v8
x B0 a_n914_3190# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-463 y=3190 sky130_fd_pr__nfet_01v8
x a_n10714_n11709# VSS a_n10684_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-10713 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.C a_9336_n30006# a_9432_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-30005 sky130_fd_pr__nfet_01v8
x B7 VDD left_shifter_0.buffer_1.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-20589 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_6.inv_1.A VDD right_shifter_0.C VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-14031 sky130_fd_pr__pfet_01v8
x a_n12596_n8419# a_n12416_n8419# MULT_0.4bit_ADDER_2.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11965 y=-8418 sky130_fd_pr__nfet_01v8
x SEL1 VDD mux8_8.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-31662 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_6.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-33326 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-10594 y=-12427 sky130_fd_pr__pfet_01v8
x SEL2 mux8_8.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-31661 sky130_fd_pr__pfet_01v8
x B0 right_shifter_0.buffer_6.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-14410 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_1.B0 a_n11840_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11869 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-11702 y=-9163 sky130_fd_pr__pfet_01v8
x a_n16663_1406# a_n16483_2026# mux8_7.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-16224 y=2026 sky130_fd_pr__pfet_01v8
x a_n14781_1380# a_n14751_2026# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-14108 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_8.Y MULT_0.inv_8.Y VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23582 y=-10931 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_0.inv_1.A left_shifter_0.S3 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-16873 sky130_fd_pr__pfet_01v8
x B0 VDD AND8_0.NOT8_0.A0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24448 y=-15487 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_8.Y a_11865_1753# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=11931 y=1753 sky130_fd_pr__pfet_01v8
x a_n21363_1380# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n21333_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20786 y=2026 sky130_fd_pr__pfet_01v8
x A1 a_n4879_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-4044 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VSS a_n9314_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-9313 y=-6216 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_2.D mux8_5.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10111 y=-19742 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B VDD mux8_4.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C VDD mux8_3.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=-13550 sky130_fd_pr__pfet_01v8
x a_n6791_1406# a_n6611_2026# 8bit_ADDER_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-6160 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_8.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-28798 sky130_fd_pr__pfet_01v8
x B5 a_n17677_n22425# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-22358 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B mux8_8.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-31662 sky130_fd_pr__pfet_01v8
x A6 AND8_0.NOT8_0.A6 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24395 y=-22221 sky130_fd_pr__pfet_01v8
x NOT8_0.S2 mux8_3.NAND4F_7.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-13549 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-6587 y=661 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B a_9432_n3766# a_9528_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-3765 sky130_fd_pr__nfet_01v8
x a_n17446_n8419# a_n17266_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-17007 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_6.A0 mux8_6.NAND4F_3.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-33326 sky130_fd_pr__pfet_01v8
x Y7 ZFLAG_0.nor4_1.Y a_16431_n19505# VDD s=28248,922 d=28248,922 l=30 w=856 x=16785 y=-19504 sky130_fd_pr__pfet_01v8
x Y2 a_15855_n18523# a_16143_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16113 y=-18522 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_3.Y mux8_3.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15089 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_8.Y VDD a_11865_n29943# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-29942 sky130_fd_pr__pfet_01v8
x SEL3 V_FLAG_0.XOR2_2.Y a_4069_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=4039 y=4914 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-6875 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT a_n15707_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-14872 y=-4533 sky130_fd_pr__pfet_01v8
x B6 VDD a_n12314_n31661# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31498 sky130_fd_pr__pfet_01v8
x a_n12347_n33735# XOR8_0.S7 a_n12316_n34281# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-33734 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VSS a_n15737_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-14588 y=-11682 sky130_fd_pr__nfet_01v8
x B2 VDD MULT_0.inv_13.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-22597 y=-8995 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B a_7548_n3766# a_7644_n3766# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-3765 sky130_fd_pr__nfet_01v8
x A1 OR8_0.NOT8_0.A1 a_n17677_n16825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16086 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_n17350# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-17349 sky130_fd_pr__nfet_01v8
x B2 VDD right_shifter_0.buffer_0.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-16048 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n10884_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10913 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_0.Y VDD MULT_0.4bit_ADDER_0.B2 VDD s=7062,280 d=7062,280 l=30 w=214 x=-23627 y=-2494 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B a_n8432_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-8431 y=-6120 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_6.inv_1.A VDD right_shifter_0.C VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-14031 sky130_fd_pr__pfet_01v8
x a_n9155_n5180# VSS a_n9125_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-9154 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A1 VSS a_n14005_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-12856 y=-8418 sky130_fd_pr__nfet_01v8
x A3 a_n22425_n12548# MULT_0.NAND2_15.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=-22424 y=-12481 sky130_fd_pr__nfet_01v8
x MULT_0.SO a_10459_n2838# mux8_1.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-2837 sky130_fd_pr__nfet_01v8
x a_n19028_n8445# VSS a_n18998_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-19027 y=-8418 sky130_fd_pr__nfet_01v8
x a_n12345_n17569# a_n12314_n18115# XOR8_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17472 sky130_fd_pr__pfet_01v8
x a_n12345_n28506# XOR8_0.S5 a_n12314_n29052# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-28505 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_3.Y VDD mux8_8.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-28798 sky130_fd_pr__pfet_01v8
x SEL0 mux8_6.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=-33326 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D mux8_7.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-24270 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 a_n10684_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-9657 y=-7798 sky130_fd_pr__pfet_01v8
x OR8_0.S4 a_8592_n20950# mux8_5.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-20949 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_3.inv_1.A left_shifter_0.S6 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-19316 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_2.D mux8_2.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A0 a_n10108_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9849 y=-8418 sky130_fd_pr__nfet_01v8
x SEL3 a_n17548_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-17489 y=3190 sky130_fd_pr__nfet_01v8
x A2 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-7792 y=661 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.Y VSS a_11194_n34534# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-34533 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B0 VDD a_n10684_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10521 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8962 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A VSS a_n12605_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-12604 y=-6216 sky130_fd_pr__nfet_01v8
x B1 VSS OR8_0.NOT8_0.A1 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-16470 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-18878 y=-5898 sky130_fd_pr__pfet_01v8
x Y3 a_15855_n18523# VDD VDD s=28248,922 d=28248,922 l=30 w=856 x=15921 y=-18522 sky130_fd_pr__pfet_01v8
x SEL3 a_n10786_3190# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-10719 y=3190 sky130_fd_pr__nfet_01v8
x a_n10714_n8445# VSS a_n10684_n8419# VSS s=4030,192 d=4290,196 l=30 w=130 x=-10713 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-14897 y=-12427 sky130_fd_pr__pfet_01v8
x a_n12345_n20814# a_n12314_n21072# XOR8_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20621 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_1.Y a_17528_n18777# ZFLAG_0.NAND2_0.Y VSS s=13200,466 d=24800,924 l=30 w=400 x=17528 y=-18710 sky130_fd_pr__nfet_01v8
x B7 VSS a_1857_4888# VSS s=4030,192 d=7540,376 l=30 w=130 x=3005 y=4914 sky130_fd_pr__nfet_01v8
x a_n19178_n8419# a_n18998_n7799# MULT_0.4bit_ADDER_2.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18739 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B VDD mux8_7.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-24270 sky130_fd_pr__pfet_01v8
x OR8_0.S3 mux8_4.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-15214 sky130_fd_pr__pfet_01v8
x a_n368_3164# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n914_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-175 y=3810 sky130_fd_pr__pfet_01v8
x B7 VSS a_n23404_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-22831 y=3190 sky130_fd_pr__nfet_01v8
x A3 a_n11460_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-10433 y=2026 sky130_fd_pr__pfet_01v8
x SEL0 mux8_7.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-23528 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_4.inv_1.A left_shifter_0.S5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-18511 sky130_fd_pr__pfet_01v8
x SEL3 VDD a_n17368_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17205 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-6779 y=661 sky130_fd_pr__pfet_01v8
x a_n10714_n5180# a_n10684_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-10617 y=-5153 sky130_fd_pr__nfet_01v8
x A0 VDD MULT_0.NAND2_8.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-10967 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-8123 y=-12427 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD a_n19774_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18843 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-11798 y=-9163 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_5.inv_1.A VDD left_shifter_0.S4 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-17692 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 VDD a_n13975_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13044 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B3 VDD a_n20557_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20394 y=-11062 sky130_fd_pr__pfet_01v8
x SEL3 a_n23950_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-23883 y=3810 sky130_fd_pr__pfet_01v8
x a_n6950_3164# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n6920_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6949 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VSS a_n15737_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-14588 y=-5153 sky130_fd_pr__nfet_01v8
x a_n7676_3190# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n7496_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7141 y=3810 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n30006# a_7548_n30006# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-30005 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13399_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13236 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_2.inv_0.A VDD Y1 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-7238 sky130_fd_pr__pfet_01v8
x B0 VSS a_n18686_n2915# VSS s=24800,924 d=13200,466 l=30 w=400 x=-18685 y=-2944 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_3.Y mux8_6.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-33326 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_7452_762# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=762 sky130_fd_pr__nfet_01v8
x A2 VSS a_n22425_n11256# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22424 y=-11285 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_8.Y VSS mux8_1.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-3207 sky130_fd_pr__nfet_01v8
x left_shifter_0.C a_7644_762# mux8_0.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=762 sky130_fd_pr__nfet_01v8
x A2 MULT_0.inv_12.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22500 y=-7703 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-13885 y=-9163 sky130_fd_pr__pfet_01v8
x A0 VDD AND8_0.NOT8_0.A0 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24448 y=-15103 sky130_fd_pr__pfet_01v8
x a_n14155_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13975_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13620 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B mux8_2.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-6058 sky130_fd_pr__pfet_01v8
x A7 OR8_0.NOT8_0.A7 a_n17677_n25225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24486 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B a_n11723_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-11722 y=-6120 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_0.Y VDD mux8_8.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-28798 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_9.Y a_11865_n16359# mux8_4.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12507 y=-16358 sky130_fd_pr__pfet_01v8
x SEL3 a_n4385_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-4326 y=3190 sky130_fd_pr__nfet_01v8
x a_n14781_1380# a_n14751_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-14684 y=1406 sky130_fd_pr__nfet_01v8
x a_n12446_n5180# VSS a_n12416_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-12445 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14993 y=-5898 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A1 OR8_0.S1 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15517 y=-18618 sky130_fd_pr__nfet_01v8
x SEL2 mux8_4.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-18078 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_9.Y mux8_0.inv_0.A a_11865_1753# VDD s=8448,322 d=8448,322 l=30 w=256 x=12603 y=1753 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 a_n13975_n7799# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12948 y=-7798 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_4.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-18077 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n19178_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-19119 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n15131_n8419# MULT_0.4bit_ADDER_2.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15064 y=-8418 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C mux8_6.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-36189 sky130_fd_pr__pfet_01v8
x a_n12345_n25873# XOR8_0.S4 a_n12314_n26419# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25872 sky130_fd_pr__pfet_01v8
x A2 VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-7696 y=661 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_2.NAND4F_1.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=-8922 sky130_fd_pr__pfet_01v8
x a_n12345_n23393# a_n12314_n23651# XOR8_0.S3 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23392 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A7 VDD AND8_0.S7 VDD s=7062,280 d=13268,552 l=30 w=214 x=-21375 y=-21607 sky130_fd_pr__pfet_01v8
x a_1857_4888# a_1887_4914# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=1953 y=4914 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-16363 y=661 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C mux8_0.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=33 sky130_fd_pr__pfet_01v8
x a_n12345_n31115# XOR8_0.S6 a_n12314_n31661# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-31114 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.B mux8_5.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-19742 sky130_fd_pr__pfet_01v8
x mux8_1.inv_0.A VSS Y0 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-3160 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-7984 y=661 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_2.D mux8_1.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-1630 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-16651 y=661 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_1.Y VDD s=13268,552 d=7062,280 l=30 w=214 x=-22347 y=-2626 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.B VDD mux8_4.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-18078 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C VDD mux8_2.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-6058 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A6 VDD AND8_0.S6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-21569 y=-21127 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_2.NAND4F_5.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-8922 sky130_fd_pr__pfet_01v8
x a_n14005_n11709# a_n13975_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13332 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 a_n10864_n8419# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-10805 y=-7798 sky130_fd_pr__pfet_01v8
x B7 VSS OR8_0.NOT8_0.A7 VSS s=12400,524 d=6600,266 l=30 w=200 x=-17187 y=-24870 sky130_fd_pr__nfet_01v8
x OR8_0.NOT8_0.A7 OR8_0.S7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15880 y=-21478 sky130_fd_pr__pfet_01v8
x OR8_0.S5 mux8_7.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-24270 sky130_fd_pr__pfet_01v8
x SEL0 mux8_6.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-32584 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_15.Y VSS MULT_0.inv_15.Y VSS s=11600,516 d=11600,516 l=30 w=200 x=-21853 y=-12477 sky130_fd_pr__nfet_01v8
x a_n21513_1406# a_n21333_1406# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-21074 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD a_n15707_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-14776 y=-7798 sky130_fd_pr__pfet_01v8
x a_n17296_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n17266_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16719 y=-11062 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y VSS a_n19981_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-19626 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_7452_n30934# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-30933 sky130_fd_pr__nfet_01v8
x B7 VDD NOT8_0.S7 VDD s=13268,552 d=7062,280 l=30 w=214 x=-8128 y=-18919 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_4.Y a_11386_n16422# mux8_4.NAND4F_8.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=11452 y=-16421 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n8350_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-8291 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_7.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-27133 sky130_fd_pr__pfet_01v8
x SEL1 VSS mux8_5.NAND4F_0.C VSS s=11600,516 d=11600,516 l=30 w=200 x=6098 y=-19254 sky130_fd_pr__nfet_01v8
x ZFLAG_0.nor4_1.Y VDD ZFLAG_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=17740 y=-18488 sky130_fd_pr__pfet_01v8
x B3 a_n10786_3810# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-9759 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1012_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-849 y=1406 sky130_fd_pr__nfet_01v8
x VSS VDD mux8_0.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=34 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_2.B1 a_n15131_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14968 y=-8418 sky130_fd_pr__nfet_01v8
x a_n13531_3164# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y a_n14077_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13530 y=3810 sky130_fd_pr__pfet_01v8
x SEL2 mux8_5.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.Y a_11290_n20950# a_11386_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-20949 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n12416_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12349 y=-11062 sky130_fd_pr__pfet_01v8
x a_n15887_n11683# a_n15707_n11683# mux8_7.A1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15256 y=-11682 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_5.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-22605 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A6 VDD OR8_0.S6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-15978 y=-20998 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_3.inv_1.A VDD left_shifter_0.S6 VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-19330 sky130_fd_pr__pfet_01v8
x B6 a_n20659_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-19824 y=3810 sky130_fd_pr__pfet_01v8
x a_n1618_1380# a_n1588_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-1521 y=1406 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_4.B a_7548_762# a_7644_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=762 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_1.Y VSS MULT_0.4bit_ADDER_0.B1 VSS s=11600,516 d=11600,516 l=30 w=200 x=-21607 y=-2844 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-14705 y=-9163 sky130_fd_pr__pfet_01v8
x a_n8350_1406# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n8170_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-7815 y=1406 sky130_fd_pr__nfet_01v8
x mux8_6.A0 VSS a_5167_4886# VSS s=4030,192 d=7540,376 l=30 w=130 x=6315 y=4912 sky130_fd_pr__nfet_01v8
x B0 VDD right_shifter_0.buffer_6.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-14410 sky130_fd_pr__pfet_01v8
x A4 VDD a_n12345_n25873# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-12313 y=-25300 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_1.inv_1.A VDD left_shifter_0.C VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-20968 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.C a_9528_1690# mux8_0.NAND4F_3.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=1690 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B VDD mux8_5.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-22606 sky130_fd_pr__pfet_01v8
x A6 VDD AND8_0.NOT8_0.A6 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-22317 sky130_fd_pr__pfet_01v8
x A0 VSS a_n12347_n14753# VSS s=4030,192 d=7540,376 l=30 w=130 x=-11275 y=-14180 sky130_fd_pr__nfet_01v8
x A2 VDD MULT_0.inv_12.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-22596 y=-7703 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_n26406# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-26405 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD a_n13192_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-13221 y=2026 sky130_fd_pr__pfet_01v8
x a_n11640_1406# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n11460_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-11105 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-16555 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-7888 y=661 sky130_fd_pr__pfet_01v8
x a_n19954_1406# a_n19774_2026# mux8_8.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-19515 y=2026 sky130_fd_pr__pfet_01v8
x a_n1618_1380# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n1588_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-1041 y=2026 sky130_fd_pr__pfet_01v8
x a_n9155_n11709# mux8_4.A1 a_n9125_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8386 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-16843 y=661 sky130_fd_pr__pfet_01v8
x B1 VDD a_n17677_n16825# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16470 sky130_fd_pr__pfet_01v8
x A2 a_n8170_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-7335 y=2026 sky130_fd_pr__pfet_01v8
x right_shifter_0.S3 mux8_4.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-18078 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VSS a_n15790_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15789 y=343 sky130_fd_pr__nfet_01v8
x AND8_0.S1 VDD mux8_2.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-6058 sky130_fd_pr__pfet_01v8
x B7 VDD NOT8_0.S7 VDD s=7062,280 d=13268,552 l=30 w=214 x=-7936 y=-18919 sky130_fd_pr__pfet_01v8
x XOR8_0.S5 a_9528_n26406# mux8_7.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-26405 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_8.Y VSS mux8_2.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-7635 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_3.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-10686 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_547_1406# 8bit_ADDER_0.S0 VSS s=4290,196 d=4290,196 l=30 w=130 x=613 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VSS a_n8432_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-8431 y=-6216 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT a_n9325_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9066 y=1406 sky130_fd_pr__nfet_01v8
x a_n12345_n17569# XOR8_0.S1 a_n12314_n18115# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17568 sky130_fd_pr__pfet_01v8
x B1 right_shifter_0.buffer_7.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-15229 sky130_fd_pr__nfet_01v8
x B3 VSS a_n22425_n12548# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22424 y=-12577 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.Y mux8_0.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=2897 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C a_9336_762# a_9432_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=762 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_8.Y VDD a_11865_n11831# VDD s=8448,322 d=8448,322 l=30 w=256 x=12219 y=-11830 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.C mux8_1.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-4493 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VDD mux8_4.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-15214 sky130_fd_pr__pfet_01v8
x A5 a_n17466_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-17015 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_0.NAND4F_4.B VDD s=7062,280 d=7062,280 l=30 w=214 x=6538 y=3735 sky130_fd_pr__pfet_01v8
x VSS mux8_0.NAND4F_2.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n19198_1406# mux8_8.A0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-19131 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 a_7452_762# a_7548_762# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=762 sky130_fd_pr__nfet_01v8
x SEL2 mux8_2.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=-8922 sky130_fd_pr__pfet_01v8
x a_n10714_n11709# a_n10684_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-10617 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_2.D VSS a_9336_n30006# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=-30005 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-12296 y=-9163 sky130_fd_pr__pfet_01v8
x SEL2 mux8_8.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-31662 sky130_fd_pr__pfet_01v8
x SEL1 mux8_6.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-33326 sky130_fd_pr__pfet_01v8
x B7 left_shifter_0.buffer_1.inv_1.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-20589 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10498 y=-12427 sky130_fd_pr__pfet_01v8
x B1 VSS a_n3659_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-3086 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n21513_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-21454 y=2026 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_8.NAND4F_7.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-31661 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_4.B VDD mux8_0.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=2897 sky130_fd_pr__pfet_01v8
x A7 VSS a_n24048_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23693 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 a_n14155_n5154# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-14096 y=-4533 sky130_fd_pr__pfet_01v8
x a_n14155_n8419# a_n13975_n7799# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13524 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-9154 y=-11062 sky130_fd_pr__pfet_01v8
x B0 VDD right_shifter_0.buffer_6.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-14410 sky130_fd_pr__pfet_01v8
x B0 VDD a_n17677_n15425# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-15454 sky130_fd_pr__pfet_01v8
x left_shifter_0.S2 a_7644_n12822# mux8_3.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-12821 sky130_fd_pr__nfet_01v8
x A5 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-17472 y=661 sky130_fd_pr__pfet_01v8
x A7 V_FLAG_0.XOR2_2.B a_2463_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=2625 y=4914 sky130_fd_pr__nfet_01v8
x a_n14155_n8419# a_n13975_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13716 y=-8418 sky130_fd_pr__nfet_01v8
x a_n12345_n20814# XOR8_0.S2 a_n12314_n21072# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-20717 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_0.Y VSS a_17528_n18777# VSS s=24800,924 d=13200,466 l=30 w=400 x=17528 y=-18806 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-17760 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VDD MULT_0.4bit_ADDER_1.B3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-18092 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_2.D VDD mux8_5.NAND4F_0.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10015 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD a_n29_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=133 y=2026 sky130_fd_pr__pfet_01v8
x right_shifter_0.S4 mux8_5.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.B VDD mux8_8.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-31662 sky130_fd_pr__pfet_01v8
x Y7 a_16431_n19505# ZFLAG_0.nor4_1.Y VDD s=28248,922 d=28248,922 l=30 w=856 x=16689 y=-19504 sky130_fd_pr__pfet_01v8
x Y3 VDD a_15855_n18523# VDD s=28248,922 d=28248,922 l=30 w=856 x=16017 y=-18522 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-16459 y=661 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_3.Y VDD mux8_3.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-10686 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_n35462# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-35461 sky130_fd_pr__nfet_01v8
x B2 a_n12345_n20814# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12313 y=-21193 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-10402 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A2 a_n16690_n8419# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-16239 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A1 a_n13714_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-13713 y=-9385 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-16747 y=661 sky130_fd_pr__pfet_01v8
x SEL2 mux8_1.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8244 y=-4494 sky130_fd_pr__pfet_01v8
x B7 a_n23950_3190# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-23499 y=3190 sky130_fd_pr__nfet_01v8
x VSS VDD mux8_0.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=2897 sky130_fd_pr__pfet_01v8
x B0 VSS a_n22176_n2915# VSS s=24800,924 d=13200,466 l=30 w=400 x=-22175 y=-2944 sky130_fd_pr__nfet_01v8
x a_n15887_n8419# MULT_0.4bit_ADDER_2.B1 a_n15707_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-15352 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-12776 y=-12427 sky130_fd_pr__pfet_01v8
x a_n15737_n8445# VSS a_n15707_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15544 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-16888 y=-9163 sky130_fd_pr__pfet_01v8
x a_n17296_n5180# a_n17266_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-16623 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B mux8_2.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9564 y=-8922 sky130_fd_pr__pfet_01v8
x a_1707_4914# a_1887_5534# V_FLAG_0.XOR2_2.B VDD s=18150,616 d=18150,616 l=30 w=550 x=2145 y=5534 sky130_fd_pr__pfet_01v8
x B0 a_n914_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-79 y=3810 sky130_fd_pr__pfet_01v8
x a_n16513_1380# a_n16483_2026# mux8_7.A0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-15840 y=2026 sky130_fd_pr__pfet_01v8
x A4 a_n14751_2026# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-13724 y=2026 sky130_fd_pr__pfet_01v8
x a_n23245_1406# mux8_6.A0 a_n23065_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-22710 y=1406 sky130_fd_pr__nfet_01v8
x B7 VDD a_n17677_n25225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24870 sky130_fd_pr__pfet_01v8
x SEL2 VSS mux8_5.NAND4F_2.D VSS s=11600,516 d=11600,516 l=30 w=200 x=5658 y=-19254 sky130_fd_pr__nfet_01v8
x B1 a_n4205_3190# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-3946 y=3190 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.Y mux8_1.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-1630 sky130_fd_pr__pfet_01v8
x a_n15887_n5154# a_n15707_n5154# MULT_0.4bit_ADDER_1.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15448 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A VSS a_n11723_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-11722 y=-6216 sky130_fd_pr__nfet_01v8
x SEL2 VSS a_9336_762# VSS s=49600,1724 d=26400,866 l=30 w=800 x=9306 y=762 sky130_fd_pr__nfet_01v8
x OR8_0.S0 VDD mux8_1.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_1.B3 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-17996 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C a_9336_n8194# a_9432_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-8193 sky130_fd_pr__nfet_01v8
x VSS a_n8549_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-8290 y=-8418 sky130_fd_pr__nfet_01v8
x XOR8_0.S7 a_9528_n35462# mux8_6.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-35461 sky130_fd_pr__nfet_01v8
x VSS a_8592_1690# mux8_0.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=1690 sky130_fd_pr__nfet_01v8
x B7 right_shifter_0.buffer_1.inv_1.A VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-1603 y=-20143 sky130_fd_pr__nfet_01v8
x NOT8_0.S1 VDD mux8_2.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10591 y=-8921 sky130_fd_pr__pfet_01v8
x OR8_0.S3 a_8592_n16422# mux8_4.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-16421 sky130_fd_pr__nfet_01v8
x A7 a_5017_4912# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=5075 y=4912 sky130_fd_pr__nfet_01v8
x a_n3350_1380# a_n3320_2026# 8bit_ADDER_0.S1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-2677 y=2026 sky130_fd_pr__pfet_01v8
x VSS VSS a_n8549_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8194 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VSS a_n18422_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-18067 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD a_n9125_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8962 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_0.Y mux8_8.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-28798 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_6.NAND4F_0.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-33326 sky130_fd_pr__pfet_01v8
x a_n12345_n26161# a_n12314_n26419# XOR8_0.S4 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-25968 sky130_fd_pr__pfet_01v8
x B3 VDD a_n12314_n23651# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23488 sky130_fd_pr__pfet_01v8
x a_3463_4888# VSS a_3493_4914# VSS s=4290,196 d=4290,196 l=30 w=130 x=3655 y=4914 sky130_fd_pr__nfet_01v8
x mux8_7.NAND4F_2.D VDD mux8_7.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-24270 sky130_fd_pr__pfet_01v8
x a_n19028_n5180# MULT_0.4bit_ADDER_1.B2 a_n18998_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18451 y=-4533 sky130_fd_pr__pfet_01v8
x A5 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-17664 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT a_n12616_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-12357 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_1.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10399 y=-4493 sky130_fd_pr__pfet_01v8
x SEL0 mux8_5.NAND4F_4.B VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6538 y=-19000 sky130_fd_pr__pfet_01v8
x SEL3 a_n7676_3190# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-7617 y=3190 sky130_fd_pr__nfet_01v8
x a_n18072_1380# a_n18042_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-17975 y=1406 sky130_fd_pr__nfet_01v8
x B6 VDD a_n17677_n23825# VDD s=15872,636 d=8448,322 l=30 w=256 x=-17676 y=-23854 sky130_fd_pr__pfet_01v8
x Y3 VDD a_15855_n18523# VDD s=53072,1836 d=28248,922 l=30 w=856 x=15825 y=-18522 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT a_n23065_2026# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-22230 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD s=13268,552 d=7062,280 l=30 w=214 x=-17952 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-9485 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.Y VDD mux8_3.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-10686 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT a_n2744_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-2293 y=1406 sky130_fd_pr__nfet_01v8
x OR8_0.S3 VDD mux8_4.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-15214 sky130_fd_pr__pfet_01v8
x SEL0 VDD mux8_3.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=-13550 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VDD a_n8170_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-8007 y=2026 sky130_fd_pr__pfet_01v8
x B0 VDD MULT_0.NAND2_2.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-20425 y=-2626 sky130_fd_pr__pfet_01v8
x mux8_7.A1 a_10459_n25478# mux8_7.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-25477 sky130_fd_pr__nfet_01v8
x B3 MULT_0.NAND2_8.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-10967 sky130_fd_pr__pfet_01v8
x A0 VDD MULT_0.NAND2_3.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-18473 y=-2626 sky130_fd_pr__pfet_01v8
x right_shifter_0.S6 mux8_8.NAND4F_6.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=8820 y=-31662 sky130_fd_pr__pfet_01v8
x SEL0 mux8_1.NAND4F_4.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=6538 y=-696 sky130_fd_pr__pfet_01v8
x a_n20737_n11683# a_n20557_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-20298 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VSS a_7452_1690# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=1690 sky130_fd_pr__nfet_01v8
x A0 VDD MULT_0.inv_6.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-7703 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_8400_n8194# VSS s=49600,1724 d=26400,866 l=30 w=800 x=8370 y=-8193 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_9.Y mux8_6.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-34903 sky130_fd_pr__nfet_01v8
x A7 V_FLAG_0.XOR2_0.Y a_5773_4912# VSS s=4290,196 d=4290,196 l=30 w=130 x=5935 y=4912 sky130_fd_pr__nfet_01v8
x a_n14257_3190# VSS a_n13501_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13146 y=3190 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_3.Y VDD mux8_6.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-33326 sky130_fd_pr__pfet_01v8
x A2 a_n17677_n18225# OR8_0.NOT8_0.A2 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17582 sky130_fd_pr__pfet_01v8
x a_n12347_n15041# a_n12316_n15299# XOR8_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-15040 sky130_fd_pr__pfet_01v8
x XOR8_0.S2 mux8_3.NAND4F_1.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=9756 y=-13550 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-10498 y=-5898 sky130_fd_pr__pfet_01v8
x B2 a_n22425_n7992# MULT_0.inv_12.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-22424 y=-7925 sky130_fd_pr__nfet_01v8
x SEL3 a_n14257_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-14198 y=3810 sky130_fd_pr__pfet_01v8
x a_n18072_1380# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n18042_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17495 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT a_n11840_n8419# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11581 y=-8418 sky130_fd_pr__nfet_01v8
x a_n24804_1406# a_n24624_1406# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-24365 y=1406 sky130_fd_pr__nfet_01v8
x B6 VDD AND8_0.NOT8_0.A6 VDD s=13268,552 d=7062,280 l=30 w=214 x=-24395 y=-22701 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n15887_n8419# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-15828 y=-8418 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A VSS a_n15014_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-15013 y=-12745 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VSS a_n11840_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11485 y=-5153 sky130_fd_pr__nfet_01v8
x a_n20737_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n20557_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20202 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.inv_15.Y VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20083 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_9.Y MULT_0.inv_9.Y VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-23582 y=-12223 sky130_fd_pr__pfet_01v8
x SEL0 a_8496_n21878# a_8592_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=8562 y=-21877 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_4.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-18078 sky130_fd_pr__pfet_01v8
x a_n16822_3164# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n17368_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16821 y=3810 sky130_fd_pr__pfet_01v8
x B6 XOR8_0.S6 a_n11274_n31085# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-30922 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C a_10267_n21877# a_10363_n21877# VSS s=26400,866 d=26400,866 l=30 w=800 x=10333 y=-21876 sky130_fd_pr__nfet_01v8
x a_n4909_1380# a_n4879_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-4812 y=1406 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_4.B a_9432_n8194# a_9528_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-8193 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_0.C VDD mux8_6.NAND4F_7.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=10207 y=-36189 sky130_fd_pr__pfet_01v8
x A5 VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-17568 y=661 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_4.B VDD mux8_5.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7584 y=-19742 sky130_fd_pr__pfet_01v8
x a_n3659_3164# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n4205_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-3658 y=3810 sky130_fd_pr__pfet_01v8
x a_5017_4912# a_5197_5532# V_FLAG_0.XOR2_0.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=5455 y=5532 sky130_fd_pr__pfet_01v8
x B1 a_n17677_n16825# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-16566 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-17856 y=661 sky130_fd_pr__pfet_01v8
x A2 a_n11274_n20496# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-11273 y=-20045 sky130_fd_pr__nfet_01v8
x left_shifter_0.S1 VDD mux8_2.NAND4F_5.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7776 y=-8922 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n914_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-751 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-5993 y=661 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B a_n15790_373# 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-15789 y=439 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-12776 y=-9163 sky130_fd_pr__pfet_01v8
x B3 MULT_0.NAND2_8.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-23853 y=-10967 sky130_fd_pr__pfet_01v8
x mux8_4.A1 mux8_4.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-15214 sky130_fd_pr__pfet_01v8
x a_n14005_n11709# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13975_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13236 y=-11062 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_4.B a_7548_n8194# a_7644_n8194# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-8193 sky130_fd_pr__nfet_01v8
x A3 VSS a_n11490_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-10341 y=1406 sky130_fd_pr__nfet_01v8
x mux8_8.NAND4F_4.Y mux8_8.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-28798 sky130_fd_pr__pfet_01v8
x OR8_0.S5 VDD mux8_7.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-24270 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A7 VDD OR8_0.S7 VDD s=7062,280 d=13268,552 l=30 w=214 x=-15784 y=-21478 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B3 VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B VDD s=7062,280 d=7062,280 l=30 w=214 x=-20275 y=-9163 sky130_fd_pr__pfet_01v8
x B1 VDD a_n12314_n18115# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-17952 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_2.D VDD mux8_0.NAND4F_3.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=9084 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A VDD a_n16483_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-16512 y=2026 sky130_fd_pr__pfet_01v8
x a_n20587_n5180# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n20557_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20010 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.Y a_11290_n16422# a_11386_n16422# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-16421 sky130_fd_pr__nfet_01v8
x a_n23404_3164# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n23950_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-23211 y=3810 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.Y VDD mux8_6.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-33326 sky130_fd_pr__pfet_01v8
x SEL3 a_n1094_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-1035 y=3810 sky130_fd_pr__pfet_01v8
x a_n4909_1380# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4879_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-4332 y=2026 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_1.Y ZFLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=17644 y=-18488 sky130_fd_pr__pfet_01v8
x SEL2 VDD mux8_5.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-22606 sky130_fd_pr__pfet_01v8
x a_n12345_n23105# XOR8_0.S3 a_n12314_n23651# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-23104 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A VDD a_n3320_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-3349 y=2026 sky130_fd_pr__pfet_01v8
x a_n17296_n8445# MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n17266_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-16527 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.S1 a_10459_n7266# mux8_2.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-7265 sky130_fd_pr__nfet_01v8
x A0 a_n11276_n14723# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-14464 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_2.B a_4069_4914# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=4327 y=4914 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15971 y=-5898 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n16690_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16719 y=-8418 sky130_fd_pr__nfet_01v8
x a_n19028_n11709# mux8_8.A1 a_n18998_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18451 y=-11062 sky130_fd_pr__pfet_01v8
x right_shifter_0.S0 VDD mux8_1.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-4494 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_6.Y mux8_1.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-4494 sky130_fd_pr__pfet_01v8
x left_shifter_0.buffer_7.inv_1.A left_shifter_0.S2 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-4319 y=-16040 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-8603 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 VDD a_n13975_n11063# VDD s=17050,612 d=18150,616 l=30 w=550 x=-14004 y=-11062 sky130_fd_pr__pfet_01v8
x a_n12345_n28794# XOR8_0.S5 a_n11274_n29052# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28697 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A2 AND8_0.S2 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21109 y=-19227 sky130_fd_pr__nfet_01v8
x B6 VSS a_n20113_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-19540 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A a_n14175_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14012 y=1406 sky130_fd_pr__nfet_01v8
x left_shifter_0.buffer_1.inv_1.A left_shifter_0.C VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-4669 y=-20968 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_1.Y mux8_3.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=-13550 sky130_fd_pr__pfet_01v8
x a_n13222_1380# VSS a_n13192_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13029 y=1406 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_0.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=33 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.Y mux8_4.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-15214 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y a_n20757_1406# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20690 y=1406 sky130_fd_pr__nfet_01v8
x V_FLAG_0.XOR2_0.Y V_FLAG_0.NAND2_0.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=7097 y=5227 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-13405 y=-5898 sky130_fd_pr__pfet_01v8
x B2 VSS a_n6950_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=-6377 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n24804_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-24745 y=2026 sky130_fd_pr__pfet_01v8
x a_n9305_n8419# MULT_0.S2 a_n9125_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-8770 y=-8418 sky130_fd_pr__nfet_01v8
x a_n19028_n8445# a_n18998_n7799# MULT_0.4bit_ADDER_2.B2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18355 y=-7798 sky130_fd_pr__pfet_01v8
x B2 NOT8_0.S2 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-7670 y=-16539 sky130_fd_pr__nfet_01v8
x B3 VDD MULT_0.NAND2_9.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-24141 y=-12259 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_2.inv_1.A right_shifter_0.S5 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-1953 y=-18945 sky130_fd_pr__pfet_01v8
x a_n10864_n5154# a_n10684_n5154# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-10233 y=-5153 sky130_fd_pr__nfet_01v8
x a_n9305_n5154# a_n9125_n5154# MULT_0.S1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-8674 y=-5153 sky130_fd_pr__nfet_01v8
x Y1 VSS ZFLAG_0.nor4_0.Y VSS s=6600,266 d=6600,266 l=30 w=200 x=16401 y=-17248 sky130_fd_pr__nfet_01v8
x a_n19178_n8419# a_n18998_n8419# MULT_0.4bit_ADDER_2.B2 VSS s=4290,196 d=4290,196 l=30 w=130 x=-18547 y=-8418 sky130_fd_pr__nfet_01v8
x A7 a_1707_4914# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=1765 y=5534 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-5897 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A3 VDD a_n20557_n4534# VDD s=18150,616 d=18150,616 l=30 w=550 x=-19626 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_9.Y a_11865_n7203# mux8_2.inv_0.A VDD s=8448,322 d=8448,322 l=30 w=256 x=12315 y=-7202 sky130_fd_pr__pfet_01v8
x B0 VDD left_shifter_0.buffer_6.inv_1.A VDD s=7062,280 d=13268,552 l=30 w=214 x=-4573 y=-14856 sky130_fd_pr__pfet_01v8
x B7 a_n17677_n25225# VDD VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-24966 sky130_fd_pr__pfet_01v8
x AND8_0.S4 a_7644_n20950# mux8_5.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-20949 sky130_fd_pr__nfet_01v8
x right_shifter_0.S3 VDD mux8_4.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-18078 sky130_fd_pr__pfet_01v8
x VSS VDD a_n9155_n8445# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-8006 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_7.A1 mux8_7.NAND4F_0.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=10687 y=-24270 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B a_9432_n26406# a_9528_n26406# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-26405 sky130_fd_pr__nfet_01v8
x SEL2 mux8_0.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7296 y=33 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A a_n18998_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-18931 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT a_n11840_n11683# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11581 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19070 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.inv_15.Y a_n20296_n12716# MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-20295 y=-12649 sky130_fd_pr__nfet_01v8
x A1 MULT_0.NAND2_5.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-5730 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n20659_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-20496 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A mux8_7.A1 a_n15131_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14968 y=-11682 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_1.Y a_11194_n21878# a_11290_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=11260 y=-21877 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_2.D mux8_2.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-6058 sky130_fd_pr__pfet_01v8
x a_n1094_3190# a_n914_3810# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y VDD s=18150,616 d=18150,616 l=30 w=550 x=-463 y=3810 sky130_fd_pr__pfet_01v8
x a_n12596_n5154# MULT_0.4bit_ADDER_1.B0 a_n12416_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12061 y=-5153 sky130_fd_pr__nfet_01v8
x a_n11490_1380# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A a_n11460_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-10721 y=2026 sky130_fd_pr__pfet_01v8
x VSS a_n9314_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-9313 y=-9385 sky130_fd_pr__nfet_01v8
x SEL2 VDD mux8_8.NAND4F_6.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=-31662 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.B2 VDD a_n17266_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-17295 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B1 VDD a_n13975_n11063# VDD s=18150,616 d=18150,616 l=30 w=550 x=-13812 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n9125_n11063# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9058 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y a_n1768_1406# VSS VSS s=7540,376 d=4030,192 l=30 w=130 x=-1709 y=1406 sky130_fd_pr__nfet_01v8
x SEL0 VDD mux8_0.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8532 y=33 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.B a_7548_n12822# a_7644_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-12821 sky130_fd_pr__nfet_01v8
x MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-19987 y=-12427 sky130_fd_pr__pfet_01v8
x mux8_6.A0 VDD a_5197_5532# VDD s=18150,616 d=18150,616 l=30 w=550 x=6127 y=5532 sky130_fd_pr__pfet_01v8
x a_n6641_1380# a_n6611_2026# 8bit_ADDER_0.S2 VDD s=18150,616 d=18150,616 l=30 w=550 x=-5968 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-15481 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8507 y=-5898 sky130_fd_pr__pfet_01v8
x A1 VDD MULT_0.NAND2_5.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=-23949 y=-5730 sky130_fd_pr__pfet_01v8
x B7 XOR8_0.S7 a_n11276_n33705# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33542 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_2.D VDD mux8_0.NAND4F_2.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=8148 y=2897 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.Y mux8_7.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-24270 sky130_fd_pr__pfet_01v8
x right_shifter_0.S4 VDD mux8_5.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-22606 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_9.Y mux8_3.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-12263 sky130_fd_pr__nfet_01v8
x a_n15737_n11709# VSS a_n15707_n11683# VSS s=4030,192 d=4290,196 l=30 w=130 x=-15736 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A0 VSS a_n10714_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-9565 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_3.NAND4F_0.Y mux8_3.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-10686 sky130_fd_pr__pfet_01v8
x B2 VDD AND8_0.NOT8_0.A2 VDD s=7062,280 d=7062,280 l=30 w=214 x=-24442 y=-17693 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A3 VSS a_n20587_n8445# VSS s=4030,192 d=7540,376 l=30 w=130 x=-19438 y=-8418 sky130_fd_pr__nfet_01v8
x a_n12596_n5154# a_n12416_n5154# MULT_0.4bit_ADDER_1.B0 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11965 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.A3 a_n20296_n6187# MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B VSS s=13200,466 d=24800,924 l=30 w=400 x=-20295 y=-6120 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_0.C mux8_5.NAND4F_3.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9372 y=-19742 sky130_fd_pr__pfet_01v8
x A2 OR8_0.NOT8_0.A2 a_n17677_n18225# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-17678 sky130_fd_pr__pfet_01v8
x SEL1 mux8_4.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=-14472 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT a_n15907_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-15648 y=1406 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_4.B mux8_0.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=33 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_2.D VSS a_7452_n11894# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-11893 sky130_fd_pr__nfet_01v8
x B0 VDD a_n12316_n15299# VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-15136 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT a_n6035_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-5584 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B2 VDD a_n17266_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-17103 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.inv_14.Y VSS a_n17296_n11709# VSS s=4030,192 d=7540,376 l=30 w=130 x=-16147 y=-11682 sky130_fd_pr__nfet_01v8
x XOR8_0.S0 a_9528_n3766# mux8_1.NAND4F_1.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=9594 y=-3765 sky130_fd_pr__nfet_01v8
x A1 a_n11274_n17539# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17280 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_4.B a_9432_n35462# a_9528_n35462# VSS s=26400,866 d=26400,866 l=30 w=800 x=9498 y=-35461 sky130_fd_pr__nfet_01v8
x B5 XOR8_0.S5 a_n11274_n28476# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28313 sky130_fd_pr__nfet_01v8
x A2 MULT_0.NAND2_1.Y VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-21867 y=-2626 sky130_fd_pr__pfet_01v8
x a_n20737_n8419# a_n20557_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20106 y=-8418 sky130_fd_pr__nfet_01v8
x a_n10240_3164# a_n10210_3190# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-10143 y=3190 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT a_n12605_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VSS s=13200,466 d=24800,924 l=30 w=400 x=-12604 y=-9385 sky130_fd_pr__nfet_01v8
x a_n9305_n11683# a_n9125_n11063# mux8_4.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-8866 y=-11062 sky130_fd_pr__pfet_01v8
x B0 NOT8_0.S0 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8020 y=-15559 sky130_fd_pr__pfet_01v8
x a_n17548_3190# VSS a_n16792_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-16437 y=3190 sky130_fd_pr__nfet_01v8
x left_shifter_0.S0 a_7644_n3766# mux8_1.NAND4F_5.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-3765 sky130_fd_pr__nfet_01v8
x a_n14931_1406# a_n14751_2026# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-14492 y=2026 sky130_fd_pr__pfet_01v8
x a_n21363_1380# VSS a_n21333_1406# VSS s=4030,192 d=4290,196 l=30 w=130 x=-21362 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-19070 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_4.B mux8_7.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-27134 sky130_fd_pr__pfet_01v8
x SEL3 a_n17548_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-17489 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT a_n22489_1406# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=-22038 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15779 y=-9163 sky130_fd_pr__pfet_01v8
x VDD VDD left_shifter_0.S0 VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-14416 sky130_fd_pr__pfet_01v8
x MULT_0.NAND2_3.Y MULT_0.SO VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-18087 y=-2590 sky130_fd_pr__pfet_01v8
x A4 a_n17677_n21025# OR8_0.NOT8_0.A4 VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20382 sky130_fd_pr__pfet_01v8
x SEL3 a_n10786_3810# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-10719 y=3810 sky130_fd_pr__pfet_01v8
x B0 VSS a_n368_3164# VSS s=4030,192 d=7540,376 l=30 w=130 x=204 y=3190 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15673 y=661 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_6.Y mux8_4.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-18078 sky130_fd_pr__pfet_01v8
x SEL0 mux8_4.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-15214 sky130_fd_pr__pfet_01v8
x SEL1 mux8_3.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8436 y=-13550 sky130_fd_pr__pfet_01v8
x SEL0 a_10363_n25478# a_10459_n25478# VSS s=26400,866 d=26400,866 l=30 w=800 x=10429 y=-25477 sky130_fd_pr__nfet_01v8
x B7 VDD a_n23404_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-22831 y=3810 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-15961 y=661 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A1 VSS a_n14005_n5180# VSS s=4030,192 d=7540,376 l=30 w=130 x=-12856 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B a_n18305_n6187# MULT_0.4bit_ADDER_1.B3 VSS s=13200,466 d=24800,924 l=30 w=400 x=-18304 y=-6120 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.A0 VDD a_n10684_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9753 y=-7798 sky130_fd_pr__pfet_01v8
x a_n19028_n5180# VSS a_n18998_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-19027 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.inv_13.A VDD MULT_0.4bit_ADDER_1.A3 VDD s=7062,280 d=7062,280 l=30 w=214 x=-21845 y=-8863 sky130_fd_pr__pfet_01v8
x right_shifter_0.S6 VDD mux8_8.NAND4F_6.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8724 y=-31662 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_2.NAND4F_4.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=7392 y=-6058 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B0 VSS a_n10423_n12716# VSS s=24800,924 d=13200,466 l=30 w=400 x=-10422 y=-12745 sky130_fd_pr__nfet_01v8
x a_n6950_3164# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y a_n7496_3810# VDD s=18150,616 d=18150,616 l=30 w=550 x=-6949 y=3810 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10108_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9945 y=-8418 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y a_n18222_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-18163 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.A0 a_n10108_n5154# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-9849 y=-5153 sky130_fd_pr__nfet_01v8
x mux8_6.NAND4F_8.Y VSS mux8_6.inv_0.A VSS s=12400,524 d=6600,266 l=30 w=200 x=12219 y=-34903 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A VSS a_n13381_373# VSS s=24800,924 d=13200,466 l=30 w=400 x=-13380 y=343 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A VDD s=7062,280 d=7062,280 l=30 w=214 x=-18974 y=-5898 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_0.Y mux8_6.NAND4F_8.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11038 y=-33326 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A VDD a_n9901_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-9738 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-9485 y=-12427 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A VDD a_n18998_n7799# VDD s=18150,616 d=18150,616 l=30 w=550 x=-18835 y=-7798 sky130_fd_pr__pfet_01v8
x A0 VDD a_n1588_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-657 y=2026 sky130_fd_pr__pfet_01v8
x A4 VSS a_n14781_1380# VSS s=4030,192 d=7540,376 l=30 w=130 x=-13632 y=1406 sky130_fd_pr__nfet_01v8
x a_n10714_n5180# VSS a_n10684_n5154# VSS s=4030,192 d=4290,196 l=30 w=130 x=-10713 y=-5153 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-11894 y=-9163 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A VDD a_n19774_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-19803 y=2026 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_4.Y mux8_3.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-10686 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.A1 a_n13975_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-13140 y=-7798 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_2.D VSS a_7452_n34534# VSS s=49600,1724 d=26400,866 l=30 w=800 x=7422 y=-34533 sky130_fd_pr__nfet_01v8
x mux8_6.inv_0.A VSS Y7 VSS s=11600,516 d=11600,516 l=30 w=200 x=12923 y=-34856 sky130_fd_pr__nfet_01v8
x a_n20737_n11683# a_n20557_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-20106 y=-11682 sky130_fd_pr__nfet_01v8
x B4 XOR8_0.S4 a_n11274_n25843# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-25680 sky130_fd_pr__nfet_01v8
x AND8_0.NOT8_0.A5 AND8_0.S5 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21109 y=-20667 sky130_fd_pr__nfet_01v8
x SEL3 a_n4385_3190# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-4326 y=3810 sky130_fd_pr__pfet_01v8
x a_n8200_1380# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n8170_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-7623 y=2026 sky130_fd_pr__pfet_01v8
x SEL1 a_8400_n21878# a_8496_n21878# VSS s=26400,866 d=26400,866 l=30 w=800 x=8466 y=-21877 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A a_n9125_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-9058 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.B1 a_n13399_n8419# MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-13332 y=-8418 sky130_fd_pr__nfet_01v8
x B7 a_n12316_n34281# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12315 y=-34214 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_6.Y mux8_5.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-22606 sky130_fd_pr__pfet_01v8
x SEL2 VSS a_10267_n21877# VSS s=49600,1724 d=26400,866 l=30 w=800 x=10237 y=-21876 sky130_fd_pr__nfet_01v8
x mux8_8.A1 a_10459_n30006# mux8_8.NAND4F_0.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=10525 y=-30005 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.B2 a_n17266_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-17199 y=-7798 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_547_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=901 y=1406 sky130_fd_pr__nfet_01v8
x mux8_0.NAND4F_1.Y mux8_0.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11230 y=33 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_9.Y mux8_1.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-3207 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n13399_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-13236 y=-5153 sky130_fd_pr__nfet_01v8
x A2 MULT_0.NAND2_14.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-22500 y=-10967 sky130_fd_pr__pfet_01v8
x Y7 ZFLAG_0.nor4_1.Y VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=16497 y=-20122 sky130_fd_pr__nfet_01v8
x V_FLAG_0.NAND2_0.Y VDD V VDD s=7062,280 d=7062,280 l=30 w=214 x=7809 y=5283 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A mux8_4.A0 a_n9325_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-9354 y=1406 sky130_fd_pr__nfet_01v8
x SEL1 mux8_5.NAND4F_4.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7488 y=-19742 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A a_n209_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-150 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.S1 VDD mux8_2.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=-6058 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.B mux8_6.NAND4F_5.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=7680 y=-36190 sky130_fd_pr__pfet_01v8
x A1 AND8_0.NOT8_0.A1 VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-24447 y=-16192 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-15577 y=661 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.D VDD mux8_4.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-15214 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A a_n17466_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-17303 y=1406 sky130_fd_pr__nfet_01v8
x right_shifter_0.buffer_2.inv_1.A VDD right_shifter_0.S5 VDD s=13268,552 d=7062,280 l=30 w=214 x=-2049 y=-18945 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_0.C a_9336_n12822# a_9432_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=9402 y=-12821 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-15865 y=661 sky130_fd_pr__pfet_01v8
x VSS mux8_0.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=2897 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y a_n5059_1406# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-5000 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y a_n24048_1406# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-23981 y=1406 sky130_fd_pr__nfet_01v8
x VSS VDD a_n20557_n4534# VDD s=17050,612 d=18150,616 l=30 w=550 x=-20586 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_4.Y VDD mux8_8.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11518 y=-28798 sky130_fd_pr__pfet_01v8
x a_n23095_1380# a_n23065_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-22998 y=1406 sky130_fd_pr__nfet_01v8
x a_n6791_1406# 8bit_ADDER_0.S2 a_n6611_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-6256 y=1406 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_2.B1 a_n15131_n8419# VSS s=4290,196 d=4290,196 l=30 w=130 x=-15160 y=-8418 sky130_fd_pr__nfet_01v8
x SEL0 mux8_7.NAND4F_2.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-24270 sky130_fd_pr__pfet_01v8
x SEL2 mux8_4.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-14472 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B a_n18305_n12716# mux8_6.A1 VSS s=13200,466 d=24800,924 l=30 w=400 x=-18304 y=-12649 sky130_fd_pr__nfet_01v8
x SEL2 mux8_2.NAND4F_1.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=9180 y=-8922 sky130_fd_pr__pfet_01v8
x SEL2 mux8_3.NAND4F_2.D VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=5658 y=-9944 sky130_fd_pr__pfet_01v8
x B3 XOR8_0.S3 a_n11274_n23075# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-22912 sky130_fd_pr__nfet_01v8
x B7 AND8_0.NOT8_0.A7 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24395 y=-23914 sky130_fd_pr__pfet_01v8
x B7 a_2463_4914# VSS VSS s=4290,196 d=4030,192 l=30 w=130 x=2913 y=4914 sky130_fd_pr__nfet_01v8
x B6 VDD left_shifter_0.buffer_2.inv_1.A VDD s=13268,552 d=7062,280 l=30 w=214 x=-4765 y=-19770 sky130_fd_pr__pfet_01v8
x SEL1 VDD mux8_1.NAND4F_2.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=8340 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A a_n15131_n5154# MULT_0.4bit_ADDER_1.B1 VSS s=4290,196 d=4290,196 l=30 w=130 x=-15064 y=-5153 sky130_fd_pr__nfet_01v8
x VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A VDD VDD s=7062,280 d=13268,552 l=30 w=214 x=-9005 y=-5898 sky130_fd_pr__pfet_01v8
x ZFLAG_0.nor4_0.Y VDD ZFLAG_0.NAND2_0.Y VDD s=7062,280 d=7062,280 l=30 w=214 x=17548 y=-18488 sky130_fd_pr__pfet_01v8
x SEL1 mux8_0.NAND4F_0.C VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=6098 y=3639 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD s=13268,552 d=7062,280 l=30 w=214 x=-11894 y=-12427 sky130_fd_pr__pfet_01v8
x a_n209_1406# a_n29_2026# 8bit_ADDER_0.S0 VDD s=18150,616 d=18150,616 l=30 w=550 x=421 y=2026 sky130_fd_pr__pfet_01v8
x mux8_2.NAND4F_0.C mux8_2.NAND4F_0.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10303 y=-6058 sky130_fd_pr__pfet_01v8
x AND8_0.NOT8_0.A6 AND8_0.S6 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-21123 y=-21127 sky130_fd_pr__nfet_01v8
x B5 a_n17368_3190# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-17109 y=3190 sky130_fd_pr__nfet_01v8
x a_n19028_n11709# a_n18998_n11063# mux8_8.A1 VDD s=18150,616 d=18150,616 l=30 w=550 x=-18355 y=-11062 sky130_fd_pr__pfet_01v8
x B7 a_n12347_n34023# VDD VDD s=31900,1216 d=17050,612 l=30 w=550 x=-12315 y=-34402 sky130_fd_pr__pfet_01v8
x B2 VDD a_n12314_n21072# VDD s=17050,612 d=18150,616 l=30 w=550 x=-12313 y=-21101 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT a_n15707_n7799# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-14872 y=-7798 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-8507 y=-12427 sky130_fd_pr__pfet_01v8
x SEL3 VSS a_n23950_3190# VSS s=4290,196 d=4290,196 l=30 w=130 x=-23787 y=3190 sky130_fd_pr__nfet_01v8
x B2 a_n7496_3190# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=-7045 y=3190 sky130_fd_pr__nfet_01v8
x a_n12345_n31115# VSS a_n11274_n31661# VSS s=4030,192 d=4290,196 l=30 w=130 x=-11273 y=-31690 sky130_fd_pr__nfet_01v8
x B7 a_n11276_n33705# XOR8_0.S7 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11275 y=-33638 sky130_fd_pr__nfet_01v8
x mux8_4.inv_0.A VDD Y3 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-16394 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A a_n12416_n4534# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12349 y=-4533 sky130_fd_pr__pfet_01v8
x mux8_4.NAND4F_2.Y VDD mux8_4.NAND4F_8.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11326 y=-15214 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_1.Y VDD mux8_3.NAND4F_9.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=11134 y=-13550 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A6 OR8_0.S6 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15532 y=-20998 sky130_fd_pr__nfet_01v8
x a_1857_4888# V_FLAG_0.XOR2_2.B a_1887_5534# VDD s=18150,616 d=18150,616 l=30 w=550 x=2433 y=5534 sky130_fd_pr__pfet_01v8
x mux8_0.NAND4F_0.C VDD mux8_0.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9276 y=33 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_0.Y VDD mux8_1.NAND4F_8.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-1630 sky130_fd_pr__pfet_01v8
x mux8_8.NAND4F_6.Y mux8_8.NAND4F_9.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=11422 y=-31662 sky130_fd_pr__pfet_01v8
x B2 AND8_0.NOT8_0.A2 VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24442 y=-17789 sky130_fd_pr__pfet_01v8
x mux8_1.NAND4F_4.B VDD mux8_1.NAND4F_3.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9468 y=-1630 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_1.B1 a_n15131_n5154# VSS s=4290,196 d=4290,196 l=30 w=130 x=-14968 y=-5153 sky130_fd_pr__nfet_01v8
x VSS VSS a_n20296_n6187# VSS s=24800,924 d=13200,466 l=30 w=400 x=-20295 y=-6216 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-14801 y=-9163 sky130_fd_pr__pfet_01v8
x mux8_6.NAND4F_4.Y mux8_6.NAND4F_8.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=11614 y=-33326 sky130_fd_pr__pfet_01v8
x right_shifter_0.buffer_2.inv_1.A VDD right_shifter_0.S5 VDD s=7062,280 d=13268,552 l=30 w=214 x=-1857 y=-18945 sky130_fd_pr__pfet_01v8
x AND8_0.S3 a_7644_n16422# mux8_4.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=-16421 sky130_fd_pr__nfet_01v8
x B0 a_n24013_n15316# VSS VSS s=13200,466 d=24800,924 l=30 w=400 x=-23946 y=-15315 sky130_fd_pr__nfet_01v8
x OR8_0.S0 a_8592_n2838# mux8_1.NAND4F_2.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=8658 y=-2837 sky130_fd_pr__nfet_01v8
x mux8_1.NAND4F_2.Y a_11290_n2838# a_11386_n2838# VSS s=26400,866 d=26400,866 l=30 w=800 x=11356 y=-2837 sky130_fd_pr__nfet_01v8
x A1 MULT_0.NAND2_9.Y VDD VDD s=7062,280 d=7062,280 l=30 w=214 x=-24045 y=-12259 sky130_fd_pr__pfet_01v8
x OR8_0.NOT8_0.A2 OR8_0.S2 VSS VSS s=11600,516 d=11600,516 l=30 w=200 x=-15518 y=-19098 sky130_fd_pr__nfet_01v8
x Y2 ZFLAG_0.nor4_0.Y VSS VSS s=6600,266 d=6600,266 l=30 w=200 x=16305 y=-17248 sky130_fd_pr__nfet_01v8
x a_n3500_1406# 8bit_ADDER_0.S1 a_n3320_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-2965 y=2026 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B a_n8432_n9452# MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT VSS s=13200,466 d=24800,924 l=30 w=400 x=-8431 y=-9385 sky130_fd_pr__nfet_01v8
x MULT_0.inv_9.Y a_n13975_n11063# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-12948 y=-11062 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT VDD s=7062,280 d=7062,280 l=30 w=214 x=-15769 y=661 sky130_fd_pr__pfet_01v8
x mux8_7.NAND4F_2.D VDD mux8_7.NAND4F_4.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=7200 y=-24270 sky130_fd_pr__pfet_01v8
x a_3313_4914# a_3493_4914# V_FLAG_0.XOR2_2.Y VSS s=4290,196 d=4290,196 l=30 w=130 x=3943 y=4914 sky130_fd_pr__nfet_01v8
x mux8_5.NAND4F_4.B a_7548_n20950# a_7644_n20950# VSS s=26400,866 d=26400,866 l=30 w=800 x=7614 y=-20949 sky130_fd_pr__nfet_01v8
x SEL0 mux8_4.NAND4F_6.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=8628 y=-18078 sky130_fd_pr__pfet_01v8
x B1 XOR8_0.S1 a_n11274_n17539# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-17376 sky130_fd_pr__nfet_01v8
x B5 a_n11274_n28476# XOR8_0.S5 VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-28409 sky130_fd_pr__nfet_01v8
x MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT a_n18998_n4534# VDD VDD s=18150,616 d=17050,612 l=30 w=550 x=-17971 y=-4533 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VSS a_n11840_n11683# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11485 y=-11682 sky130_fd_pr__nfet_01v8
x SEL0 mux8_0.NAND4F_7.Y VDD VDD s=10626,388 d=10626,388 l=30 w=322 x=10495 y=34 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A VDD a_n29_2026# VDD s=17050,612 d=18150,616 l=30 w=550 x=-58 y=2026 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A mux8_5.A0 a_n12616_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-12645 y=1406 sky130_fd_pr__nfet_01v8
x A3 VSS a_n10884_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-10529 y=1406 sky130_fd_pr__nfet_01v8
x B4 a_n12314_n26419# VDD VDD s=18150,616 d=18150,616 l=30 w=550 x=-12313 y=-26352 sky130_fd_pr__pfet_01v8
x mux8_5.NAND4F_7.Y VSS a_11194_n21878# VSS s=49600,1724 d=26400,866 l=30 w=800 x=11164 y=-21877 sky130_fd_pr__nfet_01v8
x A6 VDD a_n21333_2026# VDD s=18150,616 d=18150,616 l=30 w=550 x=-20402 y=2026 sky130_fd_pr__pfet_01v8
x mux8_5.inv_0.A VDD Y4 VDD s=7062,280 d=7062,280 l=30 w=214 x=12923 y=-20922 sky130_fd_pr__pfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT a_n19198_1406# VSS VSS s=4290,196 d=4290,196 l=30 w=130 x=-18939 y=1406 sky130_fd_pr__nfet_01v8
x 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 8bit_ADDER_0.S1 a_n2744_1406# VSS s=4290,196 d=4290,196 l=30 w=130 x=-2581 y=1406 sky130_fd_pr__nfet_01v8
x B1 VDD a_n3659_3164# VDD s=17050,612 d=31900,1216 l=30 w=550 x=-3086 y=3810 sky130_fd_pr__pfet_01v8
x B2 XOR8_0.S2 a_n11274_n20496# VSS s=4290,196 d=4290,196 l=30 w=130 x=-11273 y=-20525 sky130_fd_pr__nfet_01v8
x AND8_0.S1 mux8_2.NAND4F_4.Y VDD VDD s=10626,388 d=19964,768 l=30 w=322 x=7872 y=-6058 sky130_fd_pr__pfet_01v8
x a_n14155_n11683# a_n13975_n11063# MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A VDD s=18150,616 d=18150,616 l=30 w=550 x=-13716 y=-11062 sky130_fd_pr__pfet_01v8
x MULT_0.4bit_ADDER_2.B2 a_n16690_n11683# MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A VSS s=4290,196 d=4290,196 l=30 w=130 x=-16623 y=-11682 sky130_fd_pr__nfet_01v8
x MULT_0.NAND2_2.Y MULT_0.4bit_ADDER_0.B0 VDD VDD s=13268,552 d=7062,280 l=30 w=214 x=-19866 y=-2590 sky130_fd_pr__pfet_01v8
x VSS a_7644_1690# mux8_0.NAND4F_4.Y VSS s=26400,866 d=49600,1724 l=30 w=800 x=7710 y=1690 sky130_fd_pr__nfet_01v8
x mux8_2.NAND4F_9.Y mux8_2.inv_0.A VSS VSS s=6600,266 d=12400,524 l=30 w=200 x=12315 y=-7635 sky130_fd_pr__nfet_01v8
x A4 OR8_0.NOT8_0.A4 a_n17677_n21025# VDD s=8448,322 d=8448,322 l=30 w=256 x=-17676 y=-20478 sky130_fd_pr__pfet_01v8
x mux8_3.NAND4F_7.Y VDD mux8_3.NAND4F_9.Y VDD s=19964,768 d=10626,388 l=30 w=322 x=10942 y=-13550 sky130_fd_pr__pfet_01v8
x SEL1 a_7452_n12822# a_7548_n12822# VSS s=26400,866 d=26400,866 l=30 w=800 x=7518 y=-12821 sky130_fd_pr__nfet_01v8
x SEL3 VDD a_3493_5534# VDD s=17050,612 d=18150,616 l=30 w=550 x=3463 y=5534 sky130_fd_pr__pfet_01v8
x VSS VDD mux8_0.NAND4F_1.Y VDD s=10626,388 d=10626,388 l=30 w=322 x=9660 y=33 sky130_fd_pr__pfet_01v8
C MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT VDD 3.6
C a_n13192_2026# mux8_5.A0 2.5
C MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.B2 2.7
C a_n11460_2026# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A 2.5
C A4 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 2.7
C AND8_0.S7 OR8_0.S7 25.2
C MULT_0.inv_8.Y MULT_0.inv_9.Y 5.5
C MULT_0.4bit_ADDER_0.A1 VDD 2.8
C mux8_4.NAND4F_2.D SEL1 3.4
C MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.B0 2.3
C MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.B1 2.3
C VDD mux8_1.NAND4F_8.Y 3.4
C VDD a_n18998_n7799# 2.8
C VDD mux8_4.NAND4F_3.Y 2.2
C B2 A1 35.9
C mux8_7.NAND4F_1.Y VDD 2.2
C mux8_4.A1 mux8_4.A0 4.9
C mux8_5.NAND4F_4.B SEL1 4.4
C mux8_8.NAND4F_0.C SEL0 12.5
C a_n9125_n4534# VDD 2.8
C VDD a_n23065_2026# 2.8
C XOR8_0.S5 NOT8_0.S5 10.3
C VDD mux8_1.NAND4F_0.C 2.6
C A5 VDD 2.2
C MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.B0 3.5
C a_n18998_n7799# MULT_0.4bit_ADDER_2.B2 2.5
C SEL0 VDD 9.4
C VDD a_n6611_2026# 2.8
C mux8_2.NAND4F_1.Y mux8_2.NAND4F_6.Y 2.5
C VDD mux8_6.NAND4F_2.Y 2.2
C MULT_0.NAND2_9.Y VDD 2.1
C VDD a_n15707_n11063# 2.8
C VDD MULT_0.NAND2_11.Y 2.2
C MULT_0.4bit_ADDER_0.B0 MULT_0.SO 5.2
C a_n18042_2026# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A 2.5
C SEL0 mux8_0.NAND4F_0.C 12.5
C MULT_0.S2 8bit_ADDER_0.S2 4.8
C mux8_6.NAND4F_0.C mux8_6.NAND4F_4.B 2.1
C SEL0 SEL1 33.6
C VDD B3 8.5
C mux8_8.NAND4F_6.Y VDD 2.2
C MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.B3 2.3
C AND8_0.S6 OR8_0.S5 2.6
C a_n9125_n4534# MULT_0.S1 2.5
C a_n12316_n34281# XOR8_0.S7 2.5
C XOR8_0.S5 OR8_0.S5 11.7
C mux8_6.A0 a_n23065_2026# 2.5
C AND8_0.S2 XOR8_0.S1 3.6
C B6 B5 4.6
C Y6 Y7 4.6
C VDD MULT_0.NAND2_0.Y 2.1
C XOR8_0.S6 NOT8_0.S6 8.7
C VDD B4 6.8
C VDD mux8_0.NAND4F_5.Y 2.2
C VDD mux8_4.NAND4F_2.Y 2.2
C a_n14751_2026# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A 2.5
C MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.B0 4.9
C VDD a_n19774_2026# 2.8
C SEL1 mux8_3.NAND4F_2.D 3.4
C AND8_0.S6 mux8_8.A1 2.2
C mux8_5.NAND4F_2.Y mux8_5.NAND4F_4.Y 2.0
C VDD mux8_4.NAND4F_9.Y 2.3
C A3 VDD 7.8
C A2 B3 30.3
C a_n10684_n11063# VDD 2.8
C 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A a_n4879_2026# 2.5
C A7 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 2.7
C mux8_6.NAND4F_7.Y VDD 2.1
C VDD a_n4205_3810# 2.7
C VDD a_n15707_n7799# 2.8
C a_n6611_2026# 8bit_ADDER_0.S2 2.5
C OR8_0.S1 OR8_0.S0 2.7
C a_n12314_n31661# VDD 2.8
C VDD mux8_6.NAND4F_4.Y 2.2
C AND8_0.S4 OR8_0.S4 24.9
C MULT_0.NAND2_15.Y VDD 2.2
C a_n15707_n11063# mux8_7.A1 2.5
C VDD AND8_0.NOT8_0.A7 2.2
C VDD a_n12314_n26419# 2.8
C VDD MULT_0.NAND2_2.Y 2.2
C A3 A2 4.7
C B0 VDD 23.3
C VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT 3.5
C mux8_4.NAND4F_6.Y mux8_4.NAND4F_1.Y 2.5
C VDD mux8_5.NAND4F_5.Y 2.2
C MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A a_n13975_n7799# 2.5
C mux8_6.NAND4F_2.D SEL1 3.3
C A4 VDD 2.8
C VDD a_n20557_n11063# 2.8
C ZFLAG_0.NAND2_0.Y VDD 2.1
C mux8_7.A1 AND8_0.S5 2.1
C mux8_2.NAND4F_2.Y mux8_2.NAND4F_4.Y 2.0
C VDD MULT_0.4bit_ADDER_0.A0 2.6
C mux8_4.NAND4F_1.Y VDD 2.2
C SEL1 mux8_6.NAND4F_4.B 4.4
C VDD MULT_0.NAND2_1.Y 2.2
C AND8_0.S0 MULT_0.SO 10.0
C VDD mux8_4.NAND4F_4.Y 2.2
C AND8_0.NOT8_0.A6 VDD 2.3
C AND8_0.S6 AND8_0.S7 4.0
C a_n11460_2026# VDD 2.8
C mux8_5.NAND4F_6.Y mux8_5.NAND4F_1.Y 2.5
C VDD mux8_2.NAND4F_5.Y 2.2
C a_n20557_n4534# VDD 2.8
C VDD mux8_5.NAND4F_1.Y 2.2
C left_shifter_0.S3 right_shifter_0.S3 4.6
C left_shifter_0.S7 right_shifter_0.S7 4.6
C A6 B6 52.7
C NOT8_0.S7 NOT8_0.S6 2.2
C a_n10684_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A 2.5
C mux8_3.NAND4F_1.Y VDD 2.2
C SEL1 mux8_1.NAND4F_2.D 3.4
C a_n19774_2026# mux8_8.A0 2.5
C mux8_6.A1 AND8_0.S7 3.5
C VDD MULT_0.4bit_ADDER_0.B1 2.8
C left_shifter_0.S3 NOT8_0.S3 7.8
C a_n16483_2026# VDD 2.8
C left_shifter_0.S6 NOT8_0.S6 10.7
C MULT_0.inv_9.Y MULT_0.inv_14.Y 2.1
C XOR8_0.S5 AND8_0.S6 2.3
C AND8_0.S1 OR8_0.S1 32.3
C left_shifter_0.C right_shifter_0.C 5.1
C mux8_1.NAND4F_6.Y VDD 2.2
C VDD mux8_6.NAND4F_9.Y 2.3
C mux8_2.NAND4F_2.D SEL1 3.4
C mux8_3.NAND4F_6.Y mux8_3.NAND4F_1.Y 2.5
C VDD mux8_7.NAND4F_0.Y 2.1
C NOT8_0.S5 left_shifter_0.S5 10.3
C NOT8_0.S4 XOR8_0.S4 10.1
C SEL0 mux8_4.NAND4F_0.C 12.7
C B2 B3 3.1
C mux8_1.NAND4F_2.Y mux8_1.NAND4F_4.Y 2.0
C VDD MULT_0.4bit_ADDER_0.B2 3.4
C SEL1 mux8_2.NAND4F_4.B 4.4
C MULT_0.4bit_ADDER_1.B2 VDD 2.0
C VDD mux8_4.NAND4F_8.Y 3.4
C mux8_0.NAND4F_0.C mux8_0.NAND4F_4.B 2.1
C A0 VDD 13.4
C mux8_7.A0 mux8_5.A0 19.3
C SEL1 mux8_0.NAND4F_4.B 4.4
C MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.A0 2.4
C MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A a_n13975_n11063# 2.5
C AND8_0.S1 OR8_0.S0 3.7
C a_n15707_n7799# MULT_0.4bit_ADDER_2.B1 2.5
C VDD a_n914_3810# 2.7
C Y5 Y6 3.2
C A3 B2 2.1
C mux8_6.A0 right_shifter_0.C 2.6
C VDD a_n10786_3810# 2.7
C VDD MULT_0.NAND2_3.Y 2.1
C VDD a_n17368_3810# 2.7
C mux8_3.NAND4F_2.Y mux8_3.NAND4F_4.Y 2.0
C mux8_1.NAND4F_0.C mux8_1.NAND4F_4.B 2.1
C B1 A1 46.2
C a_n12416_n11063# VDD 2.8
C VDD a_n3320_2026# 2.8
C AND8_0.S4 mux8_6.A1 3.1
C mux8_7.A1 XOR8_0.S4 2.1
C VDD a_3493_5534# 2.7
C VDD a_n12314_n23651# 2.8
C a_n17266_n4534# VDD 2.8
C MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A a_n10684_n11063# 2.5
C A5 B5 48.7
C VDD a_n12316_n15299# 2.7
C a_n9125_n11063# mux8_4.A1 2.5
C VDD a_n23950_3810# 2.8
C SEL0 mux8_7.NAND4F_0.C 12.7
C VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT 3.5
C mux8_7.NAND4F_6.Y VDD 2.2
C a_n29_2026# 8bit_ADDER_0.S0 2.5
C mux8_8.A1 mux8_7.A1 12.7
C VDD mux8_7.NAND4F_3.Y 2.2
C VDD a_n12416_n7799# 2.8
C mux8_8.NAND4F_6.Y mux8_8.NAND4F_1.Y 2.5
C VDD a_n1588_2026# 2.8
C AND8_0.S2 OR8_0.S2 18.4
C AND8_0.S0 OR8_0.S0 34.7
C mux8_5.A0 mux8_5.A1 4.8
C A5 B6 29.4
C VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 3.2
C VDD MULT_0.4bit_ADDER_1.A0 2.9
C VDD mux8_1.NAND4F_7.Y 2.1
C mux8_4.NAND4F_7.Y VDD 2.1
C mux8_3.NAND4F_9.Y VDD 2.3
C AND8_0.S2 right_shifter_0.S1 2.5
C SEL0 mux8_3.NAND4F_0.C 13.0
C XOR8_0.S0 a_n12316_n15299# 2.5
C A5 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 2.7
C VDD mux8_0.NAND4F_9.Y 2.3
C MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.B2 2.3
C A2 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 2.7
C VDD mux8_2.NAND4F_7.Y 2.1
C mux8_8.A1 mux8_8.A0 4.7
C a_n13975_n4534# VDD 2.8
C 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A a_n8170_2026# 2.5
C VDD mux8_0.NAND4F_7.Y 2.1
C mux8_7.NAND4F_7.Y VDD 2.1
C VDD MULT_0.4bit_ADDER_0.B0 2.5
C B5 B4 6.4
C XOR8_0.S0 OR8_0.S0 12.4
C OR8_0.S1 XOR8_0.S1 14.4
C AND8_0.S2 NOT8_0.S1 2.0
C mux8_1.NAND4F_6.Y mux8_1.NAND4F_1.Y 2.5
C MULT_0.4bit_ADDER_1.B3 VDD 3.5
C mux8_7.NAND4F_2.Y mux8_7.NAND4F_4.Y 2.0
C VDD mux8_6.A1 3.5
C VDD mux8_7.NAND4F_2.Y 2.2
C MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.A1 2.1
C mux8_5.NAND4F_2.D SEL1 3.4
C mux8_4.A0 8bit_ADDER_0.S2 5.9
C VDD mux8_2.NAND4F_9.Y 2.3
C AND8_0.S5 right_shifter_0.S4 2.8
C A3 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 2.7
C mux8_6.NAND4F_1.Y VDD 2.2
C SEL2 VDD 11.0
C VDD a_n12314_n18115# 2.8
C a_n18998_n11063# mux8_8.A1 2.5
C AND8_0.S1 AND8_0.S0 9.2
C VDD MULT_0.inv_6.A 2.1
C VDD a_n9125_n7799# 2.8
C A4 B5 35.9
C SEL2 SEL1 52.1
C mux8_8.NAND4F_7.Y VDD 2.1
C VDD mux8_0.NAND4F_6.Y 2.2
C AND8_0.S3 OR8_0.S2 2.5
C mux8_6.A1 mux8_6.A0 4.8
C mux8_3.NAND4F_8.Y VDD 3.4
C mux8_8.NAND4F_0.Y VDD 2.1
C mux8_4.NAND4F_4.B SEL1 4.4
C XOR8_0.S5 a_n12314_n29052# 2.5
C left_shifter_0.S4 NOT8_0.S4 11.0
C B0 A1 2.1
C VDD a_n20557_n7799# 2.8
C SEL1 mux8_7.NAND4F_2.D 3.4
C mux8_0.NAND4F_4.Y VDD 2.2
C a_5197_5532# V_FLAG_0.XOR2_0.Y 2.5
C AND8_0.S2 MULT_0.S2 12.0
C a_n13192_2026# VDD 2.8
C left_shifter_0.S1 right_shifter_0.S1 14.5
C mux8_5.NAND4F_0.Y VDD 2.1
C AND8_0.S1 XOR8_0.S0 3.5
C mux8_4.NAND4F_6.Y VDD 2.2
C a_n18998_n4534# MULT_0.4bit_ADDER_1.B2 2.5
C VDD MULT_0.4bit_ADDER_2.B3 3.5
C a_n10684_n4534# VDD 2.8
C OR8_0.S6 XOR8_0.S6 7.0
C MULT_0.NAND2_4.Y VDD 2.1
C a_n16483_2026# mux8_7.A0 2.5
C VDD a_n24624_2026# 2.8
C SEL0 mux8_2.NAND4F_0.C 12.9
C VDD mux8_7.NAND4F_4.Y 2.2
C VDD 8bit_ADDER_0.C 2.6
C MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A a_n20557_n11063# 2.5
C MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.A3 2.3
C V_FLAG_0.XOR2_2.B a_1887_5534# 2.5
C AND8_0.S1 MULT_0.S1 12.4
C VDD mux8_5.NAND4F_6.Y 2.2
C left_shifter_0.S1 NOT8_0.S1 22.5
C OR8_0.S6 AND8_0.S7 3.6
C VDD mux8_5.NAND4F_9.Y 2.3
C MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A a_n20557_n7799# 2.5
C VDD a_n8170_2026# 2.8
C a_n12314_n18115# XOR8_0.S1 2.5
C VDD a_n17266_n11063# 2.8
C AND8_0.S1 right_shifter_0.S0 7.5
C left_shifter_0.S2 right_shifter_0.S2 5.4
C VDD SEL1 8.5
C mux8_3.NAND4F_6.Y VDD 2.2
C SEL1 mux8_7.NAND4F_4.B 4.4
C a_n12314_n21072# VDD 2.8
C A2 VDD 6.5
C VDD B7 5.2
C mux8_8.NAND4F_3.Y VDD 2.2
C mux8_1.NAND4F_5.Y VDD 2.2
C VDD MULT_0.NAND2_14.Y 2.1
C VDD mux8_6.NAND4F_5.Y 2.2
C a_n20557_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A 2.5
C left_shifter_0.S2 NOT8_0.S2 14.8
C AND8_0.S6 OR8_0.S6 17.1
C mux8_0.NAND4F_8.Y VDD 3.4
C VDD a_n21333_2026# 2.8
C SEL1 mux8_3.NAND4F_4.B 4.4
C NOT8_0.S0 XOR8_0.S0 23.7
C a_n12314_n21072# XOR8_0.S2 2.5
C MULT_0.NAND2_10.Y VDD 2.1
C SEL0 mux8_1.NAND4F_0.C 13.0
C VDD AND8_0.NOT8_0.A3 2.3
C VDD mux8_7.NAND4F_8.Y 3.4
C MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT VDD 3.6
C A0 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 2.7
C Y1 Y2 5.8
C VDD a_n17266_n7799# 2.8
C a_n12314_n29052# VDD 2.8
C MULT_0.4bit_ADDER_1.A2 VDD 3.3
C VDD AND8_0.NOT8_0.A0 2.4
C VDD mux8_1.NAND4F_9.Y 2.3
C a_n914_3810# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 2.5
C mux8_5.NAND4F_8.Y VDD 3.4
C right_shifter_0.S7 mux8_6.A1 2.6
C a_n7496_3810# 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 2.5
C a_n10786_3810# 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 2.5
C a_n14077_3810# 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 2.5
C a_n17368_3810# 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 2.5
C a_n12416_n11063# mux8_5.A1 2.5
C a_n3320_2026# 8bit_ADDER_0.S1 2.5
C VDD SEL3 11.2
C MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT VDD 3.3
C VDD mux8_2.NAND4F_0.Y 2.1
C mux8_0.NAND4F_1.Y mux8_0.NAND4F_6.Y 2.5
C mux8_8.NAND4F_2.Y VDD 2.2
C mux8_7.NAND4F_5.Y VDD 2.2
C a_n9901_2026# mux8_4.A0 2.5
C VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 3.2
C 8bit_ADDER_0.S0 MULT_0.SO 10.2
C a_n9125_n11063# VDD 2.8
C MULT_0.inv_8.Y VDD 2.8
C A1 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 2.7
C MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.A0 5.5
C mux8_4.NAND4F_0.C mux8_4.NAND4F_4.B 2.1
C MULT_0.inv_7.A VDD 2.1
C VDD mux8_1.NAND4F_1.Y 2.2
C VDD a_1887_5534# 2.7
C mux8_6.NAND4F_6.Y mux8_6.NAND4F_1.Y 2.5
C B4 B3 3.7
C XOR8_0.S3 XOR8_0.S4 2.4
C MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.A0 5.5
C mux8_7.NAND4F_9.Y VDD 2.3
C a_n20659_3810# 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 2.5
C a_n23950_3810# 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 2.5
C VDD mux8_1.NAND4F_0.Y 2.2
C VDD mux8_0.NAND4F_0.Y 2.1
C A3 B3 43.1
C VDD mux8_2.NAND4F_1.Y 2.2
C MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.B2 2.9
C mux8_5.NAND4F_3.Y VDD 2.2
C VDD AND8_0.NOT8_0.A1 2.4
C VDD mux8_0.NAND4F_1.Y 2.2
C mux8_6.NAND4F_2.Y mux8_6.NAND4F_4.Y 2.0
C mux8_2.NAND4F_0.C mux8_2.NAND4F_4.B 2.1
C mux8_6.A0 mux8_8.A0 21.2
C MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.A1 2.3
C VDD mux8_3.NAND4F_0.Y 2.1
C B2 VDD 8.4
C a_n12416_n7799# MULT_0.4bit_ADDER_2.B0 2.5
C right_shifter_0.S6 AND8_0.S7 2.6
C XOR8_0.S3 NOT8_0.S3 6.0
C A3 B4 23.9
C a_n18042_2026# VDD 2.8
C VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 3.2
C AND8_0.S3 OR8_0.S3 12.2
C 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A a_n24624_2026# 2.5
C VDD a_n18998_n11063# 2.8
C VDD AND8_0.NOT8_0.A2 2.3
C VDD mux8_2.NAND4F_3.Y 2.2
C mux8_8.NAND4F_4.Y VDD 2.2
C MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.B1 3.3
C AND8_0.S4 mux8_5.A1 5.7
C a_n15707_n4534# MULT_0.4bit_ADDER_1.B1 2.5
C AND8_0.NOT8_0.A4 VDD 2.3
C VDD a_5197_5532# 2.8
C A2 B2 46.0
C a_n18998_n4534# VDD 2.8
C a_n1588_2026# 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 2.5
C B1 A0 36.8
C MULT_0.inv_13.A VDD 2.1
C mux8_6.NAND4F_6.Y VDD 2.2
C NOT8_0.S7 XOR8_0.S7 7.9
C MULT_0.NAND2_8.Y VDD 2.1
C mux8_5.NAND4F_0.C mux8_5.NAND4F_4.B 2.1
C right_shifter_0.S5 left_shifter_0.S5 5.9
C 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT VDD 3.3
C MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A a_n17266_n7799# 2.5
C A6 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 2.7
C a_3493_5534# V_FLAG_0.XOR2_2.Y 2.5
C VDD mux8_1.NAND4F_3.Y 2.3
C VDD mux8_0.NAND4F_3.Y 2.2
C VDD a_n12316_n34281# 2.8
C A4 B4 43.4
C a_n12314_n23651# XOR8_0.S3 2.5
C VDD a_n4879_2026# 2.8
C mux8_5.NAND4F_2.Y VDD 2.2
C mux8_8.NAND4F_2.D SEL1 3.4
C mux8_8.NAND4F_1.Y VDD 2.2
C VDD A7 2.6
C left_shifter_0.S4 right_shifter_0.S4 4.9
C mux8_4.NAND4F_2.Y mux8_4.NAND4F_4.Y 2.0
C VDD mux8_3.NAND4F_3.Y 2.2
C mux8_7.NAND4F_0.C mux8_7.NAND4F_4.B 2.1
C OR8_0.S1 AND8_0.S2 2.8
C VDD B5 5.8
C Y0 Y1 6.2
C SEL1 mux8_1.NAND4F_4.B 4.4
C a_n17266_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A 2.5
C VDD a_n7496_3810# 2.7
C VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT 3.6
C VDD a_n14077_3810# 2.7
C OR8_0.S5 AND8_0.S5 23.6
C AND8_0.S3 mux8_4.A1 6.7
C mux8_4.NAND4F_5.Y VDD 2.2
C VDD a_n13975_n7799# 2.8
C VDD mux8_2.NAND4F_2.Y 2.2
C mux8_8.NAND4F_8.Y VDD 3.4
C mux8_5.NAND4F_0.C SEL0 13.0
C VDD a_n9901_2026# 2.8
C A7 B7 51.2
C mux8_0.NAND4F_4.Y mux8_0.NAND4F_2.Y 2.0
C VDD B6 5.7
C left_shifter_0.S6 right_shifter_0.S6 6.2
C SEL1 mux8_0.NAND4F_2.D 3.4
C VDD MULT_0.4bit_ADDER_1.A1 3.0
C MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A a_n10684_n7799# 2.5
C VDD a_n20659_3810# 2.7
C VDD mux8_6.NAND4F_8.Y 3.4
C A1 VDD 6.7
C MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT VDD 3.3
C mux8_7.NAND4F_6.Y mux8_7.NAND4F_1.Y 2.5
C a_n12416_n4534# MULT_0.4bit_ADDER_1.B0 2.5
C 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT VDD 3.2
C VDD mux8_1.NAND4F_2.Y 2.3
C VDD mux8_0.NAND4F_2.Y 2.2
C mux8_3.NAND4F_0.C mux8_3.NAND4F_4.B 2.1
C VDD left_shifter_0.S0 2.1
C left_shifter_0.S2 left_shifter_0.S1 2.0
C mux8_8.NAND4F_2.Y mux8_8.NAND4F_4.Y 2.0
C mux8_5.A0 mux8_4.A0 10.6
C mux8_5.NAND4F_4.Y VDD 2.2
C a_n15707_n4534# VDD 2.8
C VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 3.2
C B6 B7 5.5
C MULT_0.inv_9.Y VDD 3.0
C mux8_7.A0 mux8_7.A1 5.8
C a_n12314_n26419# XOR8_0.S4 2.5
C VDD MULT_0.inv_12.A 2.1
C VDD mux8_3.NAND4F_2.Y 2.2
C mux8_8.NAND4F_9.Y VDD 2.3
C MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT VDD 3.3
C VDD a_n29_2026# 2.8
C XOR8_0.S2 NOT8_0.S2 11.5
C 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A a_n21333_2026# 2.5
C NOT8_0.S0 left_shifter_0.S0 18.4
C VDD a_n13975_n11063# 2.8
C VDD mux8_3.NAND4F_5.Y 2.2
C OR8_0.S2 XOR8_0.S2 9.1
C mux8_8.NAND4F_5.Y VDD 2.2
C VDD mux8_2.NAND4F_6.Y 2.2
C VDD mux8_2.NAND4F_4.Y 2.2
C VDD mux8_5.NAND4F_7.Y 2.1
C MULT_0.S1 8bit_ADDER_0.S1 4.8
C VDD mux8_6.NAND4F_0.Y 2.1
C MULT_0.inv_14.Y VDD 3.3
C mux8_7.A0 mux8_8.A0 9.3
C 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT VDD 3.2
C MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT VDD 3.6
C A6 VDD 2.1
C VDD AND8_0.NOT8_0.A5 2.3
C a_n12416_n4534# VDD 2.8
C MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.A1 2.1
C mux8_3.NAND4F_7.Y VDD 2.1
C B0 A0 57.1
C 8bit_ADDER_0.S2 8bit_ADDER_0.S1 4.7
C VDD a_n10684_n7799# 2.8
C mux8_5.A1 mux8_7.A1 8.9
C mux8_2.NAND4F_8.Y VDD 3.4
C mux8_8.NAND4F_4.B mux8_8.NAND4F_0.C 2.1
C left_shifter_0.S0 right_shifter_0.S0 15.0
C left_shifter_0.S7 NOT8_0.S7 8.4
C MULT_0.4bit_ADDER_0.A2 VDD 3.1
C a_n13975_n4534# MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A 2.5
C VDD mux8_1.NAND4F_4.Y 2.3
C MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.B2 2.3
C VDD mux8_4.NAND4F_0.Y 2.1
C a_n9125_n7799# MULT_0.S2 2.5
C XOR8_0.S6 a_n12314_n31661# 2.5
C right_shifter_0.S0 right_shifter_0.S1 2.3
C a_n4205_3810# 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 2.5
C left_shifter_0.S7 left_shifter_0.S6 2.3
C AND8_0.S1 AND8_0.S2 6.9
C VDD mux8_3.NAND4F_4.Y 2.2
C a_n14751_2026# VDD 2.8
C A6 B7 23.2
C AND8_0.S6 AND8_0.S5 6.5
C SEL0 mux8_6.NAND4F_0.C 10.6
C MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A a_n17266_n11063# 2.5
C VDD mux8_6.NAND4F_3.Y 2.2
C B1 VDD 8.3
C XOR8_0.S1 NOT8_0.S1 20.0
C VDD MULT_0.NAND2_5.Y 2.1
C mux8_8.NAND4F_4.B SEL1 4.4
R S 2529
= S buffer_0.inv_1.Y
= S buffer_0.Y
C Y70 9.7
R Y7 10723
= Y7 ZFLAG_0.nor4_1.D
= Y7 ZFLAG_0.A7
= Y7 buffer_0.inv_0.A
= Y7 buffer_0.A
= Y7 mux8_6.inv_0.Y
= Y7 mux8_6.Y
C Y60 4.5
R Y6 8207
= Y6 ZFLAG_0.nor4_1.C
= Y6 ZFLAG_0.A6
= Y6 mux8_8.inv_0.Y
= Y6 mux8_8.Y
C Y50 3.8
R Y5 8198
= Y5 ZFLAG_0.nor4_1.B
= Y5 ZFLAG_0.A5
= Y5 mux8_7.inv_0.Y
= Y5 mux8_7.Y
C Y40 2.8
R Y4 8497
= Y4 ZFLAG_0.nor4_1.A
= Y4 ZFLAG_0.A4
= Y4 mux8_5.inv_0.Y
= Y4 mux8_5.Y
R Z 2529
= Z ZFLAG_0.inv_0.Y
= Z ZFLAG_0.Z
C Y30 2.7
R Y3 8497
= Y3 ZFLAG_0.nor4_0.A
= Y3 ZFLAG_0.A3
= Y3 mux8_4.inv_0.Y
= Y3 mux8_4.Y
C Y20 3.7
R Y2 8197
= Y2 mux8_3.inv_0.Y
= Y2 mux8_3.Y
= Y2 ZFLAG_0.nor4_0.B
= Y2 ZFLAG_0.A2
C Y10 4.2
R Y1 8206
= Y1 mux8_2.inv_0.Y
= Y1 mux8_2.Y
= Y1 ZFLAG_0.nor4_0.C
= Y1 ZFLAG_0.A1
C Y00 8.1
R Y0 8531
= Y0 mux8_1.inv_0.Y
= Y0 mux8_1.Y
= Y0 ZFLAG_0.nor4_0.D
= Y0 ZFLAG_0.A0
R C 2529
= C mux8_0.inv_0.Y
= C mux8_0.Y
C A00 23.8
R A0 24620
= A0 MULT_0.NAND2_3.B
= A0 MULT_0.NAND2_4.A
= A0 MULT_0.NAND2_6.A
= A0 MULT_0.NAND2_8.A
= A0 MULT_0.A0
= A0 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.B
= A0 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.B
= A0 8bit_ADDER_0.FULL_ADDER_XORED_7.A
= A0 8bit_ADDER_0.A0
= A0 XOR8_0.XOR2_0.B
= A0 XOR8_0.B0
= A0 AND8_0.NAND8_0.NAND2_0.B
= A0 AND8_0.NAND8_0.A7
= A0 AND8_0.A0
= A0 OR8_0.nor2_0.B
= A0 OR8_0.B0
C A10 23.7
R A1 24236
= A1 MULT_0.NAND2_2.B
= A1 MULT_0.NAND2_5.B
= A1 MULT_0.NAND2_7.B
= A1 MULT_0.NAND2_9.B
= A1 MULT_0.A1
= A1 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.B
= A1 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.B
= A1 8bit_ADDER_0.FULL_ADDER_XORED_6.A
= A1 8bit_ADDER_0.A1
= A1 XOR8_0.XOR2_7.B
= A1 XOR8_0.B1
= A1 AND8_0.NAND8_0.NAND2_7.B
= A1 AND8_0.NAND8_0.A6
= A1 AND8_0.A1
= A1 OR8_0.nor2_7.B
= A1 OR8_0.B1
C A20 23.0
R A2 24624
= A2 MULT_0.NAND2_1.B
= A2 MULT_0.NAND2_10.A
= A2 MULT_0.NAND2_12.A
= A2 MULT_0.NAND2_14.A
= A2 MULT_0.A2
= A2 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.B
= A2 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.B
= A2 8bit_ADDER_0.FULL_ADDER_XORED_5.A
= A2 8bit_ADDER_0.A2
= A2 XOR8_0.XOR2_6.B
= A2 XOR8_0.B2
= A2 AND8_0.NAND8_0.NAND2_6.B
= A2 AND8_0.NAND8_0.A5
= A2 AND8_0.A2
= A2 OR8_0.nor2_6.B
= A2 OR8_0.B2
C A30 26.7
R A3 24239
= A3 MULT_0.NAND2_11.B
= A3 MULT_0.NAND2_0.B
= A3 MULT_0.NAND2_13.B
= A3 MULT_0.NAND2_15.B
= A3 MULT_0.A3
= A3 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.B
= A3 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.B
= A3 8bit_ADDER_0.FULL_ADDER_XORED_4.A
= A3 8bit_ADDER_0.A3
= A3 XOR8_0.XOR2_5.B
= A3 XOR8_0.B3
= A3 AND8_0.NAND8_0.NAND2_1.B
= A3 AND8_0.NAND8_0.A4
= A3 AND8_0.A3
= A3 OR8_0.nor2_5.B
= A3 OR8_0.B3
C A40 16.2
R A4 14006
= A4 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.B
= A4 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.B
= A4 8bit_ADDER_0.FULL_ADDER_XORED_3.A
= A4 8bit_ADDER_0.A4
= A4 XOR8_0.XOR2_4.B
= A4 XOR8_0.B4
= A4 AND8_0.NAND8_0.NAND2_2.B
= A4 AND8_0.NAND8_0.A3
= A4 AND8_0.A4
= A4 OR8_0.nor2_4.B
= A4 OR8_0.B4
C A50 16.3
R A5 14006
= A5 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.B
= A5 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.B
= A5 8bit_ADDER_0.FULL_ADDER_XORED_2.A
= A5 8bit_ADDER_0.A5
= A5 XOR8_0.XOR2_3.B
= A5 XOR8_0.B5
= A5 AND8_0.NAND8_0.NAND2_9.B
= A5 AND8_0.NAND8_0.A2
= A5 AND8_0.A5
= A5 OR8_0.nor2_3.B
= A5 OR8_0.B5
C A60 16.7
R A6 14007
= A6 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.B
= A6 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.B
= A6 8bit_ADDER_0.FULL_ADDER_XORED_1.A
= A6 8bit_ADDER_0.A6
= A6 XOR8_0.XOR2_2.B
= A6 XOR8_0.B6
= A6 AND8_0.NAND8_0.NAND2_8.B
= A6 AND8_0.NAND8_0.A1
= A6 AND8_0.A6
= A6 OR8_0.nor2_2.B
= A6 OR8_0.B6
C SEL00 59.3
R SEL0 126739
= SEL0 mux8_3.inv_2.A
= SEL0 mux8_3.NAND4F_7.B
= SEL0 mux8_3.NAND4F_0.B
= SEL0 mux8_3.NAND4F_6.B
= SEL0 mux8_3.NAND4F_2.B
= SEL0 mux8_3.SEL0
= SEL0 mux8_2.inv_2.A
= SEL0 mux8_2.NAND4F_7.B
= SEL0 mux8_2.NAND4F_0.B
= SEL0 mux8_2.NAND4F_6.B
= SEL0 mux8_2.NAND4F_2.B
= SEL0 mux8_2.SEL0
= SEL0 mux8_1.inv_2.A
= SEL0 mux8_1.NAND4F_7.B
= SEL0 mux8_1.NAND4F_0.B
= SEL0 mux8_1.NAND4F_6.B
= SEL0 mux8_1.NAND4F_2.B
= SEL0 mux8_1.SEL0
= SEL0 mux8_0.inv_2.A
= SEL0 mux8_0.NAND4F_7.B
= SEL0 mux8_0.NAND4F_0.B
= SEL0 mux8_0.NAND4F_6.B
= SEL0 mux8_0.NAND4F_2.B
= SEL0 mux8_0.SEL0
= SEL0 mux8_4.inv_2.A
= SEL0 mux8_4.NAND4F_7.B
= SEL0 mux8_4.NAND4F_0.B
= SEL0 mux8_4.NAND4F_6.B
= SEL0 mux8_4.NAND4F_2.B
= SEL0 mux8_4.SEL0
= SEL0 mux8_5.inv_2.A
= SEL0 mux8_5.NAND4F_7.B
= SEL0 mux8_5.NAND4F_0.B
= SEL0 mux8_5.NAND4F_6.B
= SEL0 mux8_5.NAND4F_2.B
= SEL0 mux8_5.SEL0
= SEL0 mux8_6.inv_2.A
= SEL0 mux8_6.NAND4F_7.B
= SEL0 mux8_6.NAND4F_0.B
= SEL0 mux8_6.NAND4F_6.B
= SEL0 mux8_6.NAND4F_2.B
= SEL0 mux8_6.SEL0
= SEL0 mux8_7.inv_2.A
= SEL0 mux8_7.NAND4F_7.B
= SEL0 mux8_7.NAND4F_0.B
= SEL0 mux8_7.NAND4F_6.B
= SEL0 mux8_7.NAND4F_2.B
= SEL0 mux8_7.SEL0
= SEL0 mux8_8.inv_2.A
= SEL0 mux8_8.NAND4F_7.B
= SEL0 mux8_8.NAND4F_0.B
= SEL0 mux8_8.NAND4F_6.B
= SEL0 mux8_8.NAND4F_2.B
= SEL0 mux8_8.SEL0
C SEL10 36.1
R SEL1 105601
= SEL1 mux8_3.inv_1.A
= SEL1 mux8_3.NAND4F_6.C
= SEL1 mux8_3.NAND4F_5.C
= SEL1 mux8_3.NAND4F_4.C
= SEL1 mux8_3.NAND4F_2.C
= SEL1 mux8_3.SEL1
= SEL1 mux8_2.inv_1.A
= SEL1 mux8_2.NAND4F_6.C
= SEL1 mux8_2.NAND4F_5.C
= SEL1 mux8_2.NAND4F_4.C
= SEL1 mux8_2.NAND4F_2.C
= SEL1 mux8_2.SEL1
= SEL1 mux8_1.inv_1.A
= SEL1 mux8_1.NAND4F_6.C
= SEL1 mux8_1.NAND4F_5.C
= SEL1 mux8_1.NAND4F_4.C
= SEL1 mux8_1.NAND4F_2.C
= SEL1 mux8_1.SEL1
= SEL1 mux8_0.inv_1.A
= SEL1 mux8_0.NAND4F_6.C
= SEL1 mux8_0.NAND4F_5.C
= SEL1 mux8_0.NAND4F_4.C
= SEL1 mux8_0.NAND4F_2.C
= SEL1 mux8_0.SEL1
= SEL1 mux8_4.inv_1.A
= SEL1 mux8_4.NAND4F_6.C
= SEL1 mux8_4.NAND4F_5.C
= SEL1 mux8_4.NAND4F_4.C
= SEL1 mux8_4.NAND4F_2.C
= SEL1 mux8_4.SEL1
= SEL1 mux8_5.inv_1.A
= SEL1 mux8_5.NAND4F_6.C
= SEL1 mux8_5.NAND4F_5.C
= SEL1 mux8_5.NAND4F_4.C
= SEL1 mux8_5.NAND4F_2.C
= SEL1 mux8_5.SEL1
= SEL1 mux8_6.inv_1.A
= SEL1 mux8_6.NAND4F_6.C
= SEL1 mux8_6.NAND4F_5.C
= SEL1 mux8_6.NAND4F_4.C
= SEL1 mux8_6.NAND4F_2.C
= SEL1 mux8_6.SEL1
= SEL1 mux8_7.inv_1.A
= SEL1 mux8_7.NAND4F_6.C
= SEL1 mux8_7.NAND4F_5.C
= SEL1 mux8_7.NAND4F_4.C
= SEL1 mux8_7.NAND4F_2.C
= SEL1 mux8_7.SEL1
= SEL1 mux8_8.inv_1.A
= SEL1 mux8_8.NAND4F_6.C
= SEL1 mux8_8.NAND4F_5.C
= SEL1 mux8_8.NAND4F_4.C
= SEL1 mux8_8.NAND4F_2.C
= SEL1 mux8_8.SEL1
C SEL20 53.2
R SEL2 148238
= SEL2 mux8_3.inv_3.A
= SEL2 mux8_3.NAND4F_7.D
= SEL2 mux8_3.NAND4F_1.D
= SEL2 mux8_3.NAND4F_6.D
= SEL2 mux8_3.NAND4F_5.D
= SEL2 mux8_3.SEL2
= SEL2 mux8_2.inv_3.A
= SEL2 mux8_2.NAND4F_7.D
= SEL2 mux8_2.NAND4F_1.D
= SEL2 mux8_2.NAND4F_6.D
= SEL2 mux8_2.NAND4F_5.D
= SEL2 mux8_2.SEL2
= SEL2 mux8_1.inv_3.A
= SEL2 mux8_1.NAND4F_7.D
= SEL2 mux8_1.NAND4F_1.D
= SEL2 mux8_1.NAND4F_6.D
= SEL2 mux8_1.NAND4F_5.D
= SEL2 mux8_1.SEL2
= SEL2 mux8_0.inv_3.A
= SEL2 mux8_0.NAND4F_7.D
= SEL2 mux8_0.NAND4F_1.D
= SEL2 mux8_0.NAND4F_6.D
= SEL2 mux8_0.NAND4F_5.D
= SEL2 mux8_0.SEL2
= SEL2 mux8_4.inv_3.A
= SEL2 mux8_4.NAND4F_7.D
= SEL2 mux8_4.NAND4F_1.D
= SEL2 mux8_4.NAND4F_6.D
= SEL2 mux8_4.NAND4F_5.D
= SEL2 mux8_4.SEL2
= SEL2 mux8_5.inv_3.A
= SEL2 mux8_5.NAND4F_7.D
= SEL2 mux8_5.NAND4F_1.D
= SEL2 mux8_5.NAND4F_6.D
= SEL2 mux8_5.NAND4F_5.D
= SEL2 mux8_5.SEL2
= SEL2 mux8_6.inv_3.A
= SEL2 mux8_6.NAND4F_7.D
= SEL2 mux8_6.NAND4F_1.D
= SEL2 mux8_6.NAND4F_6.D
= SEL2 mux8_6.NAND4F_5.D
= SEL2 mux8_6.SEL2
= SEL2 mux8_7.inv_3.A
= SEL2 mux8_7.NAND4F_7.D
= SEL2 mux8_7.NAND4F_1.D
= SEL2 mux8_7.NAND4F_6.D
= SEL2 mux8_7.NAND4F_5.D
= SEL2 mux8_7.SEL2
= SEL2 mux8_8.inv_3.A
= SEL2 mux8_8.NAND4F_7.D
= SEL2 mux8_8.NAND4F_1.D
= SEL2 mux8_8.NAND4F_6.D
= SEL2 mux8_8.NAND4F_5.D
= SEL2 mux8_8.SEL2
C B00 30.7
R B0 27564
= B0 MULT_0.NAND2_3.A
= B0 MULT_0.NAND2_2.A
= B0 MULT_0.NAND2_1.A
= B0 MULT_0.NAND2_0.A
= B0 MULT_0.B0
= B0 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.A
= B0 8bit_ADDER_0.FULL_ADDER_XORED_7.B
= B0 8bit_ADDER_0.B0
= B0 left_shifter_0.buffer_6.inv_0.A
= B0 left_shifter_0.buffer_6.A
= B0 left_shifter_0.A0
= B0 NOT8_0.inv_7.A
= B0 NOT8_0.A0
= B0 right_shifter_0.buffer_6.inv_0.A
= B0 right_shifter_0.buffer_6.A
= B0 right_shifter_0.A0
= B0 XOR8_0.XOR2_0.A
= B0 XOR8_0.A0
= B0 AND8_0.NAND8_0.NAND2_0.A
= B0 AND8_0.NAND8_0.B7
= B0 AND8_0.B0
= B0 OR8_0.nor2_0.A
= B0 OR8_0.A0
C B10 23.7
R B1 27221
= B1 MULT_0.NAND2_10.B
= B1 MULT_0.NAND2_11.A
= B1 MULT_0.NAND2_4.B
= B1 MULT_0.NAND2_5.A
= B1 MULT_0.B1
= B1 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.A
= B1 8bit_ADDER_0.FULL_ADDER_XORED_6.B
= B1 8bit_ADDER_0.B1
= B1 left_shifter_0.buffer_7.inv_0.A
= B1 left_shifter_0.buffer_7.A
= B1 left_shifter_0.A1
= B1 NOT8_0.inv_6.A
= B1 NOT8_0.A1
= B1 right_shifter_0.buffer_7.inv_0.A
= B1 right_shifter_0.buffer_7.A
= B1 right_shifter_0.A1
= B1 XOR8_0.XOR2_7.A
= B1 XOR8_0.A1
= B1 AND8_0.NAND8_0.NAND2_7.A
= B1 AND8_0.NAND8_0.B6
= B1 AND8_0.B1
= B1 OR8_0.nor2_7.A
= B1 OR8_0.A1
C B20 25.4
R B2 27264
= B2 MULT_0.NAND2_13.A
= B2 MULT_0.NAND2_12.B
= B2 MULT_0.NAND2_7.A
= B2 MULT_0.NAND2_6.B
= B2 MULT_0.B2
= B2 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.A
= B2 8bit_ADDER_0.FULL_ADDER_XORED_5.B
= B2 8bit_ADDER_0.B2
= B2 left_shifter_0.buffer_0.inv_0.A
= B2 left_shifter_0.buffer_0.A
= B2 left_shifter_0.A2
= B2 NOT8_0.inv_5.A
= B2 NOT8_0.A2
= B2 right_shifter_0.buffer_0.inv_0.A
= B2 right_shifter_0.buffer_0.A
= B2 right_shifter_0.A2
= B2 XOR8_0.XOR2_6.A
= B2 XOR8_0.A2
= B2 AND8_0.NAND8_0.NAND2_6.A
= B2 AND8_0.NAND8_0.B5
= B2 AND8_0.B2
= B2 OR8_0.nor2_6.A
= B2 OR8_0.A2
C B30 26.0
R B3 27247
= B3 MULT_0.NAND2_8.B
= B3 MULT_0.NAND2_14.B
= B3 MULT_0.NAND2_9.A
= B3 MULT_0.NAND2_15.A
= B3 MULT_0.B3
= B3 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.A
= B3 8bit_ADDER_0.FULL_ADDER_XORED_4.B
= B3 8bit_ADDER_0.B3
= B3 left_shifter_0.buffer_5.inv_0.A
= B3 left_shifter_0.buffer_5.A
= B3 left_shifter_0.A3
= B3 NOT8_0.inv_0.A
= B3 NOT8_0.A3
= B3 right_shifter_0.buffer_5.inv_0.A
= B3 right_shifter_0.buffer_5.A
= B3 right_shifter_0.A3
= B3 XOR8_0.XOR2_5.A
= B3 XOR8_0.A3
= B3 AND8_0.NAND8_0.NAND2_1.A
= B3 AND8_0.NAND8_0.B4
= B3 AND8_0.B3
= B3 OR8_0.nor2_5.A
= B3 OR8_0.A3
C B40 22.6
R B4 17367
= B4 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.A
= B4 8bit_ADDER_0.FULL_ADDER_XORED_3.B
= B4 8bit_ADDER_0.B4
= B4 left_shifter_0.buffer_4.inv_0.A
= B4 left_shifter_0.buffer_4.A
= B4 left_shifter_0.A4
= B4 NOT8_0.inv_4.A
= B4 NOT8_0.A4
= B4 right_shifter_0.buffer_4.inv_0.A
= B4 right_shifter_0.buffer_4.A
= B4 right_shifter_0.A4
= B4 XOR8_0.XOR2_4.A
= B4 XOR8_0.A4
= B4 AND8_0.NAND8_0.NAND2_2.A
= B4 AND8_0.NAND8_0.B3
= B4 AND8_0.B4
= B4 OR8_0.nor2_4.A
= B4 OR8_0.A4
C B50 23.2
R B5 17375
= B5 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.A
= B5 8bit_ADDER_0.FULL_ADDER_XORED_2.B
= B5 8bit_ADDER_0.B5
= B5 left_shifter_0.buffer_3.inv_0.A
= B5 left_shifter_0.buffer_3.A
= B5 left_shifter_0.A5
= B5 NOT8_0.inv_3.A
= B5 NOT8_0.A5
= B5 right_shifter_0.buffer_3.inv_0.A
= B5 right_shifter_0.buffer_3.A
= B5 right_shifter_0.A5
= B5 XOR8_0.XOR2_3.A
= B5 XOR8_0.A5
= B5 AND8_0.NAND8_0.NAND2_9.A
= B5 AND8_0.NAND8_0.B2
= B5 AND8_0.B5
= B5 OR8_0.nor2_3.A
= B5 OR8_0.A5
C B60 24.2
R B6 17327
= B6 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.A
= B6 8bit_ADDER_0.FULL_ADDER_XORED_1.B
= B6 8bit_ADDER_0.B6
= B6 left_shifter_0.buffer_2.inv_0.A
= B6 left_shifter_0.buffer_2.A
= B6 left_shifter_0.A6
= B6 NOT8_0.inv_2.A
= B6 NOT8_0.A6
= B6 right_shifter_0.buffer_2.inv_0.A
= B6 right_shifter_0.buffer_2.A
= B6 right_shifter_0.A6
= B6 XOR8_0.XOR2_2.A
= B6 XOR8_0.A6
= B6 AND8_0.NAND8_0.NAND2_8.A
= B6 AND8_0.NAND8_0.B1
= B6 AND8_0.B6
= B6 OR8_0.nor2_2.A
= B6 OR8_0.A6
R V 2529
= V V_FLAG_0.inv_0.Y
= V V_FLAG_0.V
C SEL30 28.1
R SEL3 34705
= SEL3 V_FLAG_0.XOR2_2.A
= SEL3 V_FLAG_0.OPCODE3
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_0.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_1.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_2.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_3.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_4.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_5.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_6.K
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.B
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.CIN
= SEL3 8bit_ADDER_0.FULL_ADDER_XORED_7.K
= SEL3 8bit_ADDER_0.K
C B70 42.7
R B7 20604
= B7 V_FLAG_0.XOR2_1.B
= B7 V_FLAG_0.B_MSB
= B7 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.A
= B7 8bit_ADDER_0.FULL_ADDER_XORED_0.B
= B7 8bit_ADDER_0.B7
= B7 left_shifter_0.buffer_1.inv_0.A
= B7 left_shifter_0.buffer_1.A
= B7 left_shifter_0.A7
= B7 NOT8_0.inv_1.A
= B7 NOT8_0.A7
= B7 right_shifter_0.buffer_1.inv_0.A
= B7 right_shifter_0.buffer_1.A
= B7 right_shifter_0.A7
= B7 XOR8_0.XOR2_1.A
= B7 XOR8_0.A7
= B7 AND8_0.NAND8_0.NAND2_4.A
= B7 AND8_0.NAND8_0.B0
= B7 AND8_0.B7
= B7 OR8_0.nor2_1.A
= B7 OR8_0.A7
C A70 44.0
R A7 20789
= A7 V_FLAG_0.XOR2_0.A
= A7 V_FLAG_0.XOR2_1.A
= A7 V_FLAG_0.A_MSB
= A7 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.B
= A7 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.B
= A7 8bit_ADDER_0.FULL_ADDER_XORED_0.A
= A7 8bit_ADDER_0.A7
= A7 XOR8_0.XOR2_1.B
= A7 XOR8_0.B7
= A7 AND8_0.NAND8_0.NAND2_4.B
= A7 AND8_0.NAND8_0.A0
= A7 AND8_0.A7
= A7 OR8_0.nor2_1.B
= A7 OR8_0.B7
C VDD0 1436.5
= VDD V_FLAG_0.inv_0.VDD
= VDD V_FLAG_0.NAND2_0.VDD
= VDD V_FLAG_0.XOR2_0.VDD
= VDD V_FLAG_0.XOR2_1.VDD
= VDD V_FLAG_0.XOR2_2.VDD
= VDD V_FLAG_0.VDD
= VDD mux8_3.inv_3.VDD
= VDD mux8_3.inv_2.VDD
= VDD mux8_3.inv_1.VDD
= VDD mux8_3.nor2_0.VDD
= VDD mux8_3.inv_0.VDD
= VDD mux8_3.NAND4F_9.VDD
= VDD mux8_3.NAND4F_8.VDD
= VDD mux8_3.NAND4F_7.VDD
= VDD mux8_3.NAND4F_3.VDD
= VDD mux8_3.NAND4F_1.VDD
= VDD mux8_3.NAND4F_0.VDD
= VDD mux8_3.NAND4F_6.VDD
= VDD mux8_3.NAND4F_5.VDD
= VDD mux8_3.NAND4F_4.VDD
= VDD mux8_3.NAND4F_2.VDD
= VDD mux8_3.VDD
= VDD mux8_2.inv_3.VDD
= VDD mux8_2.inv_2.VDD
= VDD mux8_2.inv_1.VDD
= VDD mux8_2.nor2_0.VDD
= VDD mux8_2.inv_0.VDD
= VDD mux8_2.NAND4F_9.VDD
= VDD mux8_2.NAND4F_8.VDD
= VDD mux8_2.NAND4F_7.VDD
= VDD mux8_2.NAND4F_3.VDD
= VDD mux8_2.NAND4F_1.VDD
= VDD mux8_2.NAND4F_0.VDD
= VDD mux8_2.NAND4F_6.VDD
= VDD mux8_2.NAND4F_5.VDD
= VDD mux8_2.NAND4F_4.VDD
= VDD mux8_2.NAND4F_2.VDD
= VDD mux8_2.VDD
= VDD mux8_1.inv_3.VDD
= VDD mux8_1.inv_2.VDD
= VDD mux8_1.inv_1.VDD
= VDD mux8_1.nor2_0.VDD
= VDD mux8_1.inv_0.VDD
= VDD mux8_1.NAND4F_9.VDD
= VDD mux8_1.NAND4F_8.VDD
= VDD mux8_1.NAND4F_7.VDD
= VDD mux8_1.NAND4F_3.VDD
= VDD mux8_1.NAND4F_1.VDD
= VDD mux8_1.NAND4F_0.VDD
= VDD mux8_1.NAND4F_6.VDD
= VDD mux8_1.NAND4F_5.VDD
= VDD mux8_1.NAND4F_4.VDD
= VDD mux8_1.NAND4F_2.VDD
= VDD mux8_1.VDD
= VDD mux8_0.inv_3.VDD
= VDD mux8_0.inv_2.VDD
= VDD mux8_0.inv_1.VDD
= VDD mux8_0.nor2_0.VDD
= VDD mux8_0.inv_0.VDD
= VDD mux8_0.NAND4F_9.VDD
= VDD mux8_0.NAND4F_8.VDD
= VDD mux8_0.NAND4F_7.VDD
= VDD mux8_0.NAND4F_3.VDD
= VDD mux8_0.NAND4F_1.VDD
= VDD mux8_0.NAND4F_0.VDD
= VDD mux8_0.NAND4F_6.VDD
= VDD mux8_0.NAND4F_5.VDD
= VDD mux8_0.NAND4F_4.VDD
= VDD mux8_0.NAND4F_2.VDD
= VDD mux8_0.VDD
= VDD MULT_0.inv_3.VDD
= VDD MULT_0.inv_2.VDD
= VDD MULT_0.inv_1.VDD
= VDD MULT_0.inv_0.VDD
= VDD MULT_0.NAND2_3.VDD
= VDD MULT_0.NAND2_2.VDD
= VDD MULT_0.inv_10.VDD
= VDD MULT_0.inv_11.VDD
= VDD MULT_0.NAND2_1.VDD
= VDD MULT_0.NAND2_10.VDD
= VDD MULT_0.NAND2_11.VDD
= VDD MULT_0.inv_4.VDD
= VDD MULT_0.inv_5.VDD
= VDD MULT_0.NAND2_0.VDD
= VDD MULT_0.NAND2_4.VDD
= VDD MULT_0.NAND2_5.VDD
= VDD MULT_0.NAND2_13.VDD
= VDD MULT_0.NAND2_12.VDD
= VDD MULT_0.NAND2_7.VDD
= VDD MULT_0.NAND2_6.VDD
= VDD MULT_0.inv_13.VDD
= VDD MULT_0.inv_12.VDD
= VDD MULT_0.inv_7.VDD
= VDD MULT_0.inv_6.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_2.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_0.FULL_ADDER_3.VDD
= VDD MULT_0.4bit_ADDER_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_2.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_1.FULL_ADDER_3.VDD
= VDD MULT_0.4bit_ADDER_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_2.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.VDD
= VDD MULT_0.4bit_ADDER_2.FULL_ADDER_3.VDD
= VDD MULT_0.4bit_ADDER_2.VDD
= VDD MULT_0.inv_8.VDD
= VDD MULT_0.inv_14.VDD
= VDD MULT_0.NAND2_8.VDD
= VDD MULT_0.NAND2_14.VDD
= VDD MULT_0.inv_9.VDD
= VDD MULT_0.inv_15.VDD
= VDD MULT_0.NAND2_9.VDD
= VDD MULT_0.NAND2_15.VDD
= VDD MULT_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_3.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_4.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_5.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_6.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.VDD
= VDD 8bit_ADDER_0.FULL_ADDER_XORED_7.VDD
= VDD 8bit_ADDER_0.VDD
= VDD ZFLAG_0.inv_0.VDD
= VDD ZFLAG_0.NAND2_0.VDD
= VDD ZFLAG_0.nor4_0.VDD
= VDD ZFLAG_0.nor4_1.VDD
= VDD ZFLAG_0.VDD
= VDD buffer_0.inv_0.VDD
= VDD buffer_0.inv_1.VDD
= VDD buffer_0.VDD
= VDD mux8_4.inv_3.VDD
= VDD mux8_4.inv_2.VDD
= VDD mux8_4.inv_1.VDD
= VDD mux8_4.nor2_0.VDD
= VDD mux8_4.inv_0.VDD
= VDD mux8_4.NAND4F_9.VDD
= VDD mux8_4.NAND4F_8.VDD
= VDD mux8_4.NAND4F_7.VDD
= VDD mux8_4.NAND4F_3.VDD
= VDD mux8_4.NAND4F_1.VDD
= VDD mux8_4.NAND4F_0.VDD
= VDD mux8_4.NAND4F_6.VDD
= VDD mux8_4.NAND4F_5.VDD
= VDD mux8_4.NAND4F_4.VDD
= VDD mux8_4.NAND4F_2.VDD
= VDD mux8_4.VDD
= VDD mux8_5.inv_3.VDD
= VDD mux8_5.inv_2.VDD
= VDD mux8_5.inv_1.VDD
= VDD mux8_5.nor2_0.VDD
= VDD mux8_5.inv_0.VDD
= VDD mux8_5.NAND4F_9.VDD
= VDD mux8_5.NAND4F_8.VDD
= VDD mux8_5.NAND4F_7.VDD
= VDD mux8_5.NAND4F_3.VDD
= VDD mux8_5.NAND4F_1.VDD
= VDD mux8_5.NAND4F_0.VDD
= VDD mux8_5.NAND4F_6.VDD
= VDD mux8_5.NAND4F_5.VDD
= VDD mux8_5.NAND4F_4.VDD
= VDD mux8_5.NAND4F_2.VDD
= VDD mux8_5.VDD
= VDD mux8_6.inv_3.VDD
= VDD mux8_6.inv_2.VDD
= VDD mux8_6.inv_1.VDD
= VDD mux8_6.nor2_0.VDD
= VDD mux8_6.inv_0.VDD
= VDD mux8_6.NAND4F_9.VDD
= VDD mux8_6.NAND4F_8.VDD
= VDD mux8_6.NAND4F_7.VDD
= VDD mux8_6.NAND4F_3.VDD
= VDD mux8_6.NAND4F_1.VDD
= VDD mux8_6.NAND4F_0.VDD
= VDD mux8_6.NAND4F_6.VDD
= VDD mux8_6.NAND4F_5.VDD
= VDD mux8_6.NAND4F_4.VDD
= VDD mux8_6.NAND4F_2.VDD
= VDD mux8_6.VDD
= VDD mux8_7.inv_3.VDD
= VDD mux8_7.inv_2.VDD
= VDD mux8_7.inv_1.VDD
= VDD mux8_7.nor2_0.VDD
= VDD mux8_7.inv_0.VDD
= VDD mux8_7.NAND4F_9.VDD
= VDD mux8_7.NAND4F_8.VDD
= VDD mux8_7.NAND4F_7.VDD
= VDD mux8_7.NAND4F_3.VDD
= VDD mux8_7.NAND4F_1.VDD
= VDD mux8_7.NAND4F_0.VDD
= VDD mux8_7.NAND4F_6.VDD
= VDD mux8_7.NAND4F_5.VDD
= VDD mux8_7.NAND4F_4.VDD
= VDD mux8_7.NAND4F_2.VDD
= VDD mux8_7.VDD
= VDD mux8_8.inv_3.VDD
= VDD mux8_8.inv_2.VDD
= VDD mux8_8.inv_1.VDD
= VDD mux8_8.nor2_0.VDD
= VDD mux8_8.inv_0.VDD
= VDD mux8_8.NAND4F_9.VDD
= VDD mux8_8.NAND4F_8.VDD
= VDD mux8_8.NAND4F_7.VDD
= VDD mux8_8.NAND4F_3.VDD
= VDD mux8_8.NAND4F_1.VDD
= VDD mux8_8.NAND4F_0.VDD
= VDD mux8_8.NAND4F_6.VDD
= VDD mux8_8.NAND4F_5.VDD
= VDD mux8_8.NAND4F_4.VDD
= VDD mux8_8.NAND4F_2.VDD
= VDD mux8_8.VDD
= VDD left_shifter_0.buffer_0.inv_0.VDD
= VDD left_shifter_0.buffer_0.inv_1.VDD
= VDD left_shifter_0.buffer_0.VDD
= VDD left_shifter_0.buffer_1.inv_0.VDD
= VDD left_shifter_0.buffer_1.inv_1.VDD
= VDD left_shifter_0.buffer_1.VDD
= VDD left_shifter_0.buffer_2.inv_0.VDD
= VDD left_shifter_0.buffer_2.inv_1.VDD
= VDD left_shifter_0.buffer_2.VDD
= VDD left_shifter_0.buffer_3.inv_0.VDD
= VDD left_shifter_0.buffer_3.inv_1.VDD
= VDD left_shifter_0.buffer_3.VDD
= VDD left_shifter_0.buffer_4.inv_0.VDD
= VDD left_shifter_0.buffer_4.inv_1.VDD
= VDD left_shifter_0.buffer_4.VDD
= VDD left_shifter_0.buffer_5.inv_0.VDD
= VDD left_shifter_0.buffer_5.inv_1.VDD
= VDD left_shifter_0.buffer_5.VDD
= VDD left_shifter_0.buffer_6.inv_0.VDD
= VDD left_shifter_0.buffer_6.inv_1.VDD
= VDD left_shifter_0.buffer_6.VDD
= VDD left_shifter_0.buffer_7.inv_0.VDD
= VDD left_shifter_0.buffer_7.inv_1.VDD
= VDD left_shifter_0.buffer_7.VDD
= VDD left_shifter_0.inv_0.VDD
= VDD left_shifter_0.inv_0.A
= VDD left_shifter_0.VDD
= VDD NOT8_0.inv_0.VDD
= VDD NOT8_0.inv_1.VDD
= VDD NOT8_0.inv_2.VDD
= VDD NOT8_0.inv_3.VDD
= VDD NOT8_0.inv_4.VDD
= VDD NOT8_0.inv_5.VDD
= VDD NOT8_0.inv_6.VDD
= VDD NOT8_0.inv_7.VDD
= VDD NOT8_0.VDD
= VDD right_shifter_0.buffer_0.inv_0.VDD
= VDD right_shifter_0.buffer_0.inv_1.VDD
= VDD right_shifter_0.buffer_0.VDD
= VDD right_shifter_0.buffer_1.inv_0.VDD
= VDD right_shifter_0.buffer_1.inv_1.VDD
= VDD right_shifter_0.buffer_1.VDD
= VDD right_shifter_0.buffer_2.inv_0.VDD
= VDD right_shifter_0.buffer_2.inv_1.VDD
= VDD right_shifter_0.buffer_2.VDD
= VDD right_shifter_0.buffer_3.inv_0.VDD
= VDD right_shifter_0.buffer_3.inv_1.VDD
= VDD right_shifter_0.buffer_3.VDD
= VDD right_shifter_0.buffer_4.inv_0.VDD
= VDD right_shifter_0.buffer_4.inv_1.VDD
= VDD right_shifter_0.buffer_4.VDD
= VDD right_shifter_0.buffer_5.inv_0.VDD
= VDD right_shifter_0.buffer_5.inv_1.VDD
= VDD right_shifter_0.buffer_5.VDD
= VDD right_shifter_0.buffer_6.inv_0.VDD
= VDD right_shifter_0.buffer_6.inv_1.VDD
= VDD right_shifter_0.buffer_6.VDD
= VDD right_shifter_0.buffer_7.inv_0.VDD
= VDD right_shifter_0.buffer_7.inv_1.VDD
= VDD right_shifter_0.buffer_7.VDD
= VDD right_shifter_0.inv_0.VDD
= VDD right_shifter_0.inv_0.A
= VDD right_shifter_0.VDD
= VDD XOR8_0.XOR2_0.VDD
= VDD XOR8_0.XOR2_1.VDD
= VDD XOR8_0.XOR2_2.VDD
= VDD XOR8_0.XOR2_3.VDD
= VDD XOR8_0.XOR2_4.VDD
= VDD XOR8_0.XOR2_5.VDD
= VDD XOR8_0.XOR2_6.VDD
= VDD XOR8_0.XOR2_7.VDD
= VDD AND8_0.NAND8_0.NAND2_0.VDD
= VDD AND8_0.NAND8_0.NAND2_1.VDD
= VDD AND8_0.NAND8_0.NAND2_2.VDD
= VDD AND8_0.NAND8_0.NAND2_4.VDD
= VDD AND8_0.NAND8_0.NAND2_6.VDD
= VDD AND8_0.NAND8_0.NAND2_7.VDD
= VDD AND8_0.NAND8_0.NAND2_8.VDD
= VDD AND8_0.NAND8_0.NAND2_9.VDD
= VDD AND8_0.NOT8_0.inv_0.VDD
= VDD AND8_0.NOT8_0.inv_1.VDD
= VDD AND8_0.NOT8_0.inv_2.VDD
= VDD AND8_0.NOT8_0.inv_3.VDD
= VDD AND8_0.NOT8_0.inv_4.VDD
= VDD AND8_0.NOT8_0.inv_5.VDD
= VDD AND8_0.NOT8_0.inv_6.VDD
= VDD AND8_0.NOT8_0.inv_7.VDD
= VDD AND8_0.NOT8_0.VDD
= VDD OR8_0.nor2_0.VDD
= VDD OR8_0.nor2_1.VDD
= VDD OR8_0.nor2_2.VDD
= VDD OR8_0.nor2_3.VDD
= VDD OR8_0.nor2_4.VDD
= VDD OR8_0.nor2_5.VDD
= VDD OR8_0.nor2_6.VDD
= VDD OR8_0.nor2_7.VDD
= VDD OR8_0.NOT8_0.inv_0.VDD
= VDD OR8_0.NOT8_0.inv_1.VDD
= VDD OR8_0.NOT8_0.inv_2.VDD
= VDD OR8_0.NOT8_0.inv_3.VDD
= VDD OR8_0.NOT8_0.inv_4.VDD
= VDD OR8_0.NOT8_0.inv_5.VDD
= VDD OR8_0.NOT8_0.inv_6.VDD
= VDD OR8_0.NOT8_0.inv_7.VDD
= VDD OR8_0.NOT8_0.VDD
= VDD OR8_0.VDD
R VSS 1278148
= VSS V_FLAG_0.inv_0.VSS
= VSS V_FLAG_0.NAND2_0.VSS
= VSS V_FLAG_0.XOR2_0.VSS
= VSS V_FLAG_0.XOR2_1.VSS
= VSS V_FLAG_0.XOR2_2.VSS
= VSS V_FLAG_0.VSS
= VSS mux8_3.inv_3.VSS
= VSS mux8_3.inv_2.VSS
= VSS mux8_3.inv_1.VSS
= VSS mux8_3.nor2_0.VSS
= VSS mux8_3.inv_0.VSS
= VSS mux8_3.NAND4F_9.VSS
= VSS mux8_3.NAND4F_8.VSS
= VSS mux8_3.NAND4F_7.VSS
= VSS mux8_3.NAND4F_3.VSS
= VSS mux8_3.NAND4F_1.VSS
= VSS mux8_3.NAND4F_0.VSS
= VSS mux8_3.NAND4F_6.VSS
= VSS mux8_3.NAND4F_5.VSS
= VSS mux8_3.NAND4F_4.VSS
= VSS mux8_3.NAND4F_2.VSS
= VSS mux8_3.VSS
= VSS mux8_2.inv_3.VSS
= VSS mux8_2.inv_2.VSS
= VSS mux8_2.inv_1.VSS
= VSS mux8_2.nor2_0.VSS
= VSS mux8_2.inv_0.VSS
= VSS mux8_2.NAND4F_9.VSS
= VSS mux8_2.NAND4F_8.VSS
= VSS mux8_2.NAND4F_7.VSS
= VSS mux8_2.NAND4F_3.VSS
= VSS mux8_2.NAND4F_1.VSS
= VSS mux8_2.NAND4F_0.VSS
= VSS mux8_2.NAND4F_6.VSS
= VSS mux8_2.NAND4F_5.VSS
= VSS mux8_2.NAND4F_4.VSS
= VSS mux8_2.NAND4F_2.VSS
= VSS mux8_2.VSS
= VSS mux8_1.inv_3.VSS
= VSS mux8_1.inv_2.VSS
= VSS mux8_1.inv_1.VSS
= VSS mux8_1.nor2_0.VSS
= VSS mux8_1.inv_0.VSS
= VSS mux8_1.NAND4F_9.VSS
= VSS mux8_1.NAND4F_8.VSS
= VSS mux8_1.NAND4F_7.VSS
= VSS mux8_1.NAND4F_3.VSS
= VSS mux8_1.NAND4F_1.VSS
= VSS mux8_1.NAND4F_0.VSS
= VSS mux8_1.NAND4F_6.VSS
= VSS mux8_1.NAND4F_5.VSS
= VSS mux8_1.NAND4F_4.VSS
= VSS mux8_1.NAND4F_2.VSS
= VSS mux8_1.VSS
= VSS mux8_0.inv_3.VSS
= VSS mux8_0.inv_2.VSS
= VSS mux8_0.inv_1.VSS
= VSS mux8_0.nor2_0.VSS
= VSS mux8_0.inv_0.VSS
= VSS mux8_0.NAND4F_9.VSS
= VSS mux8_0.NAND4F_8.VSS
= VSS mux8_0.NAND4F_7.VSS
= VSS mux8_0.NAND4F_7.A
= VSS mux8_0.NAND4F_3.VSS
= VSS mux8_0.NAND4F_1.VSS
= VSS mux8_0.NAND4F_1.A
= VSS mux8_0.NAND4F_0.VSS
= VSS mux8_0.NAND4F_0.A
= VSS mux8_0.NAND4F_6.VSS
= VSS mux8_0.NAND4F_5.VSS
= VSS mux8_0.NAND4F_4.VSS
= VSS mux8_0.NAND4F_4.A
= VSS mux8_0.NAND4F_2.VSS
= VSS mux8_0.NAND4F_2.A
= VSS mux8_0.VSS
= VSS mux8_0.A5
= VSS mux8_0.A4
= VSS mux8_0.A3
= VSS mux8_0.A2
= VSS mux8_0.A1
= VSS MULT_0.inv_3.VSS
= VSS MULT_0.inv_2.VSS
= VSS MULT_0.inv_1.VSS
= VSS MULT_0.inv_0.VSS
= VSS MULT_0.NAND2_3.VSS
= VSS MULT_0.NAND2_2.VSS
= VSS MULT_0.inv_10.VSS
= VSS MULT_0.inv_11.VSS
= VSS MULT_0.NAND2_1.VSS
= VSS MULT_0.NAND2_10.VSS
= VSS MULT_0.NAND2_11.VSS
= VSS MULT_0.inv_4.VSS
= VSS MULT_0.inv_5.VSS
= VSS MULT_0.NAND2_0.VSS
= VSS MULT_0.NAND2_4.VSS
= VSS MULT_0.NAND2_5.VSS
= VSS MULT_0.NAND2_13.VSS
= VSS MULT_0.NAND2_12.VSS
= VSS MULT_0.NAND2_7.VSS
= VSS MULT_0.NAND2_6.VSS
= VSS MULT_0.inv_13.VSS
= VSS MULT_0.inv_12.VSS
= VSS MULT_0.inv_7.VSS
= VSS MULT_0.inv_6.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.A
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.A
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.B
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_2.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.B
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.B
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.VSS
= VSS MULT_0.4bit_ADDER_0.FULL_ADDER_3.CIN
= VSS MULT_0.4bit_ADDER_0.VSS
= VSS MULT_0.4bit_ADDER_0.C
= VSS MULT_0.4bit_ADDER_0.B3
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_2.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.B
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.B
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.VSS
= VSS MULT_0.4bit_ADDER_1.FULL_ADDER_3.CIN
= VSS MULT_0.4bit_ADDER_1.VSS
= VSS MULT_0.4bit_ADDER_1.C
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_2.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.B
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.B
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.VSS
= VSS MULT_0.4bit_ADDER_2.FULL_ADDER_3.CIN
= VSS MULT_0.4bit_ADDER_2.VSS
= VSS MULT_0.4bit_ADDER_2.C
= VSS MULT_0.inv_8.VSS
= VSS MULT_0.inv_14.VSS
= VSS MULT_0.NAND2_8.VSS
= VSS MULT_0.NAND2_14.VSS
= VSS MULT_0.inv_9.VSS
= VSS MULT_0.inv_15.VSS
= VSS MULT_0.NAND2_9.VSS
= VSS MULT_0.NAND2_15.VSS
= VSS MULT_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_3.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_4.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_5.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_6.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.VSS
= VSS 8bit_ADDER_0.FULL_ADDER_XORED_7.VSS
= VSS 8bit_ADDER_0.VSS
= VSS ZFLAG_0.inv_0.VSS
= VSS ZFLAG_0.NAND2_0.VSS
= VSS ZFLAG_0.nor4_0.VSS
= VSS ZFLAG_0.nor4_1.VSS
= VSS ZFLAG_0.VSS
= VSS buffer_0.inv_0.VSS
= VSS buffer_0.inv_1.VSS
= VSS buffer_0.VSS
= VSS mux8_4.inv_3.VSS
= VSS mux8_4.inv_2.VSS
= VSS mux8_4.inv_1.VSS
= VSS mux8_4.nor2_0.VSS
= VSS mux8_4.inv_0.VSS
= VSS mux8_4.NAND4F_9.VSS
= VSS mux8_4.NAND4F_8.VSS
= VSS mux8_4.NAND4F_7.VSS
= VSS mux8_4.NAND4F_3.VSS
= VSS mux8_4.NAND4F_1.VSS
= VSS mux8_4.NAND4F_0.VSS
= VSS mux8_4.NAND4F_6.VSS
= VSS mux8_4.NAND4F_5.VSS
= VSS mux8_4.NAND4F_4.VSS
= VSS mux8_4.NAND4F_2.VSS
= VSS mux8_4.VSS
= VSS mux8_5.inv_3.VSS
= VSS mux8_5.inv_2.VSS
= VSS mux8_5.inv_1.VSS
= VSS mux8_5.nor2_0.VSS
= VSS mux8_5.inv_0.VSS
= VSS mux8_5.NAND4F_9.VSS
= VSS mux8_5.NAND4F_8.VSS
= VSS mux8_5.NAND4F_7.VSS
= VSS mux8_5.NAND4F_3.VSS
= VSS mux8_5.NAND4F_1.VSS
= VSS mux8_5.NAND4F_0.VSS
= VSS mux8_5.NAND4F_6.VSS
= VSS mux8_5.NAND4F_5.VSS
= VSS mux8_5.NAND4F_4.VSS
= VSS mux8_5.NAND4F_2.VSS
= VSS mux8_5.VSS
= VSS mux8_6.inv_3.VSS
= VSS mux8_6.inv_2.VSS
= VSS mux8_6.inv_1.VSS
= VSS mux8_6.nor2_0.VSS
= VSS mux8_6.inv_0.VSS
= VSS mux8_6.NAND4F_9.VSS
= VSS mux8_6.NAND4F_8.VSS
= VSS mux8_6.NAND4F_7.VSS
= VSS mux8_6.NAND4F_3.VSS
= VSS mux8_6.NAND4F_1.VSS
= VSS mux8_6.NAND4F_0.VSS
= VSS mux8_6.NAND4F_6.VSS
= VSS mux8_6.NAND4F_5.VSS
= VSS mux8_6.NAND4F_4.VSS
= VSS mux8_6.NAND4F_2.VSS
= VSS mux8_6.VSS
= VSS mux8_7.inv_3.VSS
= VSS mux8_7.inv_2.VSS
= VSS mux8_7.inv_1.VSS
= VSS mux8_7.nor2_0.VSS
= VSS mux8_7.inv_0.VSS
= VSS mux8_7.NAND4F_9.VSS
= VSS mux8_7.NAND4F_8.VSS
= VSS mux8_7.NAND4F_7.VSS
= VSS mux8_7.NAND4F_3.VSS
= VSS mux8_7.NAND4F_1.VSS
= VSS mux8_7.NAND4F_0.VSS
= VSS mux8_7.NAND4F_6.VSS
= VSS mux8_7.NAND4F_5.VSS
= VSS mux8_7.NAND4F_4.VSS
= VSS mux8_7.NAND4F_2.VSS
= VSS mux8_7.VSS
= VSS mux8_8.inv_3.VSS
= VSS mux8_8.inv_2.VSS
= VSS mux8_8.inv_1.VSS
= VSS mux8_8.nor2_0.VSS
= VSS mux8_8.inv_0.VSS
= VSS mux8_8.NAND4F_9.VSS
= VSS mux8_8.NAND4F_8.VSS
= VSS mux8_8.NAND4F_7.VSS
= VSS mux8_8.NAND4F_3.VSS
= VSS mux8_8.NAND4F_1.VSS
= VSS mux8_8.NAND4F_0.VSS
= VSS mux8_8.NAND4F_6.VSS
= VSS mux8_8.NAND4F_5.VSS
= VSS mux8_8.NAND4F_4.VSS
= VSS mux8_8.NAND4F_2.VSS
= VSS mux8_8.VSS
= VSS left_shifter_0.buffer_0.inv_0.VSS
= VSS left_shifter_0.buffer_0.inv_1.VSS
= VSS left_shifter_0.buffer_0.VSS
= VSS left_shifter_0.buffer_1.inv_0.VSS
= VSS left_shifter_0.buffer_1.inv_1.VSS
= VSS left_shifter_0.buffer_1.VSS
= VSS left_shifter_0.buffer_2.inv_0.VSS
= VSS left_shifter_0.buffer_2.inv_1.VSS
= VSS left_shifter_0.buffer_2.VSS
= VSS left_shifter_0.buffer_3.inv_0.VSS
= VSS left_shifter_0.buffer_3.inv_1.VSS
= VSS left_shifter_0.buffer_3.VSS
= VSS left_shifter_0.buffer_4.inv_0.VSS
= VSS left_shifter_0.buffer_4.inv_1.VSS
= VSS left_shifter_0.buffer_4.VSS
= VSS left_shifter_0.buffer_5.inv_0.VSS
= VSS left_shifter_0.buffer_5.inv_1.VSS
= VSS left_shifter_0.buffer_5.VSS
= VSS left_shifter_0.buffer_6.inv_0.VSS
= VSS left_shifter_0.buffer_6.inv_1.VSS
= VSS left_shifter_0.buffer_6.VSS
= VSS left_shifter_0.buffer_7.inv_0.VSS
= VSS left_shifter_0.buffer_7.inv_1.VSS
= VSS left_shifter_0.buffer_7.VSS
= VSS left_shifter_0.inv_0.VSS
= VSS left_shifter_0.VSS
= VSS NOT8_0.inv_0.VSS
= VSS NOT8_0.inv_1.VSS
= VSS NOT8_0.inv_2.VSS
= VSS NOT8_0.inv_3.VSS
= VSS NOT8_0.inv_4.VSS
= VSS NOT8_0.inv_5.VSS
= VSS NOT8_0.inv_6.VSS
= VSS NOT8_0.inv_7.VSS
= VSS NOT8_0.VSS
= VSS right_shifter_0.buffer_0.inv_0.VSS
= VSS right_shifter_0.buffer_0.inv_1.VSS
= VSS right_shifter_0.buffer_0.VSS
= VSS right_shifter_0.buffer_1.inv_0.VSS
= VSS right_shifter_0.buffer_1.inv_1.VSS
= VSS right_shifter_0.buffer_1.VSS
= VSS right_shifter_0.buffer_2.inv_0.VSS
= VSS right_shifter_0.buffer_2.inv_1.VSS
= VSS right_shifter_0.buffer_2.VSS
= VSS right_shifter_0.buffer_3.inv_0.VSS
= VSS right_shifter_0.buffer_3.inv_1.VSS
= VSS right_shifter_0.buffer_3.VSS
= VSS right_shifter_0.buffer_4.inv_0.VSS
= VSS right_shifter_0.buffer_4.inv_1.VSS
= VSS right_shifter_0.buffer_4.VSS
= VSS right_shifter_0.buffer_5.inv_0.VSS
= VSS right_shifter_0.buffer_5.inv_1.VSS
= VSS right_shifter_0.buffer_5.VSS
= VSS right_shifter_0.buffer_6.inv_0.VSS
= VSS right_shifter_0.buffer_6.inv_1.VSS
= VSS right_shifter_0.buffer_6.VSS
= VSS right_shifter_0.buffer_7.inv_0.VSS
= VSS right_shifter_0.buffer_7.inv_1.VSS
= VSS right_shifter_0.buffer_7.VSS
= VSS right_shifter_0.inv_0.VSS
= VSS right_shifter_0.VSS
= VSS XOR8_0.XOR2_0.VSS
= VSS XOR8_0.XOR2_1.VSS
= VSS XOR8_0.XOR2_2.VSS
= VSS XOR8_0.XOR2_3.VSS
= VSS XOR8_0.XOR2_4.VSS
= VSS XOR8_0.XOR2_5.VSS
= VSS XOR8_0.XOR2_6.VSS
= VSS XOR8_0.XOR2_7.VSS
= VSS AND8_0.NAND8_0.NAND2_0.VSS
= VSS AND8_0.NAND8_0.NAND2_1.VSS
= VSS AND8_0.NAND8_0.NAND2_2.VSS
= VSS AND8_0.NAND8_0.NAND2_4.VSS
= VSS AND8_0.NAND8_0.NAND2_6.VSS
= VSS AND8_0.NAND8_0.NAND2_7.VSS
= VSS AND8_0.NAND8_0.NAND2_8.VSS
= VSS AND8_0.NAND8_0.NAND2_9.VSS
= VSS AND8_0.NOT8_0.inv_0.VSS
= VSS AND8_0.NOT8_0.inv_1.VSS
= VSS AND8_0.NOT8_0.inv_2.VSS
= VSS AND8_0.NOT8_0.inv_3.VSS
= VSS AND8_0.NOT8_0.inv_4.VSS
= VSS AND8_0.NOT8_0.inv_5.VSS
= VSS AND8_0.NOT8_0.inv_6.VSS
= VSS AND8_0.NOT8_0.inv_7.VSS
= VSS AND8_0.NOT8_0.VSS
= VSS OR8_0.nor2_0.VSS
= VSS OR8_0.nor2_1.VSS
= VSS OR8_0.nor2_2.VSS
= VSS OR8_0.nor2_3.VSS
= VSS OR8_0.nor2_4.VSS
= VSS OR8_0.nor2_5.VSS
= VSS OR8_0.nor2_6.VSS
= VSS OR8_0.nor2_7.VSS
= VSS OR8_0.NOT8_0.inv_0.VSS
= VSS OR8_0.NOT8_0.inv_1.VSS
= VSS OR8_0.NOT8_0.inv_2.VSS
= VSS OR8_0.NOT8_0.inv_3.VSS
= VSS OR8_0.NOT8_0.inv_4.VSS
= VSS OR8_0.NOT8_0.inv_5.VSS
= VSS OR8_0.NOT8_0.inv_6.VSS
= VSS OR8_0.NOT8_0.inv_7.VSS
= VSS OR8_0.NOT8_0.VSS
= VSS OR8_0.VSS
R buffer_0.inv_1.A 4664
= buffer_0.inv_1.A buffer_0.inv_0.Y
R a_11386_n35462# 1455
R a_11290_n35462# 1455
R a_11194_n35462# 1455
R mux8_6.NAND4F_7.Y 11104
= mux8_6.NAND4F_7.Y mux8_6.NAND4F_9.D
R a_10459_n35461# 1455
R a_10363_n35461# 1455
R a_10267_n35461# 1455
R mux8_6.NAND4F_1.Y 9934
= mux8_6.NAND4F_1.Y mux8_6.NAND4F_9.C
R a_9528_n35462# 1455
R a_9432_n35462# 1455
R a_9336_n35462# 1455
R mux8_6.NAND4F_6.Y 10506
= mux8_6.NAND4F_6.Y mux8_6.NAND4F_9.B
R a_8592_n35462# 1455
R a_8496_n35462# 1455
R a_8400_n35462# 1455
C mux8_6.NAND4F_5.Y0 3.0
R mux8_6.NAND4F_5.Y 10485
= mux8_6.NAND4F_5.Y mux8_6.NAND4F_9.A
R a_7644_n35462# 1455
R a_7548_n35462# 1455
R a_7452_n35462# 1455
R mux8_6.inv_0.A 6223
= mux8_6.inv_0.A mux8_6.nor2_0.Y
R a_11865_n34471# 6252
R mux8_6.NAND4F_9.Y 10778
= mux8_6.NAND4F_9.Y mux8_6.nor2_0.B
R a_11386_n34534# 1455
R a_11290_n34534# 1455
R a_11194_n34534# 1455
R a_10459_n34534# 1455
R a_10363_n34534# 1455
R a_10267_n34534# 1455
R a_9528_n34534# 1455
R a_9432_n34534# 1455
R a_9336_n34534# 1455
R a_8592_n34534# 1455
R a_8496_n34534# 1455
R a_8400_n34534# 1455
R a_7644_n34534# 1455
R a_7548_n34534# 1455
R a_7452_n34534# 1455
R mux8_6.NAND4F_8.Y 10769
= mux8_6.NAND4F_8.Y mux8_6.nor2_0.A
R a_n11276_n34281# 1578
R a_n12347_n34023# 6222
C XOR8_0.S70 9.3
R XOR8_0.S7 10900
= XOR8_0.S7 mux8_6.NAND4F_1.A
= XOR8_0.S7 mux8_6.A4
= XOR8_0.S7 XOR8_0.XOR2_1.Y
R a_n11276_n33705# 1578
R a_n12316_n34281# 13352
R a_n12347_n33735# 6216
C mux8_6.NAND4F_4.Y0 2.9
R mux8_6.NAND4F_4.Y 10485
= mux8_6.NAND4F_4.Y mux8_6.NAND4F_8.A
R mux8_6.NAND4F_2.Y 10506
= mux8_6.NAND4F_2.Y mux8_6.NAND4F_8.B
R mux8_6.NAND4F_3.Y 9934
= mux8_6.NAND4F_3.Y mux8_6.NAND4F_8.C
R mux8_6.NAND4F_0.Y 11104
= mux8_6.NAND4F_0.Y mux8_6.NAND4F_8.D
C mux8_6.NAND4F_4.B0 3.1
R mux8_6.NAND4F_4.B 14307
= mux8_6.NAND4F_4.B mux8_6.inv_2.Y
= mux8_6.NAND4F_4.B mux8_6.NAND4F_3.B
= mux8_6.NAND4F_4.B mux8_6.NAND4F_1.B
= mux8_6.NAND4F_4.B mux8_6.NAND4F_5.B
C mux8_6.NAND4F_0.C0 5.2
R mux8_6.NAND4F_0.C 12022
= mux8_6.NAND4F_0.C mux8_6.inv_1.Y
= mux8_6.NAND4F_0.C mux8_6.NAND4F_7.C
= mux8_6.NAND4F_0.C mux8_6.NAND4F_3.C
= mux8_6.NAND4F_0.C mux8_6.NAND4F_1.C
C mux8_6.NAND4F_2.D0 3.5
R mux8_6.NAND4F_2.D 16711
= mux8_6.NAND4F_2.D mux8_6.inv_3.Y
= mux8_6.NAND4F_2.D mux8_6.NAND4F_3.D
= mux8_6.NAND4F_2.D mux8_6.NAND4F_0.D
= mux8_6.NAND4F_2.D mux8_6.NAND4F_4.D
R a_11386_n30934# 1455
R a_11290_n30934# 1455
R a_11194_n30934# 1455
R mux8_8.NAND4F_7.Y 11104
= mux8_8.NAND4F_7.Y mux8_8.NAND4F_9.D
R a_10459_n30933# 1455
R a_10363_n30933# 1455
R a_10267_n30933# 1455
R mux8_8.NAND4F_1.Y 9934
= mux8_8.NAND4F_1.Y mux8_8.NAND4F_9.C
R a_9528_n30934# 1455
R a_9432_n30934# 1455
R a_9336_n30934# 1455
R mux8_8.NAND4F_6.Y 10506
= mux8_8.NAND4F_6.Y mux8_8.NAND4F_9.B
R a_8592_n30934# 1455
R a_8496_n30934# 1455
R a_8400_n30934# 1455
C mux8_8.NAND4F_5.Y0 3.0
R mux8_8.NAND4F_5.Y 10485
= mux8_8.NAND4F_5.Y mux8_8.NAND4F_9.A
R a_7644_n30934# 1455
R a_7548_n30934# 1455
R a_7452_n30934# 1455
R a_n11274_n31661# 1578
R a_n12345_n31403# 6222
R a_n11274_n31085# 1578
R a_n12314_n31661# 13352
R a_n12345_n31115# 6216
C XOR8_0.S60 8.3
R XOR8_0.S6 10903
= XOR8_0.S6 mux8_8.NAND4F_1.A
= XOR8_0.S6 mux8_8.A4
= XOR8_0.S6 XOR8_0.XOR2_2.Y
R mux8_8.inv_0.A 6223
= mux8_8.inv_0.A mux8_8.nor2_0.Y
R a_11865_n29943# 6252
R mux8_8.NAND4F_9.Y 10778
= mux8_8.NAND4F_9.Y mux8_8.nor2_0.B
R a_11386_n30006# 1455
R a_11290_n30006# 1455
R a_11194_n30006# 1455
R a_10459_n30006# 1455
R a_10363_n30006# 1455
R a_10267_n30006# 1455
R a_9528_n30006# 1455
R a_9432_n30006# 1455
R a_9336_n30006# 1455
R a_8592_n30006# 1455
R a_8496_n30006# 1455
R a_8400_n30006# 1455
R a_7644_n30006# 1455
R a_7548_n30006# 1455
R a_7452_n30006# 1455
R mux8_8.NAND4F_8.Y 10769
= mux8_8.NAND4F_8.Y mux8_8.nor2_0.A
C mux8_8.NAND4F_4.Y0 2.9
R mux8_8.NAND4F_4.Y 10485
= mux8_8.NAND4F_4.Y mux8_8.NAND4F_8.A
R mux8_8.NAND4F_2.Y 10506
= mux8_8.NAND4F_2.Y mux8_8.NAND4F_8.B
R mux8_8.NAND4F_3.Y 9934
= mux8_8.NAND4F_3.Y mux8_8.NAND4F_8.C
R mux8_8.NAND4F_0.Y 11104
= mux8_8.NAND4F_0.Y mux8_8.NAND4F_8.D
C mux8_8.NAND4F_4.B0 3.1
R mux8_8.NAND4F_4.B 14307
= mux8_8.NAND4F_4.B mux8_8.inv_2.Y
= mux8_8.NAND4F_4.B mux8_8.NAND4F_3.B
= mux8_8.NAND4F_4.B mux8_8.NAND4F_1.B
= mux8_8.NAND4F_4.B mux8_8.NAND4F_5.B
C mux8_8.NAND4F_0.C0 4.5
R mux8_8.NAND4F_0.C 12022
= mux8_8.NAND4F_0.C mux8_8.inv_1.Y
= mux8_8.NAND4F_0.C mux8_8.NAND4F_7.C
= mux8_8.NAND4F_0.C mux8_8.NAND4F_3.C
= mux8_8.NAND4F_0.C mux8_8.NAND4F_1.C
C mux8_8.NAND4F_2.D0 3.4
R mux8_8.NAND4F_2.D 16711
= mux8_8.NAND4F_2.D mux8_8.inv_3.Y
= mux8_8.NAND4F_2.D mux8_8.NAND4F_3.D
= mux8_8.NAND4F_2.D mux8_8.NAND4F_0.D
= mux8_8.NAND4F_2.D mux8_8.NAND4F_4.D
R a_n11274_n29052# 1578
R a_n12345_n28794# 6222
R a_n11274_n28476# 1578
R a_n12314_n29052# 13352
R a_n12345_n28506# 6216
R a_11386_n26406# 1455
R a_11290_n26406# 1455
R a_11194_n26406# 1455
R mux8_7.NAND4F_7.Y 11104
= mux8_7.NAND4F_7.Y mux8_7.NAND4F_9.D
R a_10459_n26405# 1455
R a_10363_n26405# 1455
R a_10267_n26405# 1455
R mux8_7.NAND4F_1.Y 9934
= mux8_7.NAND4F_1.Y mux8_7.NAND4F_9.C
R a_9528_n26406# 1455
R a_9432_n26406# 1455
R a_9336_n26406# 1455
R mux8_7.NAND4F_6.Y 10506
= mux8_7.NAND4F_6.Y mux8_7.NAND4F_9.B
R a_8592_n26406# 1455
R a_8496_n26406# 1455
R a_8400_n26406# 1455
C mux8_7.NAND4F_5.Y0 3.0
R mux8_7.NAND4F_5.Y 10485
= mux8_7.NAND4F_5.Y mux8_7.NAND4F_9.A
R a_7644_n26406# 1455
R a_7548_n26406# 1455
R a_7452_n26406# 1455
C XOR8_0.S50 7.8
R XOR8_0.S5 10910
= XOR8_0.S5 mux8_7.NAND4F_1.A
= XOR8_0.S5 mux8_7.A4
= XOR8_0.S5 XOR8_0.XOR2_3.Y
R mux8_7.inv_0.A 6223
= mux8_7.inv_0.A mux8_7.nor2_0.Y
R a_11865_n25415# 6252
R mux8_7.NAND4F_9.Y 10778
= mux8_7.NAND4F_9.Y mux8_7.nor2_0.B
R a_11386_n25478# 1455
R a_11290_n25478# 1455
R a_11194_n25478# 1455
R a_10459_n25478# 1455
R a_10363_n25478# 1455
R a_10267_n25478# 1455
R a_9528_n25478# 1455
R a_9432_n25478# 1455
R a_9336_n25478# 1455
R a_8592_n25478# 1455
R a_8496_n25478# 1455
R a_8400_n25478# 1455
R a_7644_n25478# 1455
R a_7548_n25478# 1455
R a_7452_n25478# 1455
R a_n11274_n26419# 1578
R a_n12345_n26161# 6222
R a_n11274_n25843# 1578
R a_n12314_n26419# 13352
R a_n12345_n25873# 6216
R a_n17677_n25225# 6252
R mux8_7.NAND4F_8.Y 10769
= mux8_7.NAND4F_8.Y mux8_7.nor2_0.A
C mux8_7.NAND4F_4.Y0 2.9
R mux8_7.NAND4F_4.Y 10485
= mux8_7.NAND4F_4.Y mux8_7.NAND4F_8.A
R mux8_7.NAND4F_2.Y 10506
= mux8_7.NAND4F_2.Y mux8_7.NAND4F_8.B
R mux8_7.NAND4F_3.Y 9934
= mux8_7.NAND4F_3.Y mux8_7.NAND4F_8.C
R mux8_7.NAND4F_0.Y 11104
= mux8_7.NAND4F_0.Y mux8_7.NAND4F_8.D
C mux8_7.NAND4F_4.B0 3.1
R mux8_7.NAND4F_4.B 14307
= mux8_7.NAND4F_4.B mux8_7.inv_2.Y
= mux8_7.NAND4F_4.B mux8_7.NAND4F_3.B
= mux8_7.NAND4F_4.B mux8_7.NAND4F_1.B
= mux8_7.NAND4F_4.B mux8_7.NAND4F_5.B
C mux8_7.NAND4F_0.C0 4.5
R mux8_7.NAND4F_0.C 12022
= mux8_7.NAND4F_0.C mux8_7.inv_1.Y
= mux8_7.NAND4F_0.C mux8_7.NAND4F_7.C
= mux8_7.NAND4F_0.C mux8_7.NAND4F_3.C
= mux8_7.NAND4F_0.C mux8_7.NAND4F_1.C
C mux8_7.NAND4F_2.D0 3.4
R mux8_7.NAND4F_2.D 16711
= mux8_7.NAND4F_2.D mux8_7.inv_3.Y
= mux8_7.NAND4F_2.D mux8_7.NAND4F_3.D
= mux8_7.NAND4F_2.D mux8_7.NAND4F_0.D
= mux8_7.NAND4F_2.D mux8_7.NAND4F_4.D
R a_n11274_n23651# 1578
R a_n12345_n23393# 6222
R a_n11274_n23075# 1578
R a_n12314_n23651# 13352
R a_n23960_n23839# 727
R a_n17677_n23825# 6252
R a_n12345_n23105# 6216
R a_11386_n21878# 1455
R a_11290_n21878# 1455
R a_11194_n21878# 1455
R a_n23960_n22530# 727
R mux8_5.NAND4F_7.Y 11104
= mux8_5.NAND4F_7.Y mux8_5.NAND4F_9.D
R a_10459_n21877# 1455
R a_10363_n21877# 1455
R a_10267_n21877# 1455
R mux8_5.NAND4F_1.Y 9934
= mux8_5.NAND4F_1.Y mux8_5.NAND4F_9.C
R a_9528_n21878# 1455
R a_9432_n21878# 1455
R a_9336_n21878# 1455
R mux8_5.NAND4F_6.Y 10506
= mux8_5.NAND4F_6.Y mux8_5.NAND4F_9.B
R a_8592_n21878# 1455
R a_8496_n21878# 1455
R a_8400_n21878# 1455
C mux8_5.NAND4F_5.Y0 3.0
R mux8_5.NAND4F_5.Y 10485
= mux8_5.NAND4F_5.Y mux8_5.NAND4F_9.A
R a_7644_n21878# 1455
R a_7548_n21878# 1455
R a_7452_n21878# 1455
R a_n17677_n22425# 6252
C OR8_0.S70 11.5
R OR8_0.S7 5463
= OR8_0.S7 mux8_6.NAND4F_2.A
= OR8_0.S7 mux8_6.A3
= OR8_0.S7 OR8_0.NOT8_0.inv_1.Y
= OR8_0.S7 OR8_0.NOT8_0.S7
C AND8_0.S70 8.0
R AND8_0.S7 5475
= AND8_0.S7 mux8_6.NAND4F_4.A
= AND8_0.S7 mux8_6.A2
= AND8_0.S7 AND8_0.NOT8_0.inv_1.Y
= AND8_0.S7 AND8_0.NOT8_0.S7
C AND8_0.NOT8_0.A70 2.8
R AND8_0.NOT8_0.A7 6278
= AND8_0.NOT8_0.A7 AND8_0.NAND8_0.NAND2_4.Y
= AND8_0.NOT8_0.A7 AND8_0.NAND8_0.P0
= AND8_0.NOT8_0.A7 AND8_0.NOT8_0.inv_1.A
C OR8_0.NOT8_0.A70 2.9
R OR8_0.NOT8_0.A7 6230
= OR8_0.NOT8_0.A7 OR8_0.nor2_1.Y
= OR8_0.NOT8_0.A7 OR8_0.NOT8_0.inv_1.A
C XOR8_0.S40 7.6
R XOR8_0.S4 10903
= XOR8_0.S4 mux8_5.NAND4F_1.A
= XOR8_0.S4 mux8_5.A4
= XOR8_0.S4 XOR8_0.XOR2_4.Y
R mux8_5.inv_0.A 6223
= mux8_5.inv_0.A mux8_5.nor2_0.Y
R a_11865_n20887# 6252
R mux8_5.NAND4F_9.Y 10778
= mux8_5.NAND4F_9.Y mux8_5.nor2_0.B
R a_11386_n20950# 1455
R a_11290_n20950# 1455
R a_11194_n20950# 1455
R a_10459_n20950# 1455
R a_10363_n20950# 1455
R a_10267_n20950# 1455
R a_9528_n20950# 1455
R a_9432_n20950# 1455
R a_9336_n20950# 1455
R a_8592_n20950# 1455
R a_8496_n20950# 1455
R a_8400_n20950# 1455
R a_7644_n20950# 1455
R a_7548_n20950# 1455
R a_7452_n20950# 1455
C right_shifter_0.S70 9.5
R right_shifter_0.S7 5412
= right_shifter_0.S7 mux8_6.NAND4F_6.A
= right_shifter_0.S7 mux8_6.A7
= right_shifter_0.S7 right_shifter_0.inv_0.Y
R left_shifter_0.buffer_1.inv_1.A 4664
= left_shifter_0.buffer_1.inv_1.A left_shifter_0.buffer_1.inv_0.Y
C left_shifter_0.S70 9.6
R left_shifter_0.S7 5414
= left_shifter_0.S7 mux8_6.NAND4F_5.A
= left_shifter_0.S7 mux8_6.A6
= left_shifter_0.S7 left_shifter_0.buffer_2.inv_1.Y
= left_shifter_0.S7 left_shifter_0.buffer_2.Y
R a_n11274_n21072# 1578
R a_n12345_n20814# 6222
R a_n11274_n20496# 1578
R a_n12314_n21072# 13352
C OR8_0.S60 5.1
R OR8_0.S6 5454
= OR8_0.S6 mux8_8.NAND4F_2.A
= OR8_0.S6 mux8_8.A3
= OR8_0.S6 OR8_0.NOT8_0.inv_2.Y
= OR8_0.S6 OR8_0.NOT8_0.S6
R OR8_0.NOT8_0.A6 6228
= OR8_0.NOT8_0.A6 OR8_0.nor2_2.Y
= OR8_0.NOT8_0.A6 OR8_0.NOT8_0.inv_2.A
C OR8_0.S50 4.6
R OR8_0.S5 5444
= OR8_0.S5 mux8_7.NAND4F_2.A
= OR8_0.S5 mux8_7.A3
= OR8_0.S5 OR8_0.NOT8_0.inv_3.Y
= OR8_0.S5 OR8_0.NOT8_0.S5
C AND8_0.S60 8.0
R AND8_0.S6 5467
= AND8_0.S6 mux8_8.NAND4F_4.A
= AND8_0.S6 mux8_8.A2
= AND8_0.S6 AND8_0.NOT8_0.inv_2.Y
= AND8_0.S6 AND8_0.NOT8_0.S6
R AND8_0.NOT8_0.A6 6276
= AND8_0.NOT8_0.A6 AND8_0.NAND8_0.NAND2_8.Y
= AND8_0.NOT8_0.A6 AND8_0.NAND8_0.P1
= AND8_0.NOT8_0.A6 AND8_0.NOT8_0.inv_2.A
R a_n23959_n21227# 727
C AND8_0.S50 6.9
R AND8_0.S5 5462
= AND8_0.S5 mux8_7.NAND4F_4.A
= AND8_0.S5 mux8_7.A2
= AND8_0.S5 AND8_0.NOT8_0.inv_3.Y
= AND8_0.S5 AND8_0.NOT8_0.S5
R AND8_0.NOT8_0.A5 6275
= AND8_0.NOT8_0.A5 AND8_0.NAND8_0.NAND2_9.Y
= AND8_0.NOT8_0.A5 AND8_0.NAND8_0.P2
= AND8_0.NOT8_0.A5 AND8_0.NOT8_0.inv_3.A
R OR8_0.NOT8_0.A5 6227
= OR8_0.NOT8_0.A5 OR8_0.nor2_3.Y
= OR8_0.NOT8_0.A5 OR8_0.NOT8_0.inv_3.A
R a_n17677_n21025# 6252
R a_n12345_n20526# 6216
R OR8_0.NOT8_0.A4 6226
= OR8_0.NOT8_0.A4 OR8_0.nor2_4.Y
= OR8_0.NOT8_0.A4 OR8_0.NOT8_0.inv_4.A
R a_17528_n18777# 727
R a_16431_n19505# 9523
R a_16143_n19505# 9523
R a_15855_n19505# 9523
R mux8_5.NAND4F_8.Y 10769
= mux8_5.NAND4F_8.Y mux8_5.nor2_0.A
C right_shifter_0.S60 6.0
R right_shifter_0.S6 5406
= right_shifter_0.S6 mux8_8.NAND4F_6.A
= right_shifter_0.S6 mux8_8.A7
= right_shifter_0.S6 right_shifter_0.buffer_1.inv_1.Y
= right_shifter_0.S6 right_shifter_0.buffer_1.Y
R left_shifter_0.buffer_2.inv_1.A 4664
= left_shifter_0.buffer_2.inv_1.A left_shifter_0.buffer_2.inv_0.Y
R right_shifter_0.buffer_1.inv_1.A 4664
= right_shifter_0.buffer_1.inv_1.A right_shifter_0.buffer_1.inv_0.Y
C mux8_5.NAND4F_4.Y0 2.9
R mux8_5.NAND4F_4.Y 10485
= mux8_5.NAND4F_4.Y mux8_5.NAND4F_8.A
R mux8_5.NAND4F_2.Y 10506
= mux8_5.NAND4F_2.Y mux8_5.NAND4F_8.B
R mux8_5.NAND4F_3.Y 9934
= mux8_5.NAND4F_3.Y mux8_5.NAND4F_8.C
R mux8_5.NAND4F_0.Y 11104
= mux8_5.NAND4F_0.Y mux8_5.NAND4F_8.D
C OR8_0.S40 6.2
R OR8_0.S4 5434
= OR8_0.S4 mux8_5.NAND4F_2.A
= OR8_0.S4 mux8_5.A3
= OR8_0.S4 OR8_0.NOT8_0.inv_4.Y
= OR8_0.S4 OR8_0.NOT8_0.S4
C AND8_0.S40 5.8
R AND8_0.S4 5428
= AND8_0.S4 mux8_5.NAND4F_4.A
= AND8_0.S4 mux8_5.A2
= AND8_0.S4 AND8_0.NOT8_0.inv_4.Y
= AND8_0.S4 AND8_0.NOT8_0.S4
C left_shifter_0.S60 5.2
R left_shifter_0.S6 5408
= left_shifter_0.S6 mux8_8.NAND4F_5.A
= left_shifter_0.S6 mux8_8.A6
= left_shifter_0.S6 left_shifter_0.buffer_3.inv_1.Y
= left_shifter_0.S6 left_shifter_0.buffer_3.Y
R a_n23990_n20027# 727
R AND8_0.NOT8_0.A4 6276
= AND8_0.NOT8_0.A4 AND8_0.NAND8_0.NAND2_2.Y
= AND8_0.NOT8_0.A4 AND8_0.NAND8_0.P3
= AND8_0.NOT8_0.A4 AND8_0.NOT8_0.inv_4.A
C mux8_5.NAND4F_4.B0 3.1
R mux8_5.NAND4F_4.B 14307
= mux8_5.NAND4F_4.B mux8_5.inv_2.Y
= mux8_5.NAND4F_4.B mux8_5.NAND4F_3.B
= mux8_5.NAND4F_4.B mux8_5.NAND4F_1.B
= mux8_5.NAND4F_4.B mux8_5.NAND4F_5.B
C mux8_5.NAND4F_0.C0 4.5
R mux8_5.NAND4F_0.C 12022
= mux8_5.NAND4F_0.C mux8_5.inv_1.Y
= mux8_5.NAND4F_0.C mux8_5.NAND4F_7.C
= mux8_5.NAND4F_0.C mux8_5.NAND4F_3.C
= mux8_5.NAND4F_0.C mux8_5.NAND4F_1.C
C mux8_5.NAND4F_2.D0 3.4
R mux8_5.NAND4F_2.D 16711
= mux8_5.NAND4F_2.D mux8_5.inv_3.Y
= mux8_5.NAND4F_2.D mux8_5.NAND4F_3.D
= mux8_5.NAND4F_2.D mux8_5.NAND4F_0.D
= mux8_5.NAND4F_2.D mux8_5.NAND4F_4.D
C right_shifter_0.S50 5.5
R right_shifter_0.S5 5401
= right_shifter_0.S5 mux8_7.NAND4F_6.A
= right_shifter_0.S5 mux8_7.A7
= right_shifter_0.S5 right_shifter_0.buffer_2.inv_1.Y
= right_shifter_0.S5 right_shifter_0.buffer_2.Y
R left_shifter_0.buffer_3.inv_1.A 4664
= left_shifter_0.buffer_3.inv_1.A left_shifter_0.buffer_3.inv_0.Y
R right_shifter_0.buffer_2.inv_1.A 4664
= right_shifter_0.buffer_2.inv_1.A right_shifter_0.buffer_2.inv_0.Y
C NOT8_0.S70 10.4
R NOT8_0.S7 5455
= NOT8_0.S7 mux8_6.NAND4F_7.A
= NOT8_0.S7 mux8_6.A5
= NOT8_0.S7 NOT8_0.inv_1.Y
R a_n17677_n19625# 6252
R OR8_0.NOT8_0.A3 6226
= OR8_0.NOT8_0.A3 OR8_0.nor2_5.Y
= OR8_0.NOT8_0.A3 OR8_0.NOT8_0.inv_0.A
R ZFLAG_0.NAND2_0.Y 6270
= ZFLAG_0.NAND2_0.Y ZFLAG_0.inv_0.A
C ZFLAG_0.nor4_1.Y0 2.3
R ZFLAG_0.nor4_1.Y 10341
= ZFLAG_0.nor4_1.Y ZFLAG_0.NAND2_0.B
R a_16431_n18523# 9523
R a_16143_n18523# 9523
R a_15855_n18523# 9523
C left_shifter_0.S50 4.6
R left_shifter_0.S5 5404
= left_shifter_0.S5 mux8_7.NAND4F_5.A
= left_shifter_0.S5 mux8_7.A6
= left_shifter_0.S5 left_shifter_0.buffer_4.inv_1.Y
= left_shifter_0.S5 left_shifter_0.buffer_4.Y
C NOT8_0.S60 5.4
R NOT8_0.S6 5447
= NOT8_0.S6 mux8_8.NAND4F_7.A
= NOT8_0.S6 mux8_8.A5
= NOT8_0.S6 NOT8_0.inv_2.Y
R a_n23992_n18833# 727
R AND8_0.NOT8_0.A3 6278
= AND8_0.NOT8_0.A3 AND8_0.NAND8_0.NAND2_1.Y
= AND8_0.NOT8_0.A3 AND8_0.NAND8_0.P4
= AND8_0.NOT8_0.A3 AND8_0.NOT8_0.inv_0.A
C right_shifter_0.S40 4.0
R right_shifter_0.S4 5394
= right_shifter_0.S4 mux8_5.NAND4F_6.A
= right_shifter_0.S4 mux8_5.A7
= right_shifter_0.S4 right_shifter_0.buffer_3.inv_1.Y
= right_shifter_0.S4 right_shifter_0.buffer_3.Y
R left_shifter_0.buffer_4.inv_1.A 4664
= left_shifter_0.buffer_4.inv_1.A left_shifter_0.buffer_4.inv_0.Y
R right_shifter_0.buffer_3.inv_1.A 4664
= right_shifter_0.buffer_3.inv_1.A right_shifter_0.buffer_3.inv_0.Y
C ZFLAG_0.nor4_0.Y0 2.4
R ZFLAG_0.nor4_0.Y 10350
= ZFLAG_0.nor4_0.Y ZFLAG_0.NAND2_0.A
R a_11386_n17350# 1455
R a_11290_n17350# 1455
R a_11194_n17350# 1455
C NOT8_0.S50 4.8
R NOT8_0.S5 5435
= NOT8_0.S5 mux8_7.NAND4F_7.A
= NOT8_0.S5 mux8_7.A5
= NOT8_0.S5 NOT8_0.inv_3.Y
C left_shifter_0.S40 3.9
R left_shifter_0.S4 5400
= left_shifter_0.S4 mux8_5.NAND4F_5.A
= left_shifter_0.S4 mux8_5.A6
= left_shifter_0.S4 left_shifter_0.buffer_5.inv_1.Y
= left_shifter_0.S4 left_shifter_0.buffer_5.Y
R mux8_4.NAND4F_7.Y 11104
= mux8_4.NAND4F_7.Y mux8_4.NAND4F_9.D
R a_10459_n17349# 1455
R a_10363_n17349# 1455
R a_10267_n17349# 1455
R mux8_4.NAND4F_1.Y 9934
= mux8_4.NAND4F_1.Y mux8_4.NAND4F_9.C
R a_9528_n17350# 1455
R a_9432_n17350# 1455
R a_9336_n17350# 1455
R mux8_4.NAND4F_6.Y 10506
= mux8_4.NAND4F_6.Y mux8_4.NAND4F_9.B
R a_8592_n17350# 1455
R a_8496_n17350# 1455
R a_8400_n17350# 1455
C mux8_4.NAND4F_5.Y0 3.0
R mux8_4.NAND4F_5.Y 10485
= mux8_4.NAND4F_5.Y mux8_4.NAND4F_9.A
R a_7644_n17350# 1455
R a_7548_n17350# 1455
R a_7452_n17350# 1455
R left_shifter_0.buffer_5.inv_1.A 4664
= left_shifter_0.buffer_5.inv_1.A left_shifter_0.buffer_5.inv_0.Y
C NOT8_0.S40 4.2
R NOT8_0.S4 5426
= NOT8_0.S4 mux8_5.NAND4F_7.A
= NOT8_0.S4 mux8_5.A5
= NOT8_0.S4 NOT8_0.inv_4.Y
R right_shifter_0.buffer_4.inv_1.A 4664
= right_shifter_0.buffer_4.inv_1.A right_shifter_0.buffer_4.inv_0.Y
R a_n11274_n18115# 1578
R a_n12345_n17857# 6222
R a_n11274_n17539# 1578
R a_n12314_n18115# 13352
R a_n17677_n18225# 6252
R a_n24007_n17714# 727
C AND8_0.NOT8_0.A20 2.0
R AND8_0.NOT8_0.A2 6279
= AND8_0.NOT8_0.A2 AND8_0.NAND8_0.NAND2_6.Y
= AND8_0.NOT8_0.A2 AND8_0.NAND8_0.P5
= AND8_0.NOT8_0.A2 AND8_0.NOT8_0.inv_5.A
R OR8_0.NOT8_0.A2 6228
= OR8_0.NOT8_0.A2 OR8_0.nor2_6.Y
= OR8_0.NOT8_0.A2 OR8_0.NOT8_0.inv_5.A
R a_n12345_n17569# 6216
C NOT8_0.S30 4.6
R NOT8_0.S3 5418
= NOT8_0.S3 mux8_4.NAND4F_7.A
= NOT8_0.S3 mux8_4.A5
= NOT8_0.S3 NOT8_0.inv_0.Y
C XOR8_0.S30 10.4
R XOR8_0.S3 10910
= XOR8_0.S3 mux8_4.NAND4F_1.A
= XOR8_0.S3 mux8_4.A4
= XOR8_0.S3 XOR8_0.XOR2_5.Y
C right_shifter_0.S30 4.2
R right_shifter_0.S3 5392
= right_shifter_0.S3 mux8_4.NAND4F_6.A
= right_shifter_0.S3 mux8_4.A7
= right_shifter_0.S3 right_shifter_0.buffer_4.inv_1.Y
= right_shifter_0.S3 right_shifter_0.buffer_4.Y
C left_shifter_0.S30 4.0
R left_shifter_0.S3 5394
= left_shifter_0.S3 mux8_4.NAND4F_5.A
= left_shifter_0.S3 mux8_4.A6
= left_shifter_0.S3 left_shifter_0.buffer_0.inv_1.Y
= left_shifter_0.S3 left_shifter_0.buffer_0.Y
R mux8_4.inv_0.A 6223
= mux8_4.inv_0.A mux8_4.nor2_0.Y
R a_11865_n16359# 6252
R mux8_4.NAND4F_9.Y 10778
= mux8_4.NAND4F_9.Y mux8_4.nor2_0.B
R a_11386_n16422# 1455
R a_11290_n16422# 1455
R a_11194_n16422# 1455
R a_10459_n16422# 1455
R a_10363_n16422# 1455
R a_10267_n16422# 1455
R a_9528_n16422# 1455
R a_9432_n16422# 1455
R a_9336_n16422# 1455
R a_8592_n16422# 1455
R a_8496_n16422# 1455
R a_8400_n16422# 1455
R a_7644_n16422# 1455
R a_7548_n16422# 1455
R a_7452_n16422# 1455
R left_shifter_0.buffer_0.inv_1.A 4664
= left_shifter_0.buffer_0.inv_1.A left_shifter_0.buffer_0.inv_0.Y
R right_shifter_0.buffer_5.inv_1.A 4664
= right_shifter_0.buffer_5.inv_1.A right_shifter_0.buffer_5.inv_0.Y
R a_n24012_n16501# 727
C AND8_0.NOT8_0.A10 2.2
R AND8_0.NOT8_0.A1 6280
= AND8_0.NOT8_0.A1 AND8_0.NAND8_0.NAND2_7.Y
= AND8_0.NOT8_0.A1 AND8_0.NAND8_0.P6
= AND8_0.NOT8_0.A1 AND8_0.NOT8_0.inv_6.A
R a_n17677_n16825# 6252
R OR8_0.NOT8_0.A1 6230
= OR8_0.NOT8_0.A1 OR8_0.nor2_7.Y
= OR8_0.NOT8_0.A1 OR8_0.NOT8_0.inv_6.A
R left_shifter_0.buffer_7.inv_1.A 4664
= left_shifter_0.buffer_7.inv_1.A left_shifter_0.buffer_7.inv_0.Y
R right_shifter_0.buffer_0.inv_1.A 4664
= right_shifter_0.buffer_0.inv_1.A right_shifter_0.buffer_0.inv_0.Y
R mux8_4.NAND4F_8.Y 10769
= mux8_4.NAND4F_8.Y mux8_4.nor2_0.A
C mux8_4.NAND4F_4.Y0 2.9
R mux8_4.NAND4F_4.Y 10485
= mux8_4.NAND4F_4.Y mux8_4.NAND4F_8.A
R mux8_4.NAND4F_2.Y 10506
= mux8_4.NAND4F_2.Y mux8_4.NAND4F_8.B
R mux8_4.NAND4F_3.Y 9934
= mux8_4.NAND4F_3.Y mux8_4.NAND4F_8.C
R mux8_4.NAND4F_0.Y 11104
= mux8_4.NAND4F_0.Y mux8_4.NAND4F_8.D
C OR8_0.S30 8.1
R OR8_0.S3 5441
= OR8_0.S3 mux8_4.NAND4F_2.A
= OR8_0.S3 mux8_4.A3
= OR8_0.S3 OR8_0.NOT8_0.inv_0.Y
= OR8_0.S3 OR8_0.NOT8_0.S3
C AND8_0.S30 8.1
R AND8_0.S3 5446
= AND8_0.S3 mux8_4.NAND4F_4.A
= AND8_0.S3 mux8_4.A2
= AND8_0.S3 AND8_0.NOT8_0.inv_0.Y
= AND8_0.S3 AND8_0.NOT8_0.S3
R left_shifter_0.buffer_6.inv_1.A 4664
= left_shifter_0.buffer_6.inv_1.A left_shifter_0.buffer_6.inv_0.Y
R right_shifter_0.buffer_7.inv_1.A 4664
= right_shifter_0.buffer_7.inv_1.A right_shifter_0.buffer_7.inv_0.Y
C mux8_4.NAND4F_4.B0 3.1
R mux8_4.NAND4F_4.B 14307
= mux8_4.NAND4F_4.B mux8_4.inv_2.Y
= mux8_4.NAND4F_4.B mux8_4.NAND4F_3.B
= mux8_4.NAND4F_4.B mux8_4.NAND4F_1.B
= mux8_4.NAND4F_4.B mux8_4.NAND4F_5.B
C mux8_4.NAND4F_0.C0 4.5
R mux8_4.NAND4F_0.C 12022
= mux8_4.NAND4F_0.C mux8_4.inv_1.Y
= mux8_4.NAND4F_0.C mux8_4.NAND4F_7.C
= mux8_4.NAND4F_0.C mux8_4.NAND4F_3.C
= mux8_4.NAND4F_0.C mux8_4.NAND4F_1.C
C mux8_4.NAND4F_2.D0 3.4
R mux8_4.NAND4F_2.D 16711
= mux8_4.NAND4F_2.D mux8_4.inv_3.Y
= mux8_4.NAND4F_2.D mux8_4.NAND4F_3.D
= mux8_4.NAND4F_2.D mux8_4.NAND4F_0.D
= mux8_4.NAND4F_2.D mux8_4.NAND4F_4.D
R a_n11276_n15299# 1578
R a_n12347_n15041# 6222
R a_n11276_n14723# 1578
R a_n12316_n15299# 13352
R a_n24013_n15316# 727
C AND8_0.NOT8_0.A00 3.2
R AND8_0.NOT8_0.A0 6281
= AND8_0.NOT8_0.A0 AND8_0.NAND8_0.NAND2_0.Y
= AND8_0.NOT8_0.A0 AND8_0.NAND8_0.P7
= AND8_0.NOT8_0.A0 AND8_0.NOT8_0.inv_7.A
R a_n17677_n15425# 6252
C OR8_0.NOT8_0.A00 2.8
R OR8_0.NOT8_0.A0 6231
= OR8_0.NOT8_0.A0 OR8_0.nor2_0.Y
= OR8_0.NOT8_0.A0 OR8_0.NOT8_0.inv_7.A
R a_n12347_n14753# 6216
R right_shifter_0.buffer_6.inv_1.A 4664
= right_shifter_0.buffer_6.inv_1.A right_shifter_0.buffer_6.inv_0.Y
R a_11386_n12822# 1455
R a_11290_n12822# 1455
R a_11194_n12822# 1455
R mux8_3.NAND4F_7.Y 11104
= mux8_3.NAND4F_7.Y mux8_3.NAND4F_9.D
R a_10459_n12821# 1455
R a_10363_n12821# 1455
R a_10267_n12821# 1455
R mux8_3.NAND4F_1.Y 9934
= mux8_3.NAND4F_1.Y mux8_3.NAND4F_9.C
R a_9528_n12822# 1455
R a_9432_n12822# 1455
R a_9336_n12822# 1455
R mux8_3.NAND4F_6.Y 10506
= mux8_3.NAND4F_6.Y mux8_3.NAND4F_9.B
R a_8592_n12822# 1455
R a_8496_n12822# 1455
R a_8400_n12822# 1455
C mux8_3.NAND4F_5.Y0 3.0
R mux8_3.NAND4F_5.Y 10485
= mux8_3.NAND4F_5.Y mux8_3.NAND4F_9.A
R a_7644_n12822# 1455
R a_7548_n12822# 1455
R a_7452_n12822# 1455
R a_n8432_n12716# 727
R a_n9314_n12716# 727
R a_n10423_n12716# 727
R a_n11723_n12716# 727
R a_n12605_n12716# 727
R a_n13714_n12716# 727
R a_n15014_n12716# 727
R a_n15896_n12716# 727
R a_n17005_n12716# 727
R a_n18305_n12716# 727
R a_n19187_n12716# 727
R a_n20296_n12716# 727
R a_n22425_n12548# 727
C mux8_6.A10 20.5
R mux8_6.A1 7083
= mux8_6.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.Y
= mux8_6.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_0.COUT
= mux8_6.A1 MULT_0.4bit_ADDER_2.Cout
= mux8_6.A1 MULT_0.S7
= mux8_6.A1 mux8_6.NAND4F_0.A
R a_n24162_n12548# 727
C MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B0 2.1
R MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B 6871
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A 6876
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B 6871
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A 6876
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B 6871
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A 6876
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B 6871
= MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.Y
R MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A 6876
= MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.Y
C NOT8_0.S20 4.0
R NOT8_0.S2 5417
= NOT8_0.S2 mux8_3.NAND4F_7.A
= NOT8_0.S2 mux8_3.A5
= NOT8_0.S2 NOT8_0.inv_5.Y
C XOR8_0.S20 8.4
R XOR8_0.S2 10919
= XOR8_0.S2 mux8_3.NAND4F_1.A
= XOR8_0.S2 mux8_3.A4
= XOR8_0.S2 XOR8_0.XOR2_6.Y
C right_shifter_0.S20 4.4
R right_shifter_0.S2 5394
= right_shifter_0.S2 mux8_3.NAND4F_6.A
= right_shifter_0.S2 mux8_3.A7
= right_shifter_0.S2 right_shifter_0.buffer_5.inv_1.Y
= right_shifter_0.S2 right_shifter_0.buffer_5.Y
C left_shifter_0.S20 4.3
R left_shifter_0.S2 5403
= left_shifter_0.S2 mux8_3.NAND4F_5.A
= left_shifter_0.S2 mux8_3.A6
= left_shifter_0.S2 left_shifter_0.buffer_7.inv_1.Y
= left_shifter_0.S2 left_shifter_0.buffer_7.Y
R MULT_0.NAND2_15.Y 6270
= MULT_0.NAND2_15.Y MULT_0.inv_15.A
R MULT_0.NAND2_9.Y 6270
= MULT_0.NAND2_9.Y MULT_0.inv_9.A
R mux8_3.inv_0.A 6223
= mux8_3.inv_0.A mux8_3.nor2_0.Y
R a_11865_n11831# 6252
R mux8_3.NAND4F_9.Y 10778
= mux8_3.NAND4F_9.Y mux8_3.nor2_0.B
R a_11386_n11894# 1455
R a_11290_n11894# 1455
R a_11194_n11894# 1455
R a_10459_n11894# 1455
R a_10363_n11894# 1455
R a_10267_n11894# 1455
R a_9528_n11894# 1455
R a_9432_n11894# 1455
R a_9336_n11894# 1455
R a_8592_n11894# 1455
R a_8496_n11894# 1455
R a_8400_n11894# 1455
R a_7644_n11894# 1455
R a_7548_n11894# 1455
R a_7452_n11894# 1455
R a_n8549_n11683# 1578
R a_n9125_n11683# 1578
R a_n10108_n11683# 1578
R a_n10684_n11683# 1578
R a_n11840_n11683# 1578
R a_n12416_n11683# 1578
R a_n13399_n11683# 1578
R a_n13975_n11683# 1578
R a_n15131_n11683# 1578
R a_n15707_n11683# 1578
R a_n16690_n11683# 1578
R a_n17266_n11683# 1578
R a_n18422_n11683# 1578
R a_n18998_n11683# 1578
R a_n19981_n11683# 1578
R a_n20557_n11683# 1578
R a_n22425_n11256# 727
R mux8_3.NAND4F_8.Y 10769
= mux8_3.NAND4F_8.Y mux8_3.nor2_0.A
C mux8_4.A10 10.1
R mux8_4.A1 10908
= mux8_4.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.Y
= mux8_4.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_3.OUT
= mux8_4.A1 MULT_0.4bit_ADDER_2.S0
= mux8_4.A1 MULT_0.S3
= mux8_4.A1 mux8_4.NAND4F_0.A
R a_n9125_n11063# 13352
R a_n10684_n11063# 13352
C mux8_5.A10 9.6
R mux8_5.A1 10925
= mux8_5.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.Y
= mux8_5.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.OUT
= mux8_5.A1 MULT_0.4bit_ADDER_2.S1
= mux8_5.A1 MULT_0.S4
= mux8_5.A1 mux8_5.NAND4F_0.A
R a_n12416_n11063# 13352
R a_n13975_n11063# 13352
C mux8_7.A10 8.4
R mux8_7.A1 10940
= mux8_7.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.Y
= mux8_7.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_1.OUT
= mux8_7.A1 MULT_0.4bit_ADDER_2.S2
= mux8_7.A1 MULT_0.S5
= mux8_7.A1 mux8_7.NAND4F_0.A
R a_n15707_n11063# 13352
R a_n17266_n11063# 13352
C mux8_8.A10 15.2
R mux8_8.A1 10963
= mux8_8.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.Y
= mux8_8.A1 MULT_0.4bit_ADDER_2.FULL_ADDER_0.OUT
= mux8_8.A1 MULT_0.4bit_ADDER_2.S3
= mux8_8.A1 MULT_0.S6
= mux8_8.A1 mux8_8.NAND4F_0.A
R a_n18998_n11063# 13352
R a_n20557_n11063# 13352
R a_n24162_n11256# 727
R MULT_0.NAND2_14.Y 6270
= MULT_0.NAND2_14.Y MULT_0.inv_14.A
R MULT_0.NAND2_8.Y 6270
= MULT_0.NAND2_8.Y MULT_0.inv_8.A
R a_n9155_n11709# 6216
R a_n9305_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A0 4.6
R MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A 13718
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.A
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.Y
C MULT_0.inv_8.Y0 6.2
R MULT_0.inv_8.Y 7972
= MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.B
= MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.B
= MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.FULL_ADDER_3.A
= MULT_0.inv_8.Y MULT_0.4bit_ADDER_2.A0
R a_n10714_n11709# 6216
R a_n10864_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT0 5.2
R MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT 9566
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.CIN
= MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.Y
R a_n12446_n11709# 6216
R a_n12596_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A 13718
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.A
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.Y
C MULT_0.inv_9.Y0 4.7
R MULT_0.inv_9.Y 7966
= MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.B
= MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.B
= MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.FULL_ADDER_2.A
= MULT_0.inv_9.Y MULT_0.4bit_ADDER_2.A1
R a_n14005_n11709# 6216
R a_n14155_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT0 5.0
R MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT 9566
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.CIN
= MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.Y
R a_n15737_n11709# 6216
R a_n15887_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A 13718
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.A
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.Y
C MULT_0.inv_14.Y0 3.2
R MULT_0.inv_14.Y 7959
= MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.B
= MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.B
= MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.FULL_ADDER_1.A
= MULT_0.inv_14.Y MULT_0.4bit_ADDER_2.A2
R a_n17296_n11709# 6216
R a_n17446_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT0 5.1
R MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT 9566
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.B
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_0.CIN
= MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.Y
R a_n19028_n11709# 6216
R a_n19178_n11683# 6222
C MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A 13718
= MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.A
= MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.Y
C MULT_0.inv_15.Y0 3.0
R MULT_0.inv_15.Y 7954
= MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.B
= MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.B
= MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.FULL_ADDER_0.A
= MULT_0.inv_15.Y MULT_0.4bit_ADDER_2.A3
R a_n20587_n11709# 6216
R a_n20737_n11683# 6222
C mux8_3.NAND4F_4.Y0 2.9
R mux8_3.NAND4F_4.Y 10485
= mux8_3.NAND4F_4.Y mux8_3.NAND4F_8.A
R mux8_3.NAND4F_2.Y 10506
= mux8_3.NAND4F_2.Y mux8_3.NAND4F_8.B
R mux8_3.NAND4F_3.Y 9934
= mux8_3.NAND4F_3.Y mux8_3.NAND4F_8.C
R mux8_3.NAND4F_0.Y 11104
= mux8_3.NAND4F_0.Y mux8_3.NAND4F_8.D
C OR8_0.S20 6.6
R OR8_0.S2 5440
= OR8_0.S2 mux8_3.NAND4F_2.A
= OR8_0.S2 mux8_3.A3
= OR8_0.S2 OR8_0.NOT8_0.inv_5.Y
= OR8_0.S2 OR8_0.NOT8_0.S2
C AND8_0.S20 6.6
R AND8_0.S2 5464
= AND8_0.S2 mux8_3.NAND4F_4.A
= AND8_0.S2 mux8_3.A2
= AND8_0.S2 AND8_0.NOT8_0.inv_5.Y
= AND8_0.S2 AND8_0.NOT8_0.S2
C mux8_3.NAND4F_4.B0 3.1
R mux8_3.NAND4F_4.B 14307
= mux8_3.NAND4F_4.B mux8_3.inv_2.Y
= mux8_3.NAND4F_4.B mux8_3.NAND4F_3.B
= mux8_3.NAND4F_4.B mux8_3.NAND4F_1.B
= mux8_3.NAND4F_4.B mux8_3.NAND4F_5.B
C mux8_3.NAND4F_0.C0 4.5
R mux8_3.NAND4F_0.C 12022
= mux8_3.NAND4F_0.C mux8_3.inv_1.Y
= mux8_3.NAND4F_0.C mux8_3.NAND4F_7.C
= mux8_3.NAND4F_0.C mux8_3.NAND4F_3.C
= mux8_3.NAND4F_0.C mux8_3.NAND4F_1.C
C mux8_3.NAND4F_2.D0 3.5
R mux8_3.NAND4F_2.D 16711
= mux8_3.NAND4F_2.D mux8_3.inv_3.Y
= mux8_3.NAND4F_2.D mux8_3.NAND4F_3.D
= mux8_3.NAND4F_2.D mux8_3.NAND4F_0.D
= mux8_3.NAND4F_2.D mux8_3.NAND4F_4.D
R a_n8432_n9452# 727
R a_n9314_n9452# 727
R a_n10423_n9452# 727
R a_n11723_n9452# 727
R a_n12605_n9452# 727
R a_n13714_n9452# 727
R a_n15014_n9452# 727
R a_n15896_n9452# 727
R a_n17005_n9452# 727
R a_n18305_n9452# 727
R a_n19187_n9452# 727
R a_n20296_n9452# 727
R a_n22426_n9284# 727
C MULT_0.4bit_ADDER_2.B30 5.0
R MULT_0.4bit_ADDER_2.B3 9636
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.Y
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.COUT
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_1.Cout
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.A
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.A
= MULT_0.4bit_ADDER_2.B3 MULT_0.4bit_ADDER_2.FULL_ADDER_0.B
R a_n24162_n9284# 727
R MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B 6871
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A 6876
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B 6871
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A 6876
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B 6871
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A 6876
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B 6871
= MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.Y
R MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A 6876
= MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.Y
R MULT_0.inv_13.A 6270
= MULT_0.inv_13.A MULT_0.NAND2_13.Y
R MULT_0.inv_7.A 6270
= MULT_0.inv_7.A MULT_0.NAND2_7.Y
R a_11386_n8194# 1455
R a_11290_n8194# 1455
R a_11194_n8194# 1455
R a_n8549_n8419# 1578
R a_n9125_n8419# 1578
R a_n10108_n8419# 1578
R a_n10684_n8419# 1578
R a_n11840_n8419# 1578
R a_n12416_n8419# 1578
R a_n13399_n8419# 1578
R a_n13975_n8419# 1578
R a_n15131_n8419# 1578
R a_n15707_n8419# 1578
R a_n16690_n8419# 1578
R a_n17266_n8419# 1578
R a_n18422_n8419# 1578
R a_n18998_n8419# 1578
R a_n19981_n8419# 1578
R a_n20557_n8419# 1578
R mux8_2.NAND4F_7.Y 11104
= mux8_2.NAND4F_7.Y mux8_2.NAND4F_9.D
R a_10459_n8193# 1455
R a_10363_n8193# 1455
R a_10267_n8193# 1455
R mux8_2.NAND4F_1.Y 9934
= mux8_2.NAND4F_1.Y mux8_2.NAND4F_9.C
R a_9528_n8194# 1455
R a_9432_n8194# 1455
R a_9336_n8194# 1455
R mux8_2.NAND4F_6.Y 10506
= mux8_2.NAND4F_6.Y mux8_2.NAND4F_9.B
R a_8592_n8194# 1455
R a_8496_n8194# 1455
R a_8400_n8194# 1455
C mux8_2.NAND4F_5.Y0 3.0
R mux8_2.NAND4F_5.Y 10485
= mux8_2.NAND4F_5.Y mux8_2.NAND4F_9.A
R a_7644_n8194# 1455
R a_7548_n8194# 1455
R a_7452_n8194# 1455
R a_n22425_n7992# 727
C NOT8_0.S10 3.6
R NOT8_0.S1 5425
= NOT8_0.S1 mux8_2.NAND4F_7.A
= NOT8_0.S1 mux8_2.A5
= NOT8_0.S1 NOT8_0.inv_6.Y
C XOR8_0.S10 6.8
R XOR8_0.S1 10926
= XOR8_0.S1 mux8_2.NAND4F_1.A
= XOR8_0.S1 mux8_2.A4
= XOR8_0.S1 XOR8_0.XOR2_7.Y
C right_shifter_0.S10 6.8
R right_shifter_0.S1 5424
= right_shifter_0.S1 mux8_2.NAND4F_6.A
= right_shifter_0.S1 mux8_2.A7
= right_shifter_0.S1 right_shifter_0.buffer_0.inv_1.Y
= right_shifter_0.S1 right_shifter_0.buffer_0.Y
C left_shifter_0.S10 3.3
R left_shifter_0.S1 5417
= left_shifter_0.S1 mux8_2.NAND4F_5.A
= left_shifter_0.S1 mux8_2.A6
= left_shifter_0.S1 left_shifter_0.buffer_6.inv_1.Y
= left_shifter_0.S1 left_shifter_0.buffer_6.Y
R mux8_2.inv_0.A 6223
= mux8_2.inv_0.A mux8_2.nor2_0.Y
R a_11865_n7203# 6252
R mux8_2.NAND4F_9.Y 10778
= mux8_2.NAND4F_9.Y mux8_2.nor2_0.B
R a_11386_n7266# 1455
R a_11290_n7266# 1455
R a_11194_n7266# 1455
R a_10459_n7266# 1455
R a_10363_n7266# 1455
R a_10267_n7266# 1455
R a_9528_n7266# 1455
R a_9432_n7266# 1455
R a_9336_n7266# 1455
R a_8592_n7266# 1455
R a_8496_n7266# 1455
R a_8400_n7266# 1455
R a_7644_n7266# 1455
R a_7548_n7266# 1455
R a_7452_n7266# 1455
C MULT_0.S20 9.3
R MULT_0.S2 10906
= MULT_0.S2 mux8_3.NAND4F_0.A
= MULT_0.S2 mux8_3.A1
= MULT_0.S2 MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.Y
= MULT_0.S2 MULT_0.4bit_ADDER_1.FULL_ADDER_3.OUT
= MULT_0.S2 MULT_0.4bit_ADDER_1.S0
R a_n9125_n7799# 13352
R a_n10684_n7799# 13352
C MULT_0.4bit_ADDER_2.B00 3.7
R MULT_0.4bit_ADDER_2.B0 13560
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.Y
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_2.OUT
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_1.S1
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.A
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.A
= MULT_0.4bit_ADDER_2.B0 MULT_0.4bit_ADDER_2.FULL_ADDER_3.B
R a_n12416_n7799# 13352
R a_n13975_n7799# 13352
C MULT_0.4bit_ADDER_2.B10 3.7
R MULT_0.4bit_ADDER_2.B1 13560
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.Y
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_1.OUT
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_1.S2
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.A
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.A
= MULT_0.4bit_ADDER_2.B1 MULT_0.4bit_ADDER_2.FULL_ADDER_2.B
R a_n15707_n7799# 13352
R a_n17266_n7799# 13352
C MULT_0.4bit_ADDER_2.B20 3.7
R MULT_0.4bit_ADDER_2.B2 13560
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.Y
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_0.OUT
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_1.S3
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.A
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.A
= MULT_0.4bit_ADDER_2.B2 MULT_0.4bit_ADDER_2.FULL_ADDER_1.B
R a_n18998_n7799# 13352
R a_n20557_n7799# 13352
R a_n24162_n7992# 727
R MULT_0.inv_12.A 6270
= MULT_0.inv_12.A MULT_0.NAND2_12.Y
R MULT_0.inv_6.A 6270
= MULT_0.inv_6.A MULT_0.NAND2_6.Y
R a_n9155_n8445# 6216
R a_n9305_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A0 4.6
R MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A 13718
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.A
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.Y
C MULT_0.4bit_ADDER_1.A00 6.2
R MULT_0.4bit_ADDER_1.A0 7972
= MULT_0.4bit_ADDER_1.A0 MULT_0.inv_6.Y
= MULT_0.4bit_ADDER_1.A0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.B
= MULT_0.4bit_ADDER_1.A0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.B
= MULT_0.4bit_ADDER_1.A0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.A
R a_n10714_n8445# 6216
R a_n10864_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT0 5.2
R MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT 9566
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.CIN
= MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.Y
R a_n12446_n8445# 6216
R a_n12596_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A 13718
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.A
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.Y
C MULT_0.4bit_ADDER_1.A10 4.5
R MULT_0.4bit_ADDER_1.A1 7966
= MULT_0.4bit_ADDER_1.A1 MULT_0.inv_7.Y
= MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.B
= MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.B
= MULT_0.4bit_ADDER_1.A1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.A
R a_n14005_n8445# 6216
R a_n14155_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT0 4.9
R MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT 9566
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.CIN
= MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.Y
R a_n15737_n8445# 6216
R a_n15887_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A 13718
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.A
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.Y
C MULT_0.4bit_ADDER_1.A20 3.1
R MULT_0.4bit_ADDER_1.A2 7959
= MULT_0.4bit_ADDER_1.A2 MULT_0.inv_12.Y
= MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.B
= MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.B
= MULT_0.4bit_ADDER_1.A2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.A
R a_n17296_n8445# 6216
R a_n17446_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT0 4.9
R MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT 9566
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.B
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_0.CIN
= MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.Y
R a_n19028_n8445# 6216
R a_n19178_n8419# 6222
C MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A 13718
= MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.A
= MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.Y
C MULT_0.4bit_ADDER_1.A30 2.9
R MULT_0.4bit_ADDER_1.A3 7954
= MULT_0.4bit_ADDER_1.A3 MULT_0.inv_13.Y
= MULT_0.4bit_ADDER_1.A3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.B
= MULT_0.4bit_ADDER_1.A3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.B
= MULT_0.4bit_ADDER_1.A3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.A
R a_n20587_n8445# 6216
R a_n20737_n8419# 6222
R a_n8432_n6187# 727
R mux8_2.NAND4F_8.Y 10769
= mux8_2.NAND4F_8.Y mux8_2.nor2_0.A
R a_n9314_n6187# 727
R a_n10423_n6187# 727
R a_n11723_n6187# 727
R a_n12605_n6187# 727
R a_n13714_n6187# 727
R a_n15014_n6187# 727
R a_n15896_n6187# 727
R a_n17005_n6187# 727
R a_n18305_n6187# 727
R a_n19187_n6187# 727
R a_n20296_n6187# 727
R a_n22426_n6019# 727
C mux8_2.NAND4F_4.Y0 2.9
R mux8_2.NAND4F_4.Y 10485
= mux8_2.NAND4F_4.Y mux8_2.NAND4F_8.A
R mux8_2.NAND4F_2.Y 10506
= mux8_2.NAND4F_2.Y mux8_2.NAND4F_8.B
R mux8_2.NAND4F_3.Y 9934
= mux8_2.NAND4F_3.Y mux8_2.NAND4F_8.C
R mux8_2.NAND4F_0.Y 11104
= mux8_2.NAND4F_0.Y mux8_2.NAND4F_8.D
C OR8_0.S10 6.5
R OR8_0.S1 5453
= OR8_0.S1 mux8_2.NAND4F_2.A
= OR8_0.S1 mux8_2.A3
= OR8_0.S1 OR8_0.NOT8_0.inv_6.Y
= OR8_0.S1 OR8_0.NOT8_0.S1
C AND8_0.S10 4.3
R AND8_0.S1 5468
= AND8_0.S1 mux8_2.NAND4F_4.A
= AND8_0.S1 mux8_2.A2
= AND8_0.S1 AND8_0.NOT8_0.inv_6.Y
= AND8_0.S1 AND8_0.NOT8_0.S1
C MULT_0.4bit_ADDER_1.B30 5.1
R MULT_0.4bit_ADDER_1.B3 9636
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.Y
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.COUT
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_0.Cout
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.A
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.A
= MULT_0.4bit_ADDER_1.B3 MULT_0.4bit_ADDER_1.FULL_ADDER_0.B
R a_n24162_n6019# 727
R MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B 6871
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A 6876
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B 6871
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A 6876
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B 6871
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A 6876
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B 6871
= MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.Y
R MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A 6876
= MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.Y
R MULT_0.NAND2_11.Y 6270
= MULT_0.NAND2_11.Y MULT_0.inv_11.A
R MULT_0.NAND2_5.Y 6270
= MULT_0.NAND2_5.Y MULT_0.inv_4.A
C mux8_2.NAND4F_4.B0 3.1
R mux8_2.NAND4F_4.B 14307
= mux8_2.NAND4F_4.B mux8_2.inv_2.Y
= mux8_2.NAND4F_4.B mux8_2.NAND4F_3.B
= mux8_2.NAND4F_4.B mux8_2.NAND4F_1.B
= mux8_2.NAND4F_4.B mux8_2.NAND4F_5.B
C mux8_2.NAND4F_0.C0 4.5
R mux8_2.NAND4F_0.C 12022
= mux8_2.NAND4F_0.C mux8_2.inv_1.Y
= mux8_2.NAND4F_0.C mux8_2.NAND4F_7.C
= mux8_2.NAND4F_0.C mux8_2.NAND4F_3.C
= mux8_2.NAND4F_0.C mux8_2.NAND4F_1.C
C mux8_2.NAND4F_2.D0 3.4
R mux8_2.NAND4F_2.D 16711
= mux8_2.NAND4F_2.D mux8_2.inv_3.Y
= mux8_2.NAND4F_2.D mux8_2.NAND4F_3.D
= mux8_2.NAND4F_2.D mux8_2.NAND4F_0.D
= mux8_2.NAND4F_2.D mux8_2.NAND4F_4.D
R a_n8549_n5154# 1578
R a_n9125_n5154# 1578
R a_n10108_n5154# 1578
R a_n10684_n5154# 1578
R a_n11840_n5154# 1578
R a_n12416_n5154# 1578
R a_n13399_n5154# 1578
R a_n13975_n5154# 1578
R a_n15131_n5154# 1578
R a_n15707_n5154# 1578
R a_n16690_n5154# 1578
R a_n17266_n5154# 1578
R a_n18422_n5154# 1578
R a_n18998_n5154# 1578
R a_n19981_n5154# 1578
R a_n20557_n5154# 1578
R a_n22426_n4727# 727
R a_11386_n3766# 1455
R a_11290_n3766# 1455
R a_11194_n3766# 1455
C MULT_0.S10 7.9
R MULT_0.S1 10901
= MULT_0.S1 mux8_2.NAND4F_0.A
= MULT_0.S1 mux8_2.A1
= MULT_0.S1 MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.Y
= MULT_0.S1 MULT_0.4bit_ADDER_0.FULL_ADDER_3.OUT
= MULT_0.S1 MULT_0.4bit_ADDER_0.S0
R a_n9125_n4534# 13352
R a_n10684_n4534# 13352
C MULT_0.4bit_ADDER_1.B00 3.7
R MULT_0.4bit_ADDER_1.B0 13560
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.Y
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_2.OUT
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_0.S1
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.A
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.A
= MULT_0.4bit_ADDER_1.B0 MULT_0.4bit_ADDER_1.FULL_ADDER_3.B
R a_n12416_n4534# 13352
R a_n13975_n4534# 13352
C MULT_0.4bit_ADDER_1.B10 3.7
R MULT_0.4bit_ADDER_1.B1 13560
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.Y
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_1.OUT
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_0.S2
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.A
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.A
= MULT_0.4bit_ADDER_1.B1 MULT_0.4bit_ADDER_1.FULL_ADDER_2.B
R a_n15707_n4534# 13352
R a_n17266_n4534# 13352
C MULT_0.4bit_ADDER_1.B20 3.7
R MULT_0.4bit_ADDER_1.B2 13560
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.Y
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_0.OUT
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_0.S3
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.A
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.A
= MULT_0.4bit_ADDER_1.B2 MULT_0.4bit_ADDER_1.FULL_ADDER_1.B
R a_n18998_n4534# 13352
R a_n20557_n4534# 13352
R a_n24162_n4727# 727
R MULT_0.NAND2_10.Y 6270
= MULT_0.NAND2_10.Y MULT_0.inv_10.A
R MULT_0.NAND2_4.Y 6270
= MULT_0.NAND2_4.Y MULT_0.inv_5.A
R a_n9155_n5180# 6216
R a_n9305_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A0 4.6
R MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A 13718
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.A
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.Y
C MULT_0.4bit_ADDER_0.A00 6.4
R MULT_0.4bit_ADDER_0.A0 7972
= MULT_0.4bit_ADDER_0.A0 MULT_0.inv_5.Y
= MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.B
= MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.B
= MULT_0.4bit_ADDER_0.A0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.A
R a_n10714_n5180# 6216
R a_n10864_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT0 5.2
R MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT 9566
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.CIN
= MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.Y
R a_n12446_n5180# 6216
R a_n12596_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A 13718
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.A
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.Y
C MULT_0.4bit_ADDER_0.A10 4.3
R MULT_0.4bit_ADDER_0.A1 7966
= MULT_0.4bit_ADDER_0.A1 MULT_0.inv_4.Y
= MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.B
= MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.B
= MULT_0.4bit_ADDER_0.A1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.A
R a_n14005_n5180# 6216
R a_n14155_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT0 4.9
R MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT 9566
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.CIN
= MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.Y
R a_n15737_n5180# 6216
R a_n15887_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A0 3.0
R MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A 13718
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.A
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.Y
C MULT_0.4bit_ADDER_0.A20 3.0
R MULT_0.4bit_ADDER_0.A2 7959
= MULT_0.4bit_ADDER_0.A2 MULT_0.inv_10.Y
= MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.B
= MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.B
= MULT_0.4bit_ADDER_0.A2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.A
R a_n17296_n5180# 6216
R a_n17446_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT0 4.9
R MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT 9566
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.B
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_0.CIN
= MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.Y
R a_n19028_n5180# 6216
R a_n19178_n5154# 6222
C MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A0 3.2
R MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A 13718
= MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.A
= MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.Y
C MULT_0.4bit_ADDER_0.A30 5.1
R MULT_0.4bit_ADDER_0.A3 7954
= MULT_0.4bit_ADDER_0.A3 MULT_0.inv_11.Y
= MULT_0.4bit_ADDER_0.A3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.B
= MULT_0.4bit_ADDER_0.A3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.B
= MULT_0.4bit_ADDER_0.A3 MULT_0.4bit_ADDER_0.FULL_ADDER_0.A
R a_n20587_n5180# 6216
R a_n20737_n5154# 6222
R mux8_1.NAND4F_7.Y 11104
= mux8_1.NAND4F_7.Y mux8_1.NAND4F_9.D
R a_10459_n3765# 1455
R a_10363_n3765# 1455
R a_10267_n3765# 1455
R mux8_1.NAND4F_1.Y 9934
= mux8_1.NAND4F_1.Y mux8_1.NAND4F_9.C
R a_9528_n3766# 1455
R a_9432_n3766# 1455
R a_9336_n3766# 1455
R mux8_1.NAND4F_6.Y 10506
= mux8_1.NAND4F_6.Y mux8_1.NAND4F_9.B
R a_8592_n3766# 1455
R a_8496_n3766# 1455
R a_8400_n3766# 1455
C mux8_1.NAND4F_5.Y0 3.0
R mux8_1.NAND4F_5.Y 10485
= mux8_1.NAND4F_5.Y mux8_1.NAND4F_9.A
R a_7644_n3766# 1455
R a_7548_n3766# 1455
R a_7452_n3766# 1455
C NOT8_0.S00 3.9
R NOT8_0.S0 5445
= NOT8_0.S0 mux8_1.NAND4F_7.A
= NOT8_0.S0 mux8_1.A5
= NOT8_0.S0 NOT8_0.inv_7.Y
C XOR8_0.S00 6.1
R XOR8_0.S0 10927
= XOR8_0.S0 mux8_1.NAND4F_1.A
= XOR8_0.S0 mux8_1.A4
= XOR8_0.S0 XOR8_0.XOR2_0.Y
C right_shifter_0.S00 7.6
R right_shifter_0.S0 5423
= right_shifter_0.S0 mux8_1.NAND4F_6.A
= right_shifter_0.S0 mux8_1.A7
= right_shifter_0.S0 right_shifter_0.buffer_7.inv_1.Y
= right_shifter_0.S0 right_shifter_0.buffer_7.Y
C left_shifter_0.S00 4.2
R left_shifter_0.S0 5418
= left_shifter_0.S0 mux8_1.NAND4F_5.A
= left_shifter_0.S0 mux8_1.A6
= left_shifter_0.S0 left_shifter_0.inv_0.Y
R a_n18686_n2915# 727
R mux8_1.inv_0.A 6223
= mux8_1.inv_0.A mux8_1.nor2_0.Y
R a_11865_n2775# 6252
R mux8_1.NAND4F_9.Y 10778
= mux8_1.NAND4F_9.Y mux8_1.nor2_0.B
R a_11386_n2838# 1455
R a_11290_n2838# 1455
R a_11194_n2838# 1455
R a_10459_n2838# 1455
R a_10363_n2838# 1455
R a_10267_n2838# 1455
R a_9528_n2838# 1455
R a_9432_n2838# 1455
R a_9336_n2838# 1455
R a_8592_n2838# 1455
R a_8496_n2838# 1455
R a_8400_n2838# 1455
R a_7644_n2838# 1455
R a_7548_n2838# 1455
R a_7452_n2838# 1455
R a_n20446_n2915# 727
R a_n22176_n2915# 727
R a_n24213_n2915# 727
C MULT_0.4bit_ADDER_0.B00 4.3
R MULT_0.4bit_ADDER_0.B0 8037
= MULT_0.4bit_ADDER_0.B0 MULT_0.inv_2.Y
= MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.A
= MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.A
= MULT_0.4bit_ADDER_0.B0 MULT_0.4bit_ADDER_0.FULL_ADDER_3.B
R MULT_0.NAND2_3.Y 6270
= MULT_0.NAND2_3.Y MULT_0.inv_3.A
C MULT_0.4bit_ADDER_0.B10 3.9
R MULT_0.4bit_ADDER_0.B1 8035
= MULT_0.4bit_ADDER_0.B1 MULT_0.inv_1.Y
= MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.A
= MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.A
= MULT_0.4bit_ADDER_0.B1 MULT_0.4bit_ADDER_0.FULL_ADDER_2.B
R MULT_0.NAND2_2.Y 6270
= MULT_0.NAND2_2.Y MULT_0.inv_2.A
C MULT_0.4bit_ADDER_0.B20 4.1
R MULT_0.4bit_ADDER_0.B2 8033
= MULT_0.4bit_ADDER_0.B2 MULT_0.inv_0.Y
= MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.A
= MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.A
= MULT_0.4bit_ADDER_0.B2 MULT_0.4bit_ADDER_0.FULL_ADDER_1.B
R MULT_0.NAND2_1.Y 6270
= MULT_0.NAND2_1.Y MULT_0.inv_1.A
R MULT_0.NAND2_0.Y 6270
= MULT_0.NAND2_0.Y MULT_0.inv_0.A
R mux8_1.NAND4F_8.Y 10769
= mux8_1.NAND4F_8.Y mux8_1.nor2_0.A
C mux8_1.NAND4F_4.Y0 2.9
R mux8_1.NAND4F_4.Y 10485
= mux8_1.NAND4F_4.Y mux8_1.NAND4F_8.A
R mux8_1.NAND4F_2.Y 10506
= mux8_1.NAND4F_2.Y mux8_1.NAND4F_8.B
R mux8_1.NAND4F_3.Y 9934
= mux8_1.NAND4F_3.Y mux8_1.NAND4F_8.C
R mux8_1.NAND4F_0.Y 11104
= mux8_1.NAND4F_0.Y mux8_1.NAND4F_8.D
C MULT_0.SO0 9.0
R MULT_0.SO 5411
= MULT_0.SO mux8_1.NAND4F_0.A
= MULT_0.SO mux8_1.A1
= MULT_0.SO MULT_0.inv_3.Y
C OR8_0.S00 7.0
R OR8_0.S0 5472
= OR8_0.S0 mux8_1.NAND4F_2.A
= OR8_0.S0 mux8_1.A3
= OR8_0.S0 OR8_0.NOT8_0.inv_7.Y
= OR8_0.S0 OR8_0.NOT8_0.S0
C AND8_0.S00 8.9
R AND8_0.S0 5486
= AND8_0.S0 mux8_1.NAND4F_4.A
= AND8_0.S0 mux8_1.A2
= AND8_0.S0 AND8_0.NOT8_0.inv_7.Y
= AND8_0.S0 AND8_0.NOT8_0.S0
C mux8_1.NAND4F_4.B0 3.1
R mux8_1.NAND4F_4.B 14307
= mux8_1.NAND4F_4.B mux8_1.inv_2.Y
= mux8_1.NAND4F_4.B mux8_1.NAND4F_3.B
= mux8_1.NAND4F_4.B mux8_1.NAND4F_1.B
= mux8_1.NAND4F_4.B mux8_1.NAND4F_5.B
C mux8_1.NAND4F_0.C0 4.3
R mux8_1.NAND4F_0.C 12022
= mux8_1.NAND4F_0.C mux8_1.inv_1.Y
= mux8_1.NAND4F_0.C mux8_1.NAND4F_7.C
= mux8_1.NAND4F_0.C mux8_1.NAND4F_3.C
= mux8_1.NAND4F_0.C mux8_1.NAND4F_1.C
C mux8_1.NAND4F_2.D0 3.3
R mux8_1.NAND4F_2.D 16711
= mux8_1.NAND4F_2.D mux8_1.inv_3.Y
= mux8_1.NAND4F_2.D mux8_1.NAND4F_3.D
= mux8_1.NAND4F_2.D mux8_1.NAND4F_0.D
= mux8_1.NAND4F_2.D mux8_1.NAND4F_4.D
R a_11386_762# 1455
R a_11290_762# 1455
R a_11194_762# 1455
R a_664_373# 727
R a_n218_373# 727
R a_n1327_373# 727
R a_n2627_373# 727
R a_n3509_373# 727
R a_n4618_373# 727
R a_n5918_373# 727
R a_n6800_373# 727
R a_n7909_373# 727
R a_n9208_373# 727
R a_n10090_373# 727
R a_n11199_373# 727
R a_n12499_373# 727
R a_n13381_373# 727
R a_n14490_373# 727
R a_n15790_373# 727
R a_n16672_373# 727
R a_n17781_373# 727
R a_n19081_373# 727
R a_n19963_373# 727
R a_n21072_373# 727
R a_n22372_373# 727
R a_n23254_373# 727
R a_n24363_373# 727
C mux8_0.NAND4F_7.Y0 2.0
R mux8_0.NAND4F_7.Y 11104
= mux8_0.NAND4F_7.Y mux8_0.NAND4F_9.D
R a_10459_763# 1455
R a_10363_763# 1455
R a_10267_763# 1455
C mux8_0.NAND4F_1.Y0 2.5
R mux8_0.NAND4F_1.Y 9934
= mux8_0.NAND4F_1.Y mux8_0.NAND4F_9.C
R a_9528_762# 1455
R a_9432_762# 1455
R a_9336_762# 1455
C mux8_0.NAND4F_6.Y0 2.8
R mux8_0.NAND4F_6.Y 10506
= mux8_0.NAND4F_6.Y mux8_0.NAND4F_9.B
R a_8592_762# 1455
R a_8496_762# 1455
R a_8400_762# 1455
C mux8_0.NAND4F_5.Y0 3.9
R mux8_0.NAND4F_5.Y 10485
= mux8_0.NAND4F_5.Y mux8_0.NAND4F_9.A
R a_7644_762# 1455
R a_7548_762# 1455
R a_7452_762# 1455
R 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B 6871
= 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.Y
R 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A 6876
= 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.Y
R a_547_1406# 1578
R a_n29_1406# 1578
R a_n1012_1406# 1578
R a_n1588_1406# 1578
R a_n2744_1406# 1578
R a_n3320_1406# 1578
R a_n4303_1406# 1578
R a_n4879_1406# 1578
R a_n6035_1406# 1578
R a_n6611_1406# 1578
R a_n7594_1406# 1578
R a_n8170_1406# 1578
R a_n9325_1406# 1578
R a_n9901_1406# 1578
R a_n10884_1406# 1578
R a_n11460_1406# 1578
R a_n12616_1406# 1578
R a_n13192_1406# 1578
R a_n14175_1406# 1578
R a_n14751_1406# 1578
R a_n15907_1406# 1578
R a_n16483_1406# 1578
R a_n17466_1406# 1578
R a_n18042_1406# 1578
R a_n19198_1406# 1578
R a_n19774_1406# 1578
R a_n20757_1406# 1578
R a_n21333_1406# 1578
R a_n22489_1406# 1578
R a_n23065_1406# 1578
R a_n24048_1406# 1578
R a_n24624_1406# 1578
C right_shifter_0.C0 7.5
R right_shifter_0.C 5411
= right_shifter_0.C mux8_0.NAND4F_6.A
= right_shifter_0.C mux8_0.A7
= right_shifter_0.C right_shifter_0.buffer_6.inv_1.Y
= right_shifter_0.C right_shifter_0.buffer_6.Y
C left_shifter_0.C0 14.3
R left_shifter_0.C 5425
= left_shifter_0.C mux8_0.NAND4F_5.A
= left_shifter_0.C mux8_0.A6
= left_shifter_0.C left_shifter_0.buffer_1.inv_1.Y
= left_shifter_0.C left_shifter_0.buffer_1.Y
R mux8_0.inv_0.A 6223
= mux8_0.inv_0.A mux8_0.nor2_0.Y
R a_11865_1753# 6252
R mux8_0.NAND4F_9.Y 10778
= mux8_0.NAND4F_9.Y mux8_0.nor2_0.B
R a_11386_1690# 1455
R a_11290_1690# 1455
R a_11194_1690# 1455
R a_10459_1690# 1455
R a_10363_1690# 1455
R a_10267_1690# 1455
R a_9528_1690# 1455
R a_9432_1690# 1455
R a_9336_1690# 1455
R a_8592_1690# 1455
R a_8496_1690# 1455
R a_8400_1690# 1455
R a_7644_1690# 1455
R a_7548_1690# 1455
R a_7452_1690# 1455
C 8bit_ADDER_0.S00 4.1
R 8bit_ADDER_0.S0 10885
= 8bit_ADDER_0.S0 mux8_1.NAND4F_3.A
= 8bit_ADDER_0.S0 mux8_1.A0
= 8bit_ADDER_0.S0 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.Y
= 8bit_ADDER_0.S0 8bit_ADDER_0.FULL_ADDER_XORED_7.OUT
R a_n29_2026# 13352
R a_n1588_2026# 13352
C 8bit_ADDER_0.S10 6.0
R 8bit_ADDER_0.S1 10900
= 8bit_ADDER_0.S1 mux8_2.NAND4F_3.A
= 8bit_ADDER_0.S1 mux8_2.A0
= 8bit_ADDER_0.S1 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.Y
= 8bit_ADDER_0.S1 8bit_ADDER_0.FULL_ADDER_XORED_6.OUT
R a_n3320_2026# 13352
R a_n4879_2026# 13352
C 8bit_ADDER_0.S20 6.8
R 8bit_ADDER_0.S2 10915
= 8bit_ADDER_0.S2 mux8_3.NAND4F_3.A
= 8bit_ADDER_0.S2 mux8_3.A0
= 8bit_ADDER_0.S2 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.Y
= 8bit_ADDER_0.S2 8bit_ADDER_0.FULL_ADDER_XORED_5.OUT
R a_n6611_2026# 13352
R a_n8170_2026# 13352
C mux8_4.A00 8.2
R mux8_4.A0 10930
= mux8_4.A0 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.Y
= mux8_4.A0 8bit_ADDER_0.FULL_ADDER_XORED_4.OUT
= mux8_4.A0 8bit_ADDER_0.S3
= mux8_4.A0 mux8_4.NAND4F_3.A
R a_n9901_2026# 13352
R a_n11460_2026# 13352
C mux8_5.A00 9.3
R mux8_5.A0 10945
= mux8_5.A0 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.Y
= mux8_5.A0 8bit_ADDER_0.FULL_ADDER_XORED_3.OUT
= mux8_5.A0 8bit_ADDER_0.S4
= mux8_5.A0 mux8_5.NAND4F_3.A
R a_n13192_2026# 13352
R a_n14751_2026# 13352
C mux8_7.A00 11.1
R mux8_7.A0 10960
= mux8_7.A0 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.Y
= mux8_7.A0 8bit_ADDER_0.FULL_ADDER_XORED_2.OUT
= mux8_7.A0 8bit_ADDER_0.S5
= mux8_7.A0 mux8_7.NAND4F_3.A
R a_n16483_2026# 13352
R a_n18042_2026# 13352
C mux8_8.A00 12.2
R mux8_8.A0 10974
= mux8_8.A0 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.Y
= mux8_8.A0 8bit_ADDER_0.FULL_ADDER_XORED_1.OUT
= mux8_8.A0 8bit_ADDER_0.S6
= mux8_8.A0 mux8_8.NAND4F_3.A
R a_n19774_2026# 13352
R a_n21333_2026# 13352
R a_n23065_2026# 13352
R a_n24624_2026# 13352
R a_n59_1380# 6216
R a_n209_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.Y
R a_n1618_1380# 6216
R a_n1768_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT0 5.0
R 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_7.COUT 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.Y
R a_n3350_1380# 6216
R a_n3500_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.Y
R a_n4909_1380# 6216
R a_n5059_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_6.COUT 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.Y
R a_n6641_1380# 6216
R a_n6791_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.Y
R a_n8200_1380# 6216
R a_n8350_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_5.COUT 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.Y
R a_n9931_1380# 6216
R a_n10081_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.Y
R a_n11490_1380# 6216
R a_n11640_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_4.COUT 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.Y
R a_n13222_1380# 6216
R a_n13372_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.Y
R a_n14781_1380# 6216
R a_n14931_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_3.COUT 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.Y
R a_n16513_1380# 6216
R a_n16663_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.Y
R a_n18072_1380# 6216
R a_n18222_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_2.COUT 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.Y
R a_n19804_1380# 6216
R a_n19954_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.Y
R a_n21363_1380# 6216
R a_n21513_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT0 4.9
R 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 9566
= 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.B
= 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_0.CIN
= 8bit_ADDER_0.FULL_ADDER_XORED_1.COUT 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.Y
R a_n23095_1380# 6216
R a_n23245_1406# 6222
C 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A0 3.0
R 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A 13718
= 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.A
= 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.Y
R a_n24654_1380# 6216
R a_n24804_1406# 6222
R mux8_0.NAND4F_8.Y 10769
= mux8_0.NAND4F_8.Y mux8_0.nor2_0.A
C mux8_0.NAND4F_4.Y0 4.0
R mux8_0.NAND4F_4.Y 10485
= mux8_0.NAND4F_4.Y mux8_0.NAND4F_8.A
C mux8_0.NAND4F_2.Y0 3.2
R mux8_0.NAND4F_2.Y 10506
= mux8_0.NAND4F_2.Y mux8_0.NAND4F_8.B
C mux8_0.NAND4F_3.Y0 2.1
R mux8_0.NAND4F_3.Y 9934
= mux8_0.NAND4F_3.Y mux8_0.NAND4F_8.C
R mux8_0.NAND4F_0.Y 11104
= mux8_0.NAND4F_0.Y mux8_0.NAND4F_8.D
C 8bit_ADDER_0.C0 20.5
R 8bit_ADDER_0.C 7041
= 8bit_ADDER_0.C mux8_0.NAND4F_3.A
= 8bit_ADDER_0.C mux8_0.A0
= 8bit_ADDER_0.C 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.Y
= 8bit_ADDER_0.C 8bit_ADDER_0.FULL_ADDER_XORED_0.COUT
R a_n338_3190# 1578
R a_n914_3190# 1578
R a_n3629_3190# 1578
R a_n4205_3190# 1578
R a_n6920_3190# 1578
R a_n7496_3190# 1578
R a_n10210_3190# 1578
R a_n10786_3190# 1578
R a_n13501_3190# 1578
R a_n14077_3190# 1578
R a_n16792_3190# 1578
R a_n17368_3190# 1578
R a_n20083_3190# 1578
R a_n20659_3190# 1578
R a_n23374_3190# 1578
R a_n23950_3190# 1578
C mux8_0.NAND4F_4.B0 5.4
R mux8_0.NAND4F_4.B 14307
= mux8_0.NAND4F_4.B mux8_0.inv_2.Y
= mux8_0.NAND4F_4.B mux8_0.NAND4F_3.B
= mux8_0.NAND4F_4.B mux8_0.NAND4F_1.B
= mux8_0.NAND4F_4.B mux8_0.NAND4F_5.B
C mux8_0.NAND4F_0.C0 4.8
R mux8_0.NAND4F_0.C 12022
= mux8_0.NAND4F_0.C mux8_0.inv_1.Y
= mux8_0.NAND4F_0.C mux8_0.NAND4F_7.C
= mux8_0.NAND4F_0.C mux8_0.NAND4F_3.C
= mux8_0.NAND4F_0.C mux8_0.NAND4F_1.C
C mux8_0.NAND4F_2.D0 3.7
R mux8_0.NAND4F_2.D 16711
= mux8_0.NAND4F_2.D mux8_0.inv_3.Y
= mux8_0.NAND4F_2.D mux8_0.NAND4F_3.D
= mux8_0.NAND4F_2.D mux8_0.NAND4F_0.D
= mux8_0.NAND4F_2.D mux8_0.NAND4F_4.D
C 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.A
R a_n914_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.A
R a_n4205_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.A
R a_n7496_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.A
R a_n10786_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.A
R a_n14077_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.A
R a_n17368_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y0 3.9
R 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.A
R a_n20659_3810# 13352
C 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y0 4.1
R 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 13558
= 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.A
= 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.A
R a_n23950_3810# 13352
R a_n368_3164# 6222
R a_n1094_3190# 6216
R a_n3659_3164# 6222
R a_n4385_3190# 6216
R a_n6950_3164# 6222
R a_n7676_3190# 6216
R a_n10240_3164# 6222
R a_n10966_3190# 6216
R a_n13531_3164# 6222
R a_n14257_3190# 6216
R a_n16822_3164# 6222
R a_n17548_3190# 6216
R a_n20113_3164# 6222
R a_n20839_3190# 6216
R a_n23404_3164# 6222
R a_n24130_3190# 6216
R a_7173_4939# 727
R a_5773_4912# 1578
R a_5197_4912# 1578
R V_FLAG_0.NAND2_0.Y 6270
= V_FLAG_0.NAND2_0.Y V_FLAG_0.inv_0.A
R a_4069_4914# 1578
R a_3493_4914# 1578
R a_2463_4914# 1578
R a_1887_4914# 1578
R V_FLAG_0.XOR2_0.Y 10789
= V_FLAG_0.XOR2_0.Y V_FLAG_0.NAND2_0.A
R a_5197_5532# 13352
C mux8_6.A00 25.2
R mux8_6.A0 13898
= mux8_6.A0 V_FLAG_0.XOR2_0.B
= mux8_6.A0 V_FLAG_0.Y_MSB
= mux8_6.A0 8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.Y
= mux8_6.A0 8bit_ADDER_0.FULL_ADDER_XORED_0.OUT
= mux8_6.A0 8bit_ADDER_0.S7
= mux8_6.A0 mux8_6.NAND4F_3.A
R a_5167_4886# 6216
R a_5017_4912# 6222
C V_FLAG_0.XOR2_2.Y0 3.2
R V_FLAG_0.XOR2_2.Y 10753
= V_FLAG_0.XOR2_2.Y V_FLAG_0.NAND2_0.B
R a_3493_5534# 13352
R a_1887_5534# 13352
R V_FLAG_0.XOR2_2.B 11159
= V_FLAG_0.XOR2_2.B V_FLAG_0.XOR2_1.Y
R a_3463_4888# 6216
R a_3313_4914# 6222
R a_1857_4888# 6216
R a_1707_4914# 6222
