
 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'average'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'average'

No empty modules in design 'average'

 Unloaded Pin(s), Port(s)
 -------------------------
design 'average' has the following unloaded sequential elements
inst:average/u_div/rem_reg[0]
inst:average/u_div/rem_reg[1]
inst:average/u_div/rem_reg[2]
inst:average/u_div/rem_reg[3]
inst:average/u_div/rem_reg[4]
inst:average/u_div/rem_reg[5]
inst:average/u_div/rem_reg[6]
inst:average/u_div/rem_reg[7]
inst:average/u_div/rem_reg[8]
inst:average/u_div/rem_reg[9]
inst:average/u_div/rem_reg[10]
inst:average/u_div/rem_reg[11]
inst:average/u_div/rem_reg[12]
inst:average/u_div/rem_reg[13]
inst:average/u_div/rem_reg[14]
inst:average/u_div/rem_reg[15]
inst:average/u_div/rem_reg[16]
inst:average/u_div/rem_reg[17]
inst:average/u_div/rem_reg[18]
inst:average/u_div/rem_reg[19]
inst:average/u_div/rem_reg[20]
inst:average/u_div/rem_reg[21]
inst:average/u_div/rem_reg[22]
inst:average/u_div/rem_reg[23]
inst:average/u_div/rem_reg[24]
inst:average/u_div/rem_reg[25]
inst:average/u_div/rem_reg[26]
inst:average/u_div/rem_reg[27]
inst:average/u_div/rem_reg[28]
inst:average/u_div/rem_reg[29]
inst:average/u_div/rem_reg[30]
inst:average/u_div/rem_reg[31]
inst:average/u_div/rem_reg[32]
Total number of unloaded sequential elements in design 'average' : 33

No unloaded port in 'average'

 Unloaded Combinational Pin(s)
 -------------------------------
design 'average' has the following unloaded combinational elements
pin:average/u_div/sub_26_28/g502/z
Total number of unloaded combinational elements in design 'average' : 1

 Assigns
 ------- 
Total number of assign statements in design 'average' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'average'

No undriven sequential pin in 'average'

No undriven hierarchical pin in 'average'

No undriven port in 'average'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'average'

No multidriven sequential pin in 'average'

No multidriven hierarchical pin in 'average'

No multidriven ports in 'average'

No multidriven unloaded nets in 'average'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'average'

No constant sequential pin(s) in design 'average'

design 'average' has the following constant input hierarchical pin(s)
hpin:average/eq_98_23/B 	 (fanout : 1)
hpin:average/lt_100_38/B[3] 	 (fanout : 1)
hpin:average/lt_100_38/B[2] 	 (fanout : 1)
hpin:average/lt_100_38/B[1] 	 (fanout : 1)
hpin:average/lt_100_38/B[0] 	 (fanout : 1)
hpin:average/add_100_74/B 	 (fanout : 2)
hpin:average/eq_149_54/B[1] 	 (fanout : 1)
hpin:average/eq_149_54/B[0] 	 (fanout : 1)
hpin:average/add_122_42/B 	 (fanout : 2)
hpin:average/eq_149_33/B[1] 	 (fanout : 1)
hpin:average/eq_149_33/B[0] 	 (fanout : 1)
hpin:average/eq_77_33/B[3] 	 (fanout : 1)
hpin:average/eq_77_33/B[2] 	 (fanout : 1)
hpin:average/eq_77_33/B[1] 	 (fanout : 1)
hpin:average/eq_77_33/B[0] 	 (fanout : 1)
hpin:average/mux_next_state_73_21/in_1[1] 	 (fanout : 1)
hpin:average/mux_next_state_73_21/in_1[0] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_99_21/in_1[3] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_99_21/in_1[2] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_99_21/in_1[1] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_99_21/in_1[0] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_98_23/in_0[3] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_98_23/in_0[2] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_98_23/in_0[1] 	 (fanout : 1)
hpin:average/mux_timeout_cnt_98_23/in_0[0] 	 (fanout : 1)
hpin:average/mux_next_state_78_26/in_1[1] 	 (fanout : 1)
hpin:average/mux_next_state_78_26/in_1[0] 	 (fanout : 1)
hpin:average/mux_next_state_77_33/in_1[1] 	 (fanout : 1)
hpin:average/mux_next_state_77_33/in_1[0] 	 (fanout : 1)
hpin:average/mux_next_state_83_21/in_1[1] 	 (fanout : 1)
hpin:average/mux_next_state_83_21/in_1[0] 	 (fanout : 1)
hpin:average/mux_next_state_71_15/in_3[1] 	 (fanout : 1)
hpin:average/mux_next_state_71_15/in_3[0] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[32] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[31] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[30] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[29] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[28] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[27] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[26] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[25] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[24] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[23] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[22] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[21] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[20] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[19] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[18] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[17] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[16] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[15] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[14] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[13] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[12] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[11] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[10] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[9] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[8] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[7] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[6] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[5] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[4] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[3] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[2] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[1] 	 (fanout : 1)
hpin:average/mux_elem_cnt_119_32/in_0[0] 	 (fanout : 1)
hpin:average/u_sum/add_70_48/B[32] 	 (fanout : 2)
hpin:average/u_sum/mux_out_val_next_84_17/in_1[32] 	 (fanout : 1)
hpin:average/u_div/eq_47_23/B 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[5] 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[4] 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[3] 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[2] 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[1] 	 (fanout : 1)
hpin:average/u_div/eq_58_23/B[0] 	 (fanout : 1)
hpin:average/u_div/gte_25_17/B[33] 	 (fanout : 1)
hpin:average/u_div/add_65_28/B 	 (fanout : 2)
hpin:average/u_div/mux_busy_47_23/in_0 	 (fanout : 1)
hpin:average/u_div/mux_busy_47_23/in_1 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[5] 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[4] 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[3] 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[2] 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[1] 	 (fanout : 1)
hpin:average/u_div/mux_i_44_17/in_1[0] 	 (fanout : 1)
hpin:average/u_div/mux_dbz_47_23/in_0 	 (fanout : 1)
hpin:average/u_div/mux_dbz_47_23/in_1 	 (fanout : 1)
hpin:average/u_div/mux_done_58_23/in_0 	 (fanout : 1)
hpin:average/u_div/mux_done_58_23/in_1 	 (fanout : 1)
hpin:average/u_div/mux_done_57_26/in_0 	 (fanout : 1)
hpin:average/u_div/mux_busy_44_17/in_0 	 (fanout : 1)
hpin:average/u_div/mux_quo_next_25_17/in_0 	 (fanout : 1)
hpin:average/u_div/mux_quo_next_25_17/in_1 	 (fanout : 1)
hpin:average/u_div/mux_quo_44_17/in_1[0] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[33] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[32] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[31] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[30] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[29] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[28] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[27] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[26] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[25] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[24] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[23] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[22] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[21] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[20] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[19] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[18] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[17] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[16] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[15] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[14] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[13] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[12] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[11] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[10] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[9] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[8] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[7] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[6] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[5] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[4] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[3] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[2] 	 (fanout : 1)
hpin:average/u_div/mux_acc_44_17/in_1[1] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'average' : 127

No constant connected ports in design 'average'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'average'
No preserved sequential instance(s) in design 'average'
No preserved hierarchical instance(s) in design 'average'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'average'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'average'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TR
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TL
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TH
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TH
Total number cell(s) with only physical (LEF) Info : 51

 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                  33
Unloaded Combinational Pin(s)                1
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)               127
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        51
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0

  Done Checking the design.
