<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>tile_generator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axi_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">axi_resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXIS:S_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>tile_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bf7b1298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>tile_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bf7b1298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>443ef8e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>read</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_LEN&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_LEN&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="INTEGER">
        <spirit:name>DATA_LEN</spirit:name>
        <spirit:displayName>Data Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_LEN">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>COLUMN_LEN</spirit:name>
        <spirit:displayName>Column Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.COLUMN_LEN">10</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tile_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bf7b1298</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tile_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/tile_generator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_443ef8e5</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>tile_generator_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_LEN</spirit:name>
      <spirit:displayName>Data Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_LEN">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COLUMN_LEN</spirit:name>
      <spirit:displayName>Column Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.COLUMN_LEN">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tile_generator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>tile_generator_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-03-15T22:09:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e8de54_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cd2c3c_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c51a3f2_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1c45ab_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f5896a_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae43653_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6b663a_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28697d7c_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283fde52_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f94ca19_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3475c0a6_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e275011_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519fdde3_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57332efe_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c285a28_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f93ad02_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a15acb6_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6d452a_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d20ab_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ccab89_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54eecd41_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2c6c7c_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55486a57_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b68a9fd_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e1bd1c_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9385c39_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55208a2_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60deb758_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5c7c4f_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3056d00d_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99db390_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd4673e_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45319922_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14643420_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d19b07_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3425b1ef_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a96ca04_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d386450_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a041bd9_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d3b532_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a13b283_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721a154b_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78478f78_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6fe6cc_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3357409a_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d8b77a_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17735906_ARCHIVE_LOCATION">j:/Zynq_Book/project2/ip_repo/tile_generator_4</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2c4a7e67"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="995d8606"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cbf65d77"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="856130c9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a3dd7198"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
