<table border="1" class="dataframe">
  <thead>
    <tr style="text-align: right;">
      <th></th>
      <th>Metrics</th>
      <th>2023-08-10 10:09__Metrics_2.1.2</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th>0</th>
      <td>run__flow__generate_date</td>
      <td>2023-08-10 10:09</td>
    </tr>
    <tr>
      <th>1</th>
      <td>run__flow__metrics_version</td>
      <td>Metrics_2.1.2</td>
    </tr>
    <tr>
      <th>2</th>
      <td>run__flow__openroad_version</td>
      <td>353633e018e57e35041db2841116ba382830b97b</td>
    </tr>
    <tr>
      <th>3</th>
      <td>run__flow__openroad_commit</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>4</th>
      <td>run__flow__scripts_commit</td>
      <td>not a git repo</td>
    </tr>
    <tr>
      <th>5</th>
      <td>run__flow__uuid</td>
      <td>68142533-f9ba-42a1-97ea-504b059b6a6b</td>
    </tr>
    <tr>
      <th>6</th>
      <td>run__flow__design</td>
      <td>halut_decoder</td>
    </tr>
    <tr>
      <th>7</th>
      <td>run__flow__platform</td>
      <td>nangate45</td>
    </tr>
    <tr>
      <th>8</th>
      <td>run__flow__platform_commit</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>9</th>
      <td>run__flow__variant</td>
      <td>base</td>
    </tr>
    <tr>
      <th>10</th>
      <td>finish__design_powergrid__voltage__worst__net:VDD__corner:default</td>
      <td>0.86629</td>
    </tr>
    <tr>
      <th>11</th>
      <td>finish__design_powergrid__drop__average__net:VDD__corner:default</td>
      <td>0.132706</td>
    </tr>
    <tr>
      <th>12</th>
      <td>finish__design_powergrid__drop__worst__net:VDD__corner:default</td>
      <td>0.23371</td>
    </tr>
    <tr>
      <th>13</th>
      <td>finish__design_powergrid__voltage__worst__net:VSS__corner:default</td>
      <td>0.175237</td>
    </tr>
    <tr>
      <th>14</th>
      <td>finish__design_powergrid__drop__average__net:VSS__corner:default</td>
      <td>0.098576</td>
    </tr>
    <tr>
      <th>15</th>
      <td>finish__design_powergrid__drop__worst__net:VSS__corner:default</td>
      <td>0.175237</td>
    </tr>
    <tr>
      <th>16</th>
      <td>finish__timing__setup__tns</td>
      <td>-0.153608</td>
    </tr>
    <tr>
      <th>17</th>
      <td>finish__timing__setup__ws</td>
      <td>-0.052941</td>
    </tr>
    <tr>
      <th>18</th>
      <td>finish__clock__skew__setup</td>
      <td>0.360167</td>
    </tr>
    <tr>
      <th>19</th>
      <td>finish__clock__skew__hold</td>
      <td>0.341356</td>
    </tr>
    <tr>
      <th>20</th>
      <td>finish__timing__drv__max_slew_limit</td>
      <td>0.286761</td>
    </tr>
    <tr>
      <th>21</th>
      <td>finish__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>22</th>
      <td>finish__timing__drv__max_cap_limit</td>
      <td>-0.070712</td>
    </tr>
    <tr>
      <th>23</th>
      <td>finish__timing__drv__max_cap</td>
      <td>4</td>
    </tr>
    <tr>
      <th>24</th>
      <td>finish__timing__drv__max_fanout_limit</td>
      <td>0</td>
    </tr>
    <tr>
      <th>25</th>
      <td>finish__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>26</th>
      <td>finish__timing__drv__setup_violation_count</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>27</th>
      <td>finish__timing__drv__hold_violation_count</td>
      <td>1.0</td>
    </tr>
    <tr>
      <th>28</th>
      <td>finish__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>29</th>
      <td>finish__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>30</th>
      <td>finish__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>31</th>
      <td>finish__design__instance__count</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>32</th>
      <td>finish__design__instance__area</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>33</th>
      <td>finish__design__instance__count__stdcell</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>34</th>
      <td>finish__design__instance__area__stdcell</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>35</th>
      <td>finish__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>36</th>
      <td>finish__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>37</th>
      <td>finish__design__instance__utilization</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>38</th>
      <td>finish__design__instance__utilization__stdcell</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>39</th>
      <td>globalplace__timing__setup__tns</td>
      <td>-5051.63</td>
    </tr>
    <tr>
      <th>40</th>
      <td>globalplace__timing__setup__ws</td>
      <td>-4.51409</td>
    </tr>
    <tr>
      <th>41</th>
      <td>globalplace__clock__skew__setup</td>
      <td>0.303415</td>
    </tr>
    <tr>
      <th>42</th>
      <td>globalplace__clock__skew__hold</td>
      <td>0.251804</td>
    </tr>
    <tr>
      <th>43</th>
      <td>globalplace__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>44</th>
      <td>globalplace__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>45</th>
      <td>globalplace__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>46</th>
      <td>globalplace__design__instance__count</td>
      <td>31551</td>
    </tr>
    <tr>
      <th>47</th>
      <td>globalplace__design__instance__area</td>
      <td>45456.5</td>
    </tr>
    <tr>
      <th>48</th>
      <td>globalplace__design__instance__count__stdcell</td>
      <td>31551</td>
    </tr>
    <tr>
      <th>49</th>
      <td>globalplace__design__instance__area__stdcell</td>
      <td>45456.5</td>
    </tr>
    <tr>
      <th>50</th>
      <td>globalplace__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>51</th>
      <td>globalplace__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>52</th>
      <td>globalplace__design__instance__utilization</td>
      <td>0.378271</td>
    </tr>
    <tr>
      <th>53</th>
      <td>globalplace__design__instance__utilization__stdcell</td>
      <td>0.378271</td>
    </tr>
    <tr>
      <th>54</th>
      <td>run__flow__platform__time_units</td>
      <td>1ns</td>
    </tr>
    <tr>
      <th>55</th>
      <td>run__flow__platform__capacitance_units</td>
      <td>1fF</td>
    </tr>
    <tr>
      <th>56</th>
      <td>run__flow__platform__resistance_units</td>
      <td>1kohm</td>
    </tr>
    <tr>
      <th>57</th>
      <td>run__flow__platform__voltage_units</td>
      <td>1v</td>
    </tr>
    <tr>
      <th>58</th>
      <td>run__flow__platform__current_units</td>
      <td>1mA</td>
    </tr>
    <tr>
      <th>59</th>
      <td>run__flow__platform__power_units</td>
      <td>1nW</td>
    </tr>
    <tr>
      <th>60</th>
      <td>run__flow__platform__distance_units</td>
      <td>1um</td>
    </tr>
    <tr>
      <th>61</th>
      <td>floorplan__timing__setup__tns</td>
      <td>-94.0963</td>
    </tr>
    <tr>
      <th>62</th>
      <td>floorplan__timing__setup__ws</td>
      <td>-1.6164</td>
    </tr>
    <tr>
      <th>63</th>
      <td>floorplan__clock__skew__setup</td>
      <td>0.303194</td>
    </tr>
    <tr>
      <th>64</th>
      <td>floorplan__clock__skew__hold</td>
      <td>0.251804</td>
    </tr>
    <tr>
      <th>65</th>
      <td>floorplan__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>66</th>
      <td>floorplan__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>67</th>
      <td>floorplan__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>68</th>
      <td>floorplan__design__instance__count</td>
      <td>30808</td>
    </tr>
    <tr>
      <th>69</th>
      <td>floorplan__design__instance__area</td>
      <td>45258.8</td>
    </tr>
    <tr>
      <th>70</th>
      <td>floorplan__design__instance__count__stdcell</td>
      <td>30808</td>
    </tr>
    <tr>
      <th>71</th>
      <td>floorplan__design__instance__area__stdcell</td>
      <td>45258.8</td>
    </tr>
    <tr>
      <th>72</th>
      <td>floorplan__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>73</th>
      <td>floorplan__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>74</th>
      <td>floorplan__design__instance__utilization</td>
      <td>0.376627</td>
    </tr>
    <tr>
      <th>75</th>
      <td>floorplan__design__instance__utilization__stdcell</td>
      <td>0.376627</td>
    </tr>
    <tr>
      <th>76</th>
      <td>globalroute__timing__setup__tns</td>
      <td>-0.569368</td>
    </tr>
    <tr>
      <th>77</th>
      <td>globalroute__timing__setup__ws</td>
      <td>-0.093671</td>
    </tr>
    <tr>
      <th>78</th>
      <td>globalroute__clock__skew__setup</td>
      <td>0.383301</td>
    </tr>
    <tr>
      <th>79</th>
      <td>globalroute__clock__skew__hold</td>
      <td>0.370461</td>
    </tr>
    <tr>
      <th>80</th>
      <td>globalroute__timing__drv__max_slew_limit</td>
      <td>0.291708</td>
    </tr>
    <tr>
      <th>81</th>
      <td>globalroute__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>82</th>
      <td>globalroute__timing__drv__max_cap_limit</td>
      <td>-0.067267</td>
    </tr>
    <tr>
      <th>83</th>
      <td>globalroute__timing__drv__max_cap</td>
      <td>4</td>
    </tr>
    <tr>
      <th>84</th>
      <td>globalroute__timing__drv__max_fanout_limit</td>
      <td>0</td>
    </tr>
    <tr>
      <th>85</th>
      <td>globalroute__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>86</th>
      <td>globalroute__timing__drv__setup_violation_count</td>
      <td>15</td>
    </tr>
    <tr>
      <th>87</th>
      <td>globalroute__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>88</th>
      <td>globalroute__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>89</th>
      <td>globalroute__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>90</th>
      <td>globalroute__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>91</th>
      <td>globalroute__design__instance__count</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>92</th>
      <td>globalroute__design__instance__area</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>93</th>
      <td>globalroute__design__instance__count__stdcell</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>94</th>
      <td>globalroute__design__instance__area__stdcell</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>95</th>
      <td>globalroute__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>96</th>
      <td>globalroute__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>97</th>
      <td>globalroute__design__instance__utilization</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>98</th>
      <td>globalroute__design__instance__utilization__stdcell</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>99</th>
      <td>globalroute__antenna__violating__nets</td>
      <td>0</td>
    </tr>
    <tr>
      <th>100</th>
      <td>globalroute__antenna__violating__pins</td>
      <td>0</td>
    </tr>
    <tr>
      <th>101</th>
      <td>cts__timing__setup__tns__pre_repair</td>
      <td>-3.63055</td>
    </tr>
    <tr>
      <th>102</th>
      <td>cts__timing__setup__ws__pre_repair</td>
      <td>-0.187514</td>
    </tr>
    <tr>
      <th>103</th>
      <td>cts__clock__skew__setup__pre_repair</td>
      <td>0.353858</td>
    </tr>
    <tr>
      <th>104</th>
      <td>cts__clock__skew__hold__pre_repair</td>
      <td>0.35074</td>
    </tr>
    <tr>
      <th>105</th>
      <td>cts__timing__drv__max_slew_limit__pre_repair</td>
      <td>0.316202</td>
    </tr>
    <tr>
      <th>106</th>
      <td>cts__timing__drv__max_slew__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>107</th>
      <td>cts__timing__drv__max_cap_limit__pre_repair</td>
      <td>0.006108</td>
    </tr>
    <tr>
      <th>108</th>
      <td>cts__timing__drv__max_cap__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>109</th>
      <td>cts__timing__drv__max_fanout_limit__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>110</th>
      <td>cts__timing__drv__max_fanout__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>111</th>
      <td>cts__timing__drv__setup_violation_count__pre_repair</td>
      <td>43</td>
    </tr>
    <tr>
      <th>112</th>
      <td>cts__timing__drv__hold_violation_count__pre_repair</td>
      <td>16</td>
    </tr>
    <tr>
      <th>113</th>
      <td>cts__design__io__pre_repair</td>
      <td>71</td>
    </tr>
    <tr>
      <th>114</th>
      <td>cts__design__die__area__pre_repair</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>115</th>
      <td>cts__design__core__area__pre_repair</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>116</th>
      <td>cts__design__instance__count__pre_repair</td>
      <td>34684</td>
    </tr>
    <tr>
      <th>117</th>
      <td>cts__design__instance__area__pre_repair</td>
      <td>69884.9</td>
    </tr>
    <tr>
      <th>118</th>
      <td>cts__design__instance__count__stdcell__pre_repair</td>
      <td>34684</td>
    </tr>
    <tr>
      <th>119</th>
      <td>cts__design__instance__area__stdcell__pre_repair</td>
      <td>69884.9</td>
    </tr>
    <tr>
      <th>120</th>
      <td>cts__design__instance__count__macros__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>121</th>
      <td>cts__design__instance__area__macros__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>122</th>
      <td>cts__design__instance__utilization__pre_repair</td>
      <td>0.581555</td>
    </tr>
    <tr>
      <th>123</th>
      <td>cts__design__instance__utilization__stdcell__pre_repair</td>
      <td>0.581555</td>
    </tr>
    <tr>
      <th>124</th>
      <td>cts__timing__setup__tns__post_repair</td>
      <td>-3.63055</td>
    </tr>
    <tr>
      <th>125</th>
      <td>cts__timing__setup__ws__post_repair</td>
      <td>-0.187514</td>
    </tr>
    <tr>
      <th>126</th>
      <td>cts__clock__skew__setup__post_repair</td>
      <td>0.353858</td>
    </tr>
    <tr>
      <th>127</th>
      <td>cts__clock__skew__hold__post_repair</td>
      <td>0.35074</td>
    </tr>
    <tr>
      <th>128</th>
      <td>cts__timing__drv__max_slew_limit__post_repair</td>
      <td>0.316202</td>
    </tr>
    <tr>
      <th>129</th>
      <td>cts__timing__drv__max_slew__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>130</th>
      <td>cts__timing__drv__max_cap_limit__post_repair</td>
      <td>0.006108</td>
    </tr>
    <tr>
      <th>131</th>
      <td>cts__timing__drv__max_cap__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>132</th>
      <td>cts__timing__drv__max_fanout_limit__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>133</th>
      <td>cts__timing__drv__max_fanout__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>134</th>
      <td>cts__timing__drv__setup_violation_count__post_repair</td>
      <td>43</td>
    </tr>
    <tr>
      <th>135</th>
      <td>cts__timing__drv__hold_violation_count__post_repair</td>
      <td>16</td>
    </tr>
    <tr>
      <th>136</th>
      <td>cts__design__io__post_repair</td>
      <td>71</td>
    </tr>
    <tr>
      <th>137</th>
      <td>cts__design__die__area__post_repair</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>138</th>
      <td>cts__design__core__area__post_repair</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>139</th>
      <td>cts__design__instance__count__post_repair</td>
      <td>34684</td>
    </tr>
    <tr>
      <th>140</th>
      <td>cts__design__instance__area__post_repair</td>
      <td>69884.9</td>
    </tr>
    <tr>
      <th>141</th>
      <td>cts__design__instance__count__stdcell__post_repair</td>
      <td>34684</td>
    </tr>
    <tr>
      <th>142</th>
      <td>cts__design__instance__area__stdcell__post_repair</td>
      <td>69884.9</td>
    </tr>
    <tr>
      <th>143</th>
      <td>cts__design__instance__count__macros__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>144</th>
      <td>cts__design__instance__area__macros__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>145</th>
      <td>cts__design__instance__utilization__post_repair</td>
      <td>0.581555</td>
    </tr>
    <tr>
      <th>146</th>
      <td>cts__design__instance__utilization__stdcell__post_repair</td>
      <td>0.581555</td>
    </tr>
    <tr>
      <th>147</th>
      <td>cts__design__instance__displacement__total</td>
      <td>93.067</td>
    </tr>
    <tr>
      <th>148</th>
      <td>cts__design__instance__displacement__mean</td>
      <td>0.0025</td>
    </tr>
    <tr>
      <th>149</th>
      <td>cts__design__instance__displacement__max</td>
      <td>4.94</td>
    </tr>
    <tr>
      <th>150</th>
      <td>cts__route__wirelength__estimated</td>
      <td>355718</td>
    </tr>
    <tr>
      <th>151</th>
      <td>cts__design__instance__count__setup_buffer</td>
      <td>6.0</td>
    </tr>
    <tr>
      <th>152</th>
      <td>cts__design__instance__count__hold_buffer</td>
      <td>2.0</td>
    </tr>
    <tr>
      <th>153</th>
      <td>cts__design__violations</td>
      <td>0</td>
    </tr>
    <tr>
      <th>154</th>
      <td>cts__timing__setup__tns</td>
      <td>0</td>
    </tr>
    <tr>
      <th>155</th>
      <td>cts__timing__setup__ws</td>
      <td>0</td>
    </tr>
    <tr>
      <th>156</th>
      <td>cts__clock__skew__setup</td>
      <td>0.359121</td>
    </tr>
    <tr>
      <th>157</th>
      <td>cts__clock__skew__hold</td>
      <td>0.356953</td>
    </tr>
    <tr>
      <th>158</th>
      <td>cts__timing__drv__max_slew_limit</td>
      <td>0.288615</td>
    </tr>
    <tr>
      <th>159</th>
      <td>cts__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>160</th>
      <td>cts__timing__drv__max_cap_limit</td>
      <td>0.006125</td>
    </tr>
    <tr>
      <th>161</th>
      <td>cts__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>162</th>
      <td>cts__timing__drv__max_fanout_limit</td>
      <td>0</td>
    </tr>
    <tr>
      <th>163</th>
      <td>cts__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>164</th>
      <td>cts__timing__drv__setup_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>165</th>
      <td>cts__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>166</th>
      <td>cts__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>167</th>
      <td>cts__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>168</th>
      <td>cts__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>169</th>
      <td>cts__design__instance__count</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>170</th>
      <td>cts__design__instance__area</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>171</th>
      <td>cts__design__instance__count__stdcell</td>
      <td>34692</td>
    </tr>
    <tr>
      <th>172</th>
      <td>cts__design__instance__area__stdcell</td>
      <td>69907.2</td>
    </tr>
    <tr>
      <th>173</th>
      <td>cts__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>174</th>
      <td>cts__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>175</th>
      <td>cts__design__instance__utilization</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>176</th>
      <td>cts__design__instance__utilization__stdcell</td>
      <td>0.581741</td>
    </tr>
    <tr>
      <th>177</th>
      <td>design__io__hpwl</td>
      <td>22251027</td>
    </tr>
    <tr>
      <th>178</th>
      <td>placeopt__timing__setup__tns__pre_opt</td>
      <td>-5051.63</td>
    </tr>
    <tr>
      <th>179</th>
      <td>placeopt__timing__setup__ws__pre_opt</td>
      <td>-4.51409</td>
    </tr>
    <tr>
      <th>180</th>
      <td>placeopt__clock__skew__setup__pre_opt</td>
      <td>0.303415</td>
    </tr>
    <tr>
      <th>181</th>
      <td>placeopt__clock__skew__hold__pre_opt</td>
      <td>0.251804</td>
    </tr>
    <tr>
      <th>182</th>
      <td>placeopt__design__io__pre_opt</td>
      <td>71</td>
    </tr>
    <tr>
      <th>183</th>
      <td>placeopt__design__die__area__pre_opt</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>184</th>
      <td>placeopt__design__core__area__pre_opt</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>185</th>
      <td>placeopt__design__instance__count__pre_opt</td>
      <td>31551</td>
    </tr>
    <tr>
      <th>186</th>
      <td>placeopt__design__instance__area__pre_opt</td>
      <td>45456.5</td>
    </tr>
    <tr>
      <th>187</th>
      <td>placeopt__design__instance__count__stdcell__pre_opt</td>
      <td>31551</td>
    </tr>
    <tr>
      <th>188</th>
      <td>placeopt__design__instance__area__stdcell__pre_opt</td>
      <td>45456.5</td>
    </tr>
    <tr>
      <th>189</th>
      <td>placeopt__design__instance__count__macros__pre_opt</td>
      <td>0</td>
    </tr>
    <tr>
      <th>190</th>
      <td>placeopt__design__instance__area__macros__pre_opt</td>
      <td>0</td>
    </tr>
    <tr>
      <th>191</th>
      <td>placeopt__design__instance__utilization__pre_opt</td>
      <td>0.378271</td>
    </tr>
    <tr>
      <th>192</th>
      <td>placeopt__design__instance__utilization__stdcell__pre_opt</td>
      <td>0.378271</td>
    </tr>
    <tr>
      <th>193</th>
      <td>placeopt__timing__setup__tns</td>
      <td>-3.11069</td>
    </tr>
    <tr>
      <th>194</th>
      <td>placeopt__timing__setup__ws</td>
      <td>-0.172016</td>
    </tr>
    <tr>
      <th>195</th>
      <td>placeopt__clock__skew__setup</td>
      <td>0.303415</td>
    </tr>
    <tr>
      <th>196</th>
      <td>placeopt__clock__skew__hold</td>
      <td>0.251804</td>
    </tr>
    <tr>
      <th>197</th>
      <td>placeopt__timing__drv__max_slew_limit</td>
      <td>0.320162</td>
    </tr>
    <tr>
      <th>198</th>
      <td>placeopt__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>199</th>
      <td>placeopt__timing__drv__max_cap_limit</td>
      <td>0.023887</td>
    </tr>
    <tr>
      <th>200</th>
      <td>placeopt__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>201</th>
      <td>placeopt__timing__drv__max_fanout_limit</td>
      <td>0</td>
    </tr>
    <tr>
      <th>202</th>
      <td>placeopt__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>203</th>
      <td>placeopt__timing__drv__setup_violation_count</td>
      <td>42</td>
    </tr>
    <tr>
      <th>204</th>
      <td>placeopt__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>205</th>
      <td>placeopt__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>206</th>
      <td>placeopt__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>207</th>
      <td>placeopt__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>208</th>
      <td>placeopt__design__instance__count</td>
      <td>31953</td>
    </tr>
    <tr>
      <th>209</th>
      <td>placeopt__design__instance__area</td>
      <td>47167.9</td>
    </tr>
    <tr>
      <th>210</th>
      <td>placeopt__design__instance__count__stdcell</td>
      <td>31953</td>
    </tr>
    <tr>
      <th>211</th>
      <td>placeopt__design__instance__area__stdcell</td>
      <td>47167.9</td>
    </tr>
    <tr>
      <th>212</th>
      <td>placeopt__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>213</th>
      <td>placeopt__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>214</th>
      <td>placeopt__design__instance__utilization</td>
      <td>0.392513</td>
    </tr>
    <tr>
      <th>215</th>
      <td>placeopt__design__instance__utilization__stdcell</td>
      <td>0.392513</td>
    </tr>
    <tr>
      <th>216</th>
      <td>detailedroute__route__net</td>
      <td>34089</td>
    </tr>
    <tr>
      <th>217</th>
      <td>detailedroute__route__net__special</td>
      <td>2</td>
    </tr>
    <tr>
      <th>218</th>
      <td>detailedroute__route__drc_errors__iter:1</td>
      <td>18042</td>
    </tr>
    <tr>
      <th>219</th>
      <td>detailedroute__route__wirelength__iter:1</td>
      <td>470181</td>
    </tr>
    <tr>
      <th>220</th>
      <td>detailedroute__route__drc_errors__iter:2</td>
      <td>1171</td>
    </tr>
    <tr>
      <th>221</th>
      <td>detailedroute__route__wirelength__iter:2</td>
      <td>464834</td>
    </tr>
    <tr>
      <th>222</th>
      <td>detailedroute__route__drc_errors__iter:3</td>
      <td>951</td>
    </tr>
    <tr>
      <th>223</th>
      <td>detailedroute__route__wirelength__iter:3</td>
      <td>463771</td>
    </tr>
    <tr>
      <th>224</th>
      <td>detailedroute__route__drc_errors__iter:4</td>
      <td>48</td>
    </tr>
    <tr>
      <th>225</th>
      <td>detailedroute__route__wirelength__iter:4</td>
      <td>463750</td>
    </tr>
    <tr>
      <th>226</th>
      <td>detailedroute__route__drc_errors__iter:5</td>
      <td>3</td>
    </tr>
    <tr>
      <th>227</th>
      <td>detailedroute__route__wirelength__iter:5</td>
      <td>463752</td>
    </tr>
    <tr>
      <th>228</th>
      <td>detailedroute__route__drc_errors__iter:6</td>
      <td>0</td>
    </tr>
    <tr>
      <th>229</th>
      <td>detailedroute__route__wirelength__iter:6</td>
      <td>463749</td>
    </tr>
    <tr>
      <th>230</th>
      <td>detailedroute__route__drc_errors</td>
      <td>0</td>
    </tr>
    <tr>
      <th>231</th>
      <td>detailedroute__route__wirelength</td>
      <td>463749</td>
    </tr>
    <tr>
      <th>232</th>
      <td>detailedroute__route__vias</td>
      <td>264437</td>
    </tr>
    <tr>
      <th>233</th>
      <td>detailedroute__route__vias__singlecut</td>
      <td>264437</td>
    </tr>
    <tr>
      <th>234</th>
      <td>detailedroute__route__vias__multicut</td>
      <td>0</td>
    </tr>
    <tr>
      <th>235</th>
      <td>detailedplace__design__instance__displacement__total</td>
      <td>39828.4</td>
    </tr>
    <tr>
      <th>236</th>
      <td>detailedplace__design__instance__displacement__mean</td>
      <td>1.246</td>
    </tr>
    <tr>
      <th>237</th>
      <td>detailedplace__design__instance__displacement__max</td>
      <td>9.84</td>
    </tr>
    <tr>
      <th>238</th>
      <td>detailedplace__route__wirelength__estimated</td>
      <td>228965</td>
    </tr>
    <tr>
      <th>239</th>
      <td>detailedplace__design__violations</td>
      <td>0</td>
    </tr>
    <tr>
      <th>240</th>
      <td>detailedplace__timing__setup__tns</td>
      <td>-3.66024</td>
    </tr>
    <tr>
      <th>241</th>
      <td>detailedplace__timing__setup__ws</td>
      <td>-0.187124</td>
    </tr>
    <tr>
      <th>242</th>
      <td>detailedplace__clock__skew__setup</td>
      <td>0.303748</td>
    </tr>
    <tr>
      <th>243</th>
      <td>detailedplace__clock__skew__hold</td>
      <td>0.251804</td>
    </tr>
    <tr>
      <th>244</th>
      <td>detailedplace__timing__drv__max_slew_limit</td>
      <td>0.316202</td>
    </tr>
    <tr>
      <th>245</th>
      <td>detailedplace__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>246</th>
      <td>detailedplace__timing__drv__max_cap_limit</td>
      <td>0.006108</td>
    </tr>
    <tr>
      <th>247</th>
      <td>detailedplace__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>248</th>
      <td>detailedplace__timing__drv__max_fanout_limit</td>
      <td>0</td>
    </tr>
    <tr>
      <th>249</th>
      <td>detailedplace__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>250</th>
      <td>detailedplace__timing__drv__setup_violation_count</td>
      <td>43</td>
    </tr>
    <tr>
      <th>251</th>
      <td>detailedplace__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>252</th>
      <td>detailedplace__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>253</th>
      <td>detailedplace__design__die__area</td>
      <td>123742</td>
    </tr>
    <tr>
      <th>254</th>
      <td>detailedplace__design__core__area</td>
      <td>120169</td>
    </tr>
    <tr>
      <th>255</th>
      <td>detailedplace__design__instance__count</td>
      <td>31953</td>
    </tr>
    <tr>
      <th>256</th>
      <td>detailedplace__design__instance__area</td>
      <td>47167.9</td>
    </tr>
    <tr>
      <th>257</th>
      <td>detailedplace__design__instance__count__stdcell</td>
      <td>31953</td>
    </tr>
    <tr>
      <th>258</th>
      <td>detailedplace__design__instance__area__stdcell</td>
      <td>47167.9</td>
    </tr>
    <tr>
      <th>259</th>
      <td>detailedplace__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>260</th>
      <td>detailedplace__design__instance__area__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>261</th>
      <td>detailedplace__design__instance__utilization</td>
      <td>0.392513</td>
    </tr>
    <tr>
      <th>262</th>
      <td>detailedplace__design__instance__utilization__stdcell</td>
      <td>0.392513</td>
    </tr>
    <tr>
      <th>263</th>
      <td>synth__design__instance__count__stdcell</td>
      <td>32924.0</td>
    </tr>
    <tr>
      <th>264</th>
      <td>synth__design__instance__area__stdcell</td>
      <td>678.034</td>
    </tr>
    <tr>
      <th>265</th>
      <td>synth__runtime__total</td>
      <td>0:11.74</td>
    </tr>
    <tr>
      <th>266</th>
      <td>synth__cpu__total</td>
      <td>11.21</td>
    </tr>
    <tr>
      <th>267</th>
      <td>synth__mem__peak</td>
      <td>56064.0</td>
    </tr>
    <tr>
      <th>268</th>
      <td>constraints__clocks__count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>269</th>
      <td>constraints__clocks__details</td>
      <td>[clk_i: 3.0000]</td>
    </tr>
    <tr>
      <th>270</th>
      <td>floorplan__runtime__total</td>
      <td>0:00.70</td>
    </tr>
    <tr>
      <th>271</th>
      <td>floorplan__cpu__total</td>
      <td>0.62</td>
    </tr>
    <tr>
      <th>272</th>
      <td>floorplan__mem__peak</td>
      <td>128812.0</td>
    </tr>
    <tr>
      <th>273</th>
      <td>placeopt__runtime__total</td>
      <td>0:28.44</td>
    </tr>
    <tr>
      <th>274</th>
      <td>placeopt__cpu__total</td>
      <td>28.19</td>
    </tr>
    <tr>
      <th>275</th>
      <td>placeopt__mem__peak</td>
      <td>263928.0</td>
    </tr>
    <tr>
      <th>276</th>
      <td>detailedplace__runtime__total</td>
      <td>0:28.15</td>
    </tr>
    <tr>
      <th>277</th>
      <td>detailedplace__cpu__total</td>
      <td>27.95</td>
    </tr>
    <tr>
      <th>278</th>
      <td>detailedplace__mem__peak</td>
      <td>247060.0</td>
    </tr>
    <tr>
      <th>279</th>
      <td>globalroute__timing__clock__slack</td>
      <td>-0.094</td>
    </tr>
    <tr>
      <th>280</th>
      <td>finish__timing__wns_percent_delay</td>
      <td>-1.686217</td>
    </tr>
    <tr>
      <th>281</th>
      <td>finish__runtime__total</td>
      <td>1:00.29</td>
    </tr>
    <tr>
      <th>282</th>
      <td>finish__cpu__total</td>
      <td>60.03</td>
    </tr>
    <tr>
      <th>283</th>
      <td>finish__mem__peak</td>
      <td>573760.0</td>
    </tr>
    <tr>
      <th>284</th>
      <td>total_time</td>
      <td>0:02:09.320000</td>
    </tr>
  </tbody>
</table>