<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta http-equiv="X-UA-Compatible" content="IE=edge">

<title>

  Aoyang  Yu


  | Cyclist

</title>
<meta name="description" content="Aoyang Yu's personal website.
">

<!-- Open Graph -->


<!-- Bootstrap & MDB -->
<link href="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/css/bootstrap.min.css" rel="stylesheet" integrity="sha512-MoRNloxbStBcD8z3M/2BmnT+rg4IsMxPkXaGh2zD6LGNNFE80W3onsAhRcMAMrSoyWL9xD7Ert0men7vR8LUZg==" crossorigin="anonymous">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/mdbootstrap/4.19.1/css/mdb.min.css" integrity="sha512-RO38pBRxYH3SoOprtPTD86JFOclM51/XTIdEPh5j8sj4tp8jmQIx26twG52UaLi//hQldfrh7e51WzP9wuP32Q==" crossorigin="anonymous" />

<!-- Fonts & Icons -->
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.14.0/css/all.min.css"  integrity="sha512-1PKOgIY59xJ8Co8+NE6FZ+LOAZKjy+KY8iq0G4B3CyeY6wYHN3yt9PW0XpSriVlkMXe40PTKnXrLnZ9+fkDaog==" crossorigin="anonymous">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/academicons/1.9.0/css/academicons.min.css" integrity="sha512-W4yqoT1+8NLkinBLBZko+dFB2ZbHsYLDdr50VElllRcNt2Q4/GSs6u71UHKxB7S6JEMCp5Ve4xjh3eGQl/HRvg==" crossorigin="anonymous">
<link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons">

<!-- Code Syntax Highlighting -->
<link rel="stylesheet" href="https://gitcdn.link/repo/jwarby/jekyll-pygments-themes/master/github.css" />

<!-- Styles -->

<link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>Î»</text></svg>">

<link rel="stylesheet" href="/assets/css/main.css">
<link rel="canonical" href="/projects/cyclist">

<!-- JQuery -->
<!-- jQuery -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.5.1/jquery.min.js" integrity="sha512-bLT0Qm9VnAYZDflyKcBaQ2gg0hSYNQrJ8RilYldYQ1FxQYoCLtUjuuRuZo+fjqhx/qtq/1itJ0C2ejDxltZVFg==" crossorigin="anonymous"></script>


<!-- Theming-->



<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-DTRMEG37MD"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag() { dataLayer.push(arguments); }
  gtag('js', new Date());

  gtag('config', 'G-DTRMEG37MD');
</script>




    
<!-- MathJax -->
<script type="text/javascript">
  window.MathJax = {
    tex: {
      tags: 'ams'
    }
  };
</script>
<!-- <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.0.5/es5/tex-mml-chtml.js"></script> -->
<script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.0.5/es5/tex-mml-chtml.js"></script>
<script defer src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>


    <script src="/assets/js/distillpub/template.v2.js"></script>
    <script src="/assets/js/distillpub/transforms.v2.js"></script>
    <script src="/assets/js/distillpub/overrides.js"></script>
    
  </head>

  <d-front-matter>
    <script async type="text/json">{
      "title": "Cyclist",
      "description": "A RISC-V Single Cycle Processor in Verilog",
      "published": "August 24, 2022",
      "authors": [
        
      ],
      "katex": {
        "delimiters": [
          {
            "left": "$",
            "right": "$",
            "display": false
          },
          {
            "left": "$$",
            "right": "$$",
            "display": true
          }
        ]
      }
    }</script>
  </d-front-matter>

  <body class=" sticky-bottom-footer">

    <!-- Header -->

    <header>

    <!-- Nav Bar -->
    <nav id="navbar" class="navbar navbar-light navbar-expand-sm sticky-top">
    <div class="container">
      
      <a class="navbar-brand title font-weight-lighter" href="https://permui.github.io//">
       <span class="font-weight-bold">Aoyang</span>   Yu
      </a>
      
      <!-- Navbar Toggle -->
      <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation">
        <span class="sr-only">Toggle navigation</span>
        <span class="icon-bar top-bar"></span>
        <span class="icon-bar middle-bar"></span>
        <span class="icon-bar bottom-bar"></span>
      </button>
      <div class="collapse navbar-collapse text-right" id="navbarNav">
        <ul class="navbar-nav ml-auto flex-nowrap">
          <!-- About -->
          <li class="nav-item ">
            <a class="nav-link" href="/">
              Home
              
            </a>
          </li>
          
          <!-- Other pages -->
          
          
          
          
          
          
          
          
          
          
          
          
          
          
          
          
          
          

          <!-- <li class="nav-item">
              <a href="/assets/pdf/CV.pdf" target="_blank" class="nav-link">Vitae</a>
          </li> -->

          
        </ul>
      </div>
    </div>
  </nav>

</header>


    <!-- Content -->

    <div class="post distill">

      <d-title>
        <h1>Cyclist</h1>
        <p>A RISC-V Single Cycle Processor in Verilog</p>
      </d-title>

      

      <d-article>
        <p>This is the course project of <strong>Computer Systems I</strong>, the first course in a trilogy on computer systems. The first part deals with digital logic and computer organization, while the second and third will include operating system and computer architecture respectively.</p>

<p>Since a single cycle processor executes one instruction in each cycle, just like riding a bicycle, I named it <em>Cyclist</em>. It implements the instructions colored green in the following picture from RV32I Base Instruction Set, RISC-V ISA:</p>

<p><img src="/assets/files/cyclist/cyclist_support_instructions.jpg" alt="cyclist_support_instructions" style="width:100%" class="center" /></p>

<p>The following is a brief summary of the design and test process, which may be helpful to you if you are working on a similar project. This processor will be improved to a pipelined processor with more instructions supported in the following semester, but that will appear in another project page when completed.</p>

<h2 id="design">Design</h2>

<p>I examined the instruction table along with the <a href="https://riscv.org/technical/specifications/">RISC-V specification</a> and divided the instructions into 10 types, summarized in the following table:</p>

<table>
  <thead>
    <tr>
      <th>Type</th>
      <th>Instructions</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>U(lui)</td>
      <td><code class="language-plaintext highlighter-rouge">LUI</code></td>
    </tr>
    <tr>
      <td>U(auipc)</td>
      <td><code class="language-plaintext highlighter-rouge">AUIPC</code></td>
    </tr>
    <tr>
      <td>J</td>
      <td><code class="language-plaintext highlighter-rouge">JAL</code></td>
    </tr>
    <tr>
      <td>I(jalr)</td>
      <td><code class="language-plaintext highlighter-rouge">JALR</code></td>
    </tr>
    <tr>
      <td>B</td>
      <td><code class="language-plaintext highlighter-rouge">BEQ</code>,<code class="language-plaintext highlighter-rouge">BNE</code>,<code class="language-plaintext highlighter-rouge">BLT</code>,<code class="language-plaintext highlighter-rouge">BGE</code>,<code class="language-plaintext highlighter-rouge">BLTU</code>,<code class="language-plaintext highlighter-rouge">BGEU</code></td>
    </tr>
    <tr>
      <td>I(load)</td>
      <td><code class="language-plaintext highlighter-rouge">LW</code></td>
    </tr>
    <tr>
      <td>S</td>
      <td><code class="language-plaintext highlighter-rouge">SW</code></td>
    </tr>
    <tr>
      <td>I(a/l)</td>
      <td><code class="language-plaintext highlighter-rouge">ADDI</code>,<code class="language-plaintext highlighter-rouge">SLTI</code>,<code class="language-plaintext highlighter-rouge">SLTIU</code>,<code class="language-plaintext highlighter-rouge">XORI</code>,<code class="language-plaintext highlighter-rouge">ORI</code>,<code class="language-plaintext highlighter-rouge">ANDI</code></td>
    </tr>
    <tr>
      <td>I(a/l)spe</td>
      <td><code class="language-plaintext highlighter-rouge">SLLI</code>,<code class="language-plaintext highlighter-rouge">SRLI</code>,<code class="language-plaintext highlighter-rouge">SRAI</code></td>
    </tr>
    <tr>
      <td>R</td>
      <td><code class="language-plaintext highlighter-rouge">ADD</code>,<code class="language-plaintext highlighter-rouge">SUB</code>,<code class="language-plaintext highlighter-rouge">SLL</code>,<code class="language-plaintext highlighter-rouge">SLT</code>,<code class="language-plaintext highlighter-rouge">SLTU</code>,<code class="language-plaintext highlighter-rouge">XOR</code>,<code class="language-plaintext highlighter-rouge">SRL</code>,<code class="language-plaintext highlighter-rouge">SRA</code>,<code class="language-plaintext highlighter-rouge">OR</code>,<code class="language-plaintext highlighter-rouge">AND</code></td>
    </tr>
  </tbody>
</table>

<p>Careful examination of each type of instructions yields the following <strong>datapath</strong> and <strong>control signal</strong> design.</p>

<p><img src="/assets/files/cyclist/cyclist_datapath.svg" alt="datapath diagram" style="width: 100%" /></p>

<div class="caption">
    The datapath diagram of Cyclist, drawn with <a href="https://github.com/jgraph/drawio" target="_blank">draw.io</a>
</div>

<table>
  <thead>
    <tr>
      <th>Inst Type</th>
      <th>ImmType</th>
      <th>ALUop</th>
      <th>ALUSrc</th>
      <th>WriteBackSrc</th>
      <th>PCSrc</th>
      <th>RegWrite</th>
      <th>MemWrite</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>R</td>
      <td>R</td>
      <td>R</td>
      <td>rs2</td>
      <td>ALU</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>I(load)</td>
      <td>Iord</td>
      <td>IloadS</td>
      <td>imm</td>
      <td>DataMem</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>I(a/l)ord</td>
      <td>Iord</td>
      <td>Ial</td>
      <td>imm</td>
      <td>ALU</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>I(a/l)spe</td>
      <td>Ispe</td>
      <td>Ial</td>
      <td>imm</td>
      <td>ALU</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>S</td>
      <td>S</td>
      <td>IloadS</td>
      <td>imm</td>
      <td>-</td>
      <td>PC4</td>
      <td>Disable</td>
      <td>Enable</td>
    </tr>
    <tr>
      <td>B</td>
      <td>B</td>
      <td>B</td>
      <td>rs2</td>
      <td>-</td>
      <td>BSuccess</td>
      <td>Disable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>J</td>
      <td>J</td>
      <td>J</td>
      <td>-</td>
      <td>PC4</td>
      <td>PCimm</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>U(lui)</td>
      <td>U</td>
      <td>U</td>
      <td>-</td>
      <td>imm</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>U(auipc)</td>
      <td>U</td>
      <td>U</td>
      <td>-</td>
      <td>PCimm</td>
      <td>PC4</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
    <tr>
      <td>I(jalr)</td>
      <td>Iord</td>
      <td>Ijalr</td>
      <td>imm</td>
      <td>PC4</td>
      <td>ALU</td>
      <td>Enable</td>
      <td>Disable</td>
    </tr>
  </tbody>
</table>

<div class="caption">
    The control signal table of Cyclist. Notice that the first column denotes the instruction types mentioned above.
</div>

<p>Encode these into Verilog, we have got a processor! Simple, right?</p>

<h2 id="test">Test</h2>

<p>I made this <a href="/assets/files/cyclist/test_all_my.asm">testing asm</a> and converted it to <a href="/assets/files/cyclist/test_all_my.coe">a coe file</a> using a <a href="/assets/files/cyclist/asm_to_coe.py">Python script</a>. The coe file initializes the instruction memory, from which machine instructions will be fechted. The assembly is designed in such a way that if something goes wrong, the processor will get stuck in an infinite loop.</p>

<p>After fixing some bugs, it run through the end in simulation and works just well on board. Test success!</p>

<h2 id="run-some-c-code">Run some C Code</h2>

<p>The moment I finished the test, I realized that I can actually run C code on my just designed processor. The process is simple.</p>

<ol>
  <li>Write a main function, do some operations and give the result as the return value.</li>
  <li>Use <code class="language-plaintext highlighter-rouge">riscv32-unknown-elf-gcc</code> to compile it into relocatable file (<code class="language-plaintext highlighter-rouge">.o</code> file).</li>
  <li>Use <code class="language-plaintext highlighter-rouge">readelf</code> to extract the encoded <code class="language-plaintext highlighter-rouge">main</code> function.</li>
  <li>format it into a <code class="language-plaintext highlighter-rouge">coe</code> file, push it to Vivado and download it to the board.</li>
</ol>

<p>Here is an example that add from 0 to 99. The code is</p>

<d-code block="" language="javascript">

int main() {
    int sum = 0;
    for (int i = 0; i &lt; 100; ++i) {
        sum += i;
    }
    return sum;
}

</d-code>

<p>and the result is <code class="language-plaintext highlighter-rouge">4950</code> = <code class="language-plaintext highlighter-rouge">0x1356</code>, as the board output says:</p>

<p><img src="/assets/files/cyclist/the_sum100_down.jpg" alt="board_output_right" style="width:80%" class="center" /></p>

      </d-article>

      <d-appendix>
        <d-footnote-list></d-footnote-list>
        <d-citation-list></d-citation-list>
      </d-appendix>

    </div>

    <!-- Footer -->

    <!-- 
<footer class="sticky-bottom mt-5">
  <div class="container">
    &copy; Copyright 2022 Aoyang  Yu.
    
    
    
  </div>
</footer>

 -->

  </body>

  <d-bibliography src="/assets/bibliography/">
  </d-bibliography>

</html>
