#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 21 18:26:45 2022
# Process ID: 27936
# Current directory: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1
# Command line: vivado.exe -log fpga_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_top.tcl -notrace
# Log file: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top.vdi
# Journal file: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1\vivado.jou
# Running On: LAPTOP-M3DNELKA, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17075 MB
#-----------------------------------------------------------
source fpga_top.tcl -notrace
Command: link_design -top fpga_top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r1/bd_ram_r1.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r2/bd_ram_r2.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r3/bd_ram_r3.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r4/bd_ram_r4.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r5/bd_ram_r5.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r6/bd_ram_r6.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r7/bd_ram_r7.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r8/bd_ram_r8.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i1/bd_ram_i1.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i2/bd_ram_i2.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i3/bd_ram_i3.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i4/bd_ram_i4.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i5/bd_ram_i5.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i6/bd_ram_i6.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i7/bd_ram_i7.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i8/bd_ram_i8.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/tw_ram_cos/tw_ram_cos.dcp' for cell 'TWiddle1/Twiddle_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/tw_ram_sin/tw_ram_sin.dcp' for cell 'TWiddle1/Twiddle_2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1283.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.738 ; gain = 245.738
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/arty.xdc]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L12P_T1_MRCC_35"
 [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/arty.xdc:10]
Finished Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/arty.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1528.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1528.738 ; gain = 245.738
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1528.738 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 98a07d10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1542.656 ; gain = 13.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 98a07d10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e9601940

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16606dcc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16606dcc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16606dcc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16606dcc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1845.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1845.750 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1669a9ee1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1845.750 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1669a9ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1947.328 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1669a9ee1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.328 ; gain = 101.578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1669a9ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1947.328 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1947.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1669a9ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1947.328 ; gain = 418.590
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
Command: report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rst" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14d328525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1947.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cffabe4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 173e1d70f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 173e1d70f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 173e1d70f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 140077fcb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19e03960a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 205271edc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 85 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 44, two critical 41, total 85, new lutff created 12
INFO: [Physopt 32-1138] End 1 Pass. Optimized 95 nets or LUTs. Breaked 85 LUTs, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net inputs/count2_reg_n_0_[2]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Physopt 32-699] Instance must be a LUT/FLOP for Replication to be feasible. As, instance inputs/count2_reg[0]_i_1 is neither, it cannot be replicated.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1947.328 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           85  |             10  |                    95  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            6  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           91  |             10  |                    96  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1dbf9c734

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 150272fe2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 2 Global Placement | Checksum: 150272fe2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aba20bbc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ae12caf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a4441d3e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 160db7692

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d376439f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10a3f84ff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14b24dde6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dc41e228

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14a12a2c5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14a12a2c5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126527bc0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-68.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 128d93027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.785 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Place 46-33] Processed net inputs/FFT_ready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inputs/count110_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 150823398

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 126527bc0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.743. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d9e8bb43

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d9e8bb43

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9e8bb43

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|              16x16|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9e8bb43

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d9e8bb43

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1947.328 ; gain = 0.000

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c851640b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1947.328 ; gain = 0.000
Ending Placer Task | Checksum: da88c894

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1947.328 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rst" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.00s |  WALL: 3.22s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1948.496 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-70.471 |
Phase 1 Physical Synthesis Initialization | Checksum: 239a14eb5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1953.629 ; gain = 5.133
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-70.471 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1953.629 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 239a14eb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1953.629 ; gain = 5.133

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-70.471 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.706 | TNS=-65.212 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[12]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_13_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-64.559 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[13]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_12_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.670 | TNS=-63.913 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.655 | TNS=-64.333 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[19]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_6_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.646 | TNS=-63.706 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[7]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_18_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-63.050 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[2]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_23_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-62.528 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[6]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_19_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.643 | TNS=-61.888 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[15]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_10_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.639 | TNS=-61.410 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[3]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_22_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.618 | TNS=-60.777 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[20]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_6_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.617 | TNS=-60.488 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[18]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_7_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.616 | TNS=-60.098 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1].  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_69
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.610 | TNS=-59.321 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[2]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_24_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.605 | TNS=-59.044 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN.  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_70__0_replica
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.587 | TNS=-58.070 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[18]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_8_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-57.721 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[10]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_15_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-57.183 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[21]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_5_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.550 | TNS=-56.981 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[5]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_20_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-56.434 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[8]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_17_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.546 | TNS=-55.923 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[16]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_9_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-55.372 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[4]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_21_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.541 | TNS=-54.941 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[0]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_25_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.535 | TNS=-54.406 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[14]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_11_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.534 | TNS=-53.870 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[17]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_8_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-53.371 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[1]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_24_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.507 | TNS=-52.993 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs[35].  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[35]
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-52.485 |
INFO: [Physopt 32-702] Processed net inputs/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inputs/byte_out[12]_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.500 | TNS=-52.483 |
INFO: [Physopt 32-702] Processed net inputs/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inputs/byte_out[14]_i_17_n_0.  Re-placed instance inputs/byte_out[14]_i_17
INFO: [Physopt 32-735] Processed net inputs/byte_out[14]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.500 | TNS=-52.303 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[5]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_20__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-52.116 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-52.082 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[2]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_23__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-51.688 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[19]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_7_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-51.225 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.482 | TNS=-49.509 |
INFO: [Physopt 32-702] Processed net inputs/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[13]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.476 | TNS=-49.319 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[1]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_25_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.472 | TNS=-49.014 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[5]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_21_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-48.774 |
INFO: [Physopt 32-702] Processed net inputs/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net inputs/byte_out[12]_i_4_n_0. Net driver inputs/byte_out[12]_i_4 was replaced.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-48.598 |
INFO: [Physopt 32-702] Processed net inputs/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[1]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-48.526 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[3]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_23_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-48.267 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[0]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_25__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-47.903 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[17]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_9_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.461 | TNS=-47.478 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[20]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_5__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.458 | TNS=-47.152 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN.  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_70__0_replica
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-47.146 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[37]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_1_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.454 | TNS=-46.734 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsig[6]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_20_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-46.413 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[13].  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_12__0
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-46.196 |
INFO: [Physopt 32-702] Processed net inputs/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-46.078 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs[7].  Re-placed instance Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[7]
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-45.863 |
INFO: [Physopt 32-702] Processed net inputs/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-45.857 |
INFO: [Physopt 32-702] Processed net inputs/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[9]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-45.759 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.433 | TNS=-44.325 |
INFO: [Physopt 32-702] Processed net inputs/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-44.250 |
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_1108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.430 | TNS=-44.249 |
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-44.241 |
INFO: [Physopt 32-702] Processed net inputs/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inputs/byte_out[14]_i_19_n_0.  Re-placed instance inputs/byte_out[14]_i_19
INFO: [Physopt 32-735] Processed net inputs/byte_out[14]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-43.993 |
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-43.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_1109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-43.984 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/state_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-43.984 |
Phase 3 Critical Path Optimization | Checksum: 239a14eb5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1959.680 ; gain = 11.184

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-43.984 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[3]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_22__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-43.906 |
INFO: [Physopt 32-702] Processed net inputs/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inputs/byte_out[12]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-43.890 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first_i_71_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[41][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_118_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-43.680 |
INFO: [Physopt 32-702] Processed net inputs/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[14]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[15]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_1866_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-43.656 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[15]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_10__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-43.409 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PPsigI[21]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_4_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-43.060 |
INFO: [Physopt 32-702] Processed net inputs/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[1]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-43.037 |
INFO: [Physopt 32-702] Processed net inputs/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[10]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[10]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-43.024 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[37]. Critical path length was reduced through logic transformation on cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-42.639 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first_i_115_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-41.778 |
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_1557_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-41.764 |
INFO: [Physopt 32-702] Processed net inputs/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-41.643 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FSM_onehot_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.394 | TNS=-40.958 |
INFO: [Physopt 32-702] Processed net inputs/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[14]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[15]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_1865_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.391 | TNS=-40.952 |
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_373_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[15]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_1862_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.385 | TNS=-40.936 |
INFO: [Physopt 32-702] Processed net inputs/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[14]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.385 | TNS=-40.886 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_69__0_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsigI[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/state_reg[0].  Re-placed instance Series_recombination_loop/FSM_onehot_state_reg[1]
INFO: [Physopt 32-735] Processed net Series_recombination_loop/state_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-42.248 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_1861_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.382 | TNS=-42.238 |
INFO: [Physopt 32-702] Processed net inputs/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out[12]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[12]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[12]_i_1556_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-42.228 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[15]_i_130_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-42.207 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-39.878 |
INFO: [Physopt 32-702] Processed net inputs/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inputs/byte_out_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inputs/byte_out[1]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-39.878 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-39.878 |
Phase 4 Critical Path Optimization | Checksum: 239a14eb5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1959.680 ; gain = 11.184
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1959.680 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.375 | TNS=-39.878 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:14  |
|  Critical Path  |          0.367  |         30.593  |            5  |              0  |                    80  |           0  |           2  |  00:00:22  |
|  Total          |          0.367  |         30.593  |            5  |              0  |                    80  |           0  |           3  |  00:00:37  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1959.680 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1778c3249

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 1959.680 ; gain = 11.184
INFO: [Common 17-83] Releasing license: Implementation
474 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1959.680 ; gain = 12.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1974.195 ; gain = 14.516
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rst" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2541ba45 ConstDB: 0 ShapeSum: 72096258 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bit_input" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bit_input". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: fe9e57fb NumContArr: c45df7c2 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1c2fc4fbd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2042.316 ; gain = 62.035

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c2fc4fbd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2047.277 ; gain = 66.996

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c2fc4fbd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2047.277 ; gain = 66.996
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22ea4eebb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2070.051 ; gain = 89.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.368 | TNS=-26.504| WHS=-0.187 | THS=-143.586|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00438492 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17547
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17544
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23f5f6894

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2156.188 ; gain = 175.906

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23f5f6894

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2156.188 ; gain = 175.906
Phase 3 Initial Routing | Checksum: 17e604fdc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5724
 Number of Nodes with overlaps = 3048
 Number of Nodes with overlaps = 1785
 Number of Nodes with overlaps = 894
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.958 | TNS=-106.137| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 94945464

Time (s): cpu = 00:03:02 ; elapsed = 00:01:54 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.829 | TNS=-79.173| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d757d7cb

Time (s): cpu = 00:03:57 ; elapsed = 00:02:30 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.819 | TNS=-67.712| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 163701587

Time (s): cpu = 00:05:07 ; elapsed = 00:03:17 . Memory (MB): peak = 2179.980 ; gain = 199.699
Phase 4 Rip-up And Reroute | Checksum: 163701587

Time (s): cpu = 00:05:07 ; elapsed = 00:03:17 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1421de202

Time (s): cpu = 00:05:09 ; elapsed = 00:03:18 . Memory (MB): peak = 2179.980 ; gain = 199.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-51.205| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1367fde44

Time (s): cpu = 00:05:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1367fde44

Time (s): cpu = 00:05:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2179.980 ; gain = 199.699
Phase 5 Delay and Skew Optimization | Checksum: 1367fde44

Time (s): cpu = 00:05:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1676df137

Time (s): cpu = 00:05:21 ; elapsed = 00:03:25 . Memory (MB): peak = 2179.980 ; gain = 199.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.724 | TNS=-47.422| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bf8a5f56

Time (s): cpu = 00:05:21 ; elapsed = 00:03:25 . Memory (MB): peak = 2179.980 ; gain = 199.699
Phase 6 Post Hold Fix | Checksum: 1bf8a5f56

Time (s): cpu = 00:05:21 ; elapsed = 00:03:25 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.17819 %
  Global Horizontal Routing Utilization  = 9.85593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y25 -> INT_R_X9Y25
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y48 -> INT_R_X33Y48
   INT_R_X31Y43 -> INT_R_X31Y43
   INT_R_X31Y34 -> INT_R_X31Y34

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 17419d945

Time (s): cpu = 00:05:21 ; elapsed = 00:03:25 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17419d945

Time (s): cpu = 00:05:22 ; elapsed = 00:03:25 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1935a1815

Time (s): cpu = 00:05:24 ; elapsed = 00:03:27 . Memory (MB): peak = 2179.980 ; gain = 199.699

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.724 | TNS=-47.422| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1935a1815

Time (s): cpu = 00:05:26 ; elapsed = 00:03:28 . Memory (MB): peak = 2179.980 ; gain = 199.699
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:26 ; elapsed = 00:03:28 . Memory (MB): peak = 2179.980 ; gain = 199.699

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
493 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:37 ; elapsed = 00:03:34 . Memory (MB): peak = 2179.980 ; gain = 205.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2179.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2179.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
Command: report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rst" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdfmfft.runs/impl_1/fpga_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Command: report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
505 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_route_status.rpt -pb fpga_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_bus_skew_routed.rpt -pb fpga_top_bus_skew_routed.pb -rpx fpga_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 18:33:21 2022...
