Running: D:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/aklis/teoca/EXPR9/TESTRICPU_isim_beh.exe -prj D:/Xilinx/aklis/teoca/EXPR9/TESTRICPU_beh.prj work.TESTRICPU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/aklis/teoca/EXPR9/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "D:/Xilinx/aklis/teoca/EXPR9/ipcore_dir/IROM.v" into library work
Analyzing Verilog file "D:/Xilinx/aklis/teoca/EXPR9/MAIN.v" into library work
Analyzing Verilog file "D:/Xilinx/aklis/teoca/EXPR9/TESTRICPU.v" into library work
Analyzing Verilog file "D:/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Xilinx/aklis/teoca/EXPR9/MAIN.v" Line 202: Port wea is not connected to this instance
Completed static elaboration
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module IROM
Compiling module IF_M
Compiling module register
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM
Compiling module RICPU
Compiling module TESTRICPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable D:/Xilinx/aklis/teoca/EXPR9/TESTRICPU_isim_beh.exe
Fuse Memory Usage: 33476 KB
Fuse CPU Usage: 781 ms
