$date
	Thu Apr 24 10:01:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 # d $end
$var wire 1 " rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
0"
x!
$end
#5
1"
#6
0!
1$
#10
0"
#15
1"
#19
0#
0$
#20
0"
#25
1"
#29
1#
#30
0"
#35
1"
#39
0#
#40
0"
#45
1"
#49
1#
#50
0"
#55
1"
#59
0#
#60
0"
#65
1"
#70
0"
#75
1"
#79
