EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr User 12590 10246
encoding utf-8
Sheet 3 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L adc_dac_v1-eagle-import:FRAME_A_L #FRAME8
U 1 1 0F925D47
P 900 8800
F 0 "#FRAME8" H 900 8800 50  0001 C CNN
F 1 "FRAME_A_L" H 900 8800 50  0001 C CNN
F 2 "" H 900 8800 50  0001 C CNN
F 3 "" H 900 8800 50  0001 C CNN
	1    900  8800
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R50
U 1 1 1090A05C
P 9200 5700
F 0 "R50" H 9050 5759 59  0000 L BNN
F 1 "100k" H 9050 5570 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 9200 5700 50  0001 C CNN
F 3 "" H 9200 5700 50  0001 C CNN
	1    9200 5700
	0    -1   -1   0   
$EndComp
$Comp
L power:GND #GND076
U 1 1 6A983C7C
P 5700 5700
F 0 "#GND076" H 5700 5700 50  0001 C CNN
F 1 "GND" H 5600 5600 59  0001 L BNN
F 2 "" H 5700 5700 50  0001 C CNN
F 3 "" H 5700 5700 50  0001 C CNN
	1    5700 5700
	0    1    1    0   
$EndComp
$Comp
L adc_dac_v1-eagle-import:NLSX3018DTR2G U5
U 1 1 E98390DC
P 8300 5200
F 0 "U5" H 9114 5559 69  0000 L BNN
F 1 "NLSX3018DTR2G" H 9089 5459 69  0000 L BNN
F 2 "adc_dac_v1:TSSOP20_4P50X6P60_ONS" H 8300 5200 50  0001 C CNN
F 3 "" H 8300 5200 50  0001 C CNN
	1    8300 5200
	-1   0    0    -1  
$EndComp
$Comp
L Device:R_US R37
U 1 1 F392DA1C
P 4900 1100
F 0 "R37" H 4700 1200 59  0000 L BNN
F 1 "DNP" H 4700 900 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 4900 1100 50  0001 C CNN
F 3 "" H 4900 1100 50  0001 C CNN
	1    4900 1100
	-1   0    0    1   
$EndComp
$Comp
L Device:R_US R38
U 1 1 EA052E18
P 4900 1700
F 0 "R38" H 4700 1800 59  0000 L BNN
F 1 "10k" H 4700 1550 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 4900 1700 50  0001 C CNN
F 3 "" H 4900 1700 50  0001 C CNN
	1    4900 1700
	-1   0    0    1   
$EndComp
$Comp
L power:GND #GND068
U 1 1 7C85EEB5
P 4900 2000
F 0 "#GND068" H 4900 2000 50  0001 C CNN
F 1 "GND" H 4800 1900 59  0001 L BNN
F 2 "" H 4900 2000 50  0001 C CNN
F 3 "" H 4900 2000 50  0001 C CNN
	1    4900 2000
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R39
U 1 1 478ABED0
P 5700 1100
F 0 "R39" H 5500 1200 59  0000 L BNN
F 1 "DNP" H 5500 900 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 5700 1100 50  0001 C CNN
F 3 "" H 5700 1100 50  0001 C CNN
	1    5700 1100
	-1   0    0    1   
$EndComp
$Comp
L Device:R_US R40
U 1 1 A1BF399D
P 5700 1700
F 0 "R40" H 5500 1800 59  0000 L BNN
F 1 "10k" H 5500 1550 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 5700 1700 50  0001 C CNN
F 3 "" H 5700 1700 50  0001 C CNN
	1    5700 1700
	-1   0    0    1   
$EndComp
$Comp
L power:GND #GND078
U 1 1 DF8CBDC2
P 5700 2000
F 0 "#GND078" H 5700 2000 50  0001 C CNN
F 1 "GND" H 5600 1900 59  0001 L BNN
F 2 "" H 5700 2000 50  0001 C CNN
F 3 "" H 5700 2000 50  0001 C CNN
	1    5700 2000
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R51
U 1 1 357C5082
P 6500 1100
F 0 "R51" H 6300 1200 59  0000 L BNN
F 1 "DNP" H 6300 950 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 6500 1100 50  0001 C CNN
F 3 "" H 6500 1100 50  0001 C CNN
	1    6500 1100
	-1   0    0    1   
$EndComp
$Comp
L Device:R_US R52
U 1 1 619B0C52
P 6500 1700
F 0 "R52" H 6300 1800 59  0000 L BNN
F 1 "10k" H 6300 1550 59  0000 L BNN
F 2 "Resistor_SMD:R_0603_1608Metric" H 6500 1700 50  0001 C CNN
F 3 "" H 6500 1700 50  0001 C CNN
	1    6500 1700
	-1   0    0    1   
$EndComp
$Comp
L power:GND #GND079
U 1 1 05AAA71B
P 6500 2000
F 0 "#GND079" H 6500 2000 50  0001 C CNN
F 1 "GND" H 6400 1900 59  0001 L BNN
F 2 "" H 6500 2000 50  0001 C CNN
F 3 "" H 6500 2000 50  0001 C CNN
	1    6500 2000
	1    0    0    -1  
$EndComp
$Comp
L adc_dac_v1-eagle-import:PINHD-2X05_2.54-SMD JP8
U 1 1 999C53A1
P 10400 5400
F 0 "JP8" H 10150 5725 59  0000 L BNN
F 1 "PINHD-2X05_2.54-SMD" H 10150 5000 59  0000 L BNN
F 2 "adc_dac_v1:2X05SMD" H 10400 5400 50  0001 C CNN
F 3 "" H 10400 5400 50  0001 C CNN
	1    10400 5400
	1    0    0    -1  
$EndComp
Text GLabel 8500 5600 2    70   BiDi ~ 0
1V8
Text GLabel 9600 5700 2    70   BiDi ~ 0
1V8
Text GLabel 8400 5800 2    76   BiDi ~ 0
A_EN2
Text GLabel 5700 5300 2    76   BiDi ~ 0
A1_EN0_HV
Text GLabel 8300 5400 2    76   BiDi ~ 0
A2_EN0
Text GLabel 8300 5500 2    76   BiDi ~ 0
A3_EN0
Text GLabel 8300 5200 2    76   BiDi ~ 0
A0_EN0
Text GLabel 5700 5400 2    76   BiDi ~ 0
A2_EN0_HV
Text GLabel 5700 5500 2    76   BiDi ~ 0
A3_EN0_HV
Text GLabel 8300 5300 2    76   BiDi ~ 0
A1_EN0
Text GLabel 5700 5200 2    76   BiDi ~ 0
A0_EN0_HV
Text GLabel 5800 5800 2    76   BiDi ~ 0
A_EN2_HV
Text GLabel 5300 1300 1    76   BiDi ~ 0
A_EN2_HV
Text GLabel 4500 1300 0    76   BiDi ~ 0
A_EN1
Text GLabel 6100 1300 1    76   BiDi ~ 0
A_EN3
Text GLabel 5700 5900 2    70   BiDi ~ 0
GPIO_3V3_0
Text GLabel 5700 6000 2    70   BiDi ~ 0
GPIO_3V3_1
Text GLabel 5700 6100 2    70   BiDi ~ 0
GPIO_3V3_2
Text Label 8300 5900 0    70   ~ 0
GPIO_1V8_0
Text Label 8300 6000 0    70   ~ 0
GPIO_1V8_1
Text Label 8300 6100 0    70   ~ 0
GPIO_1V8_2
Text GLabel 8400 5700 2    70   BiDi ~ 0
LS0_EN
Text Notes 3800 2300 0    64   ~ 0
High speed ADC enable signals
Text Notes 3800 2400 0    64   ~ 0
Connect A_EN2_HV to FPGA
Wire Wire Line
	8200 5600 8700 5600
Wire Wire Line
	6400 5600 6000 5600
Wire Wire Line
	8200 5800 8700 5800
Wire Wire Line
	6400 5300 5700 5300
Wire Wire Line
	8200 5500 10300 5500
Wire Wire Line
	6400 5400 5700 5400
Wire Wire Line
	6400 5500 5700 5500
Wire Wire Line
	10300 5300 8200 5300
Wire Wire Line
	6400 5200 5700 5200
Wire Wire Line
	6400 5800 5700 5800
Wire Wire Line
	5700 1300 5300 1300
Wire Wire Line
	4900 1300 4500 1300
Wire Wire Line
	6500 1300 6100 1300
Wire Wire Line
	6400 5900 5700 5900
Wire Wire Line
	6400 6000 5700 6000
Wire Wire Line
	6400 6100 5700 6100
Wire Wire Line
	8200 5900 11300 5900
Wire Wire Line
	11300 5900 11300 5500
Wire Wire Line
	11300 5500 10600 5500
Wire Wire Line
	8200 6000 11400 6000
Wire Wire Line
	11400 6000 11400 5400
Wire Wire Line
	11400 5400 10600 5400
Wire Wire Line
	8200 6100 11500 6100
Wire Wire Line
	11500 6100 11500 5300
Wire Wire Line
	11500 5300 10600 5300
Wire Wire Line
	8200 5400 10300 5400
Wire Wire Line
	8200 5200 10300 5200
Wire Wire Line
	4900 2000 4900 1850
Wire Wire Line
	5700 1850 5700 2000
Wire Wire Line
	6500 2000 6500 1850
Wire Wire Line
	5700 1250 5700 1300
Connection ~ 5700 1300
Wire Wire Line
	5700 1300 5700 1550
Wire Wire Line
	4900 1300 4900 1550
Wire Wire Line
	4900 1300 4900 1250
Connection ~ 4900 1300
Wire Wire Line
	6500 1300 6500 1550
Wire Wire Line
	6500 1300 6500 1250
Connection ~ 6500 1300
Wire Wire Line
	6500 700  6500 950 
Wire Wire Line
	5700 700  5700 950 
Wire Wire Line
	4900 700  4900 950 
Wire Wire Line
	9350 5700 9600 5700
Wire Wire Line
	8200 5700 9050 5700
Wire Wire Line
	5700 5700 6400 5700
NoConn ~ 10600 5200
NoConn ~ 10600 5600
NoConn ~ 10300 5600
$Comp
L power:+3V3 #PWR0159
U 1 1 618D3F3A
P 6000 5600
F 0 "#PWR0159" H 6000 5450 50  0001 C CNN
F 1 "+3V3" V 6015 5728 50  0000 L CNN
F 2 "" H 6000 5600 50  0001 C CNN
F 3 "" H 6000 5600 50  0001 C CNN
	1    6000 5600
	0    -1   -1   0   
$EndComp
$Comp
L power:+3V3 #PWR0160
U 1 1 618D4A9F
P 5700 700
F 0 "#PWR0160" H 5700 550 50  0001 C CNN
F 1 "+3V3" H 5715 873 50  0000 C CNN
F 2 "" H 5700 700 50  0001 C CNN
F 3 "" H 5700 700 50  0001 C CNN
	1    5700 700 
	1    0    0    -1  
$EndComp
$Comp
L power:+1V8 #PWR0161
U 1 1 618D5364
P 4900 700
F 0 "#PWR0161" H 4900 550 50  0001 C CNN
F 1 "+1V8" H 4915 873 50  0000 C CNN
F 2 "" H 4900 700 50  0001 C CNN
F 3 "" H 4900 700 50  0001 C CNN
	1    4900 700 
	1    0    0    -1  
$EndComp
$Comp
L power:+1V8 #PWR0162
U 1 1 618DAC72
P 6500 700
F 0 "#PWR0162" H 6500 550 50  0001 C CNN
F 1 "+1V8" H 6515 873 50  0000 C CNN
F 2 "" H 6500 700 50  0001 C CNN
F 3 "" H 6500 700 50  0001 C CNN
	1    6500 700 
	1    0    0    -1  
$EndComp
Text Notes 3800 2650 0    64   ~ 0
These are global (for all ADC channels)\nEN0 is the only signal that needs FPGA control per ADC channel.
$EndSCHEMATC
