simLibName = "16nm_Tests"
simCellName = "MC_6TWrite_Test"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
