<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/stm32f4/include/bsp/stm32f4xxxx_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_b7fa08774e8e0bce648c97d0596cad8a.html">stm32f4</a></li><li class="navelem"><a class="el" href="dir_7018e5975dc6785b184540204ac9a398.html">include</a></li><li class="navelem"><a class="el" href="dir_e213fa86c3b38801668f5c856389b89e.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xxxx_rcc.h File Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMSTM32F4.html">STM32F4</a> &raquo; <a class="el" href="group__stm32f4__rcc.html">RCC Support</a> &raquo; <a class="el" href="group__stm32f4xxxx__rcc.html">STM32F4XXXX RCC Support</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F4XXXX RCC support.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="include_2bsp_2utility_8h_source.html">bsp/utility.h</a>&gt;</code><br />
</div>
<p><a href="stm32f4xxxx__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32f4__rcc.html">stm32f4_rcc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1af189f99406a022642530afc5f6cfc2"><td class="memItemLeft" align="right" valign="top"><a id="a1af189f99406a022642530afc5f6cfc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_PLLI2SRDY</b>&#160;&#160;&#160;BSP_BIT32(27)</td></tr>
<tr class="separator:a1af189f99406a022642530afc5f6cfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366468734960c581b0643e90d50dab9c"><td class="memItemLeft" align="right" valign="top"><a id="a366468734960c581b0643e90d50dab9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_PLLI2SON</b>&#160;&#160;&#160;BSP_BIT32(26)</td></tr>
<tr class="separator:a366468734960c581b0643e90d50dab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f1afc9abeedac1383c51874c4d86a9"><td class="memItemLeft" align="right" valign="top"><a id="ab6f1afc9abeedac1383c51874c4d86a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_PLLRDY</b>&#160;&#160;&#160;BSP_BIT32(25)</td></tr>
<tr class="separator:ab6f1afc9abeedac1383c51874c4d86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625bdb757efe71551520417c97cbe315"><td class="memItemLeft" align="right" valign="top"><a id="a625bdb757efe71551520417c97cbe315"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_PLLON</b>&#160;&#160;&#160;BSP_BIT32(24)</td></tr>
<tr class="separator:a625bdb757efe71551520417c97cbe315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d11c66123596e719a8482665f54966"><td class="memItemLeft" align="right" valign="top"><a id="ab0d11c66123596e719a8482665f54966"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_CSSON</b>&#160;&#160;&#160;BSP_BIT32(19)</td></tr>
<tr class="separator:ab0d11c66123596e719a8482665f54966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2cee71cd3b5e8d51898d36e2909a3"><td class="memItemLeft" align="right" valign="top"><a id="a40a2cee71cd3b5e8d51898d36e2909a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_HSEBYP</b>&#160;&#160;&#160;BSP_BIT32(18)</td></tr>
<tr class="separator:a40a2cee71cd3b5e8d51898d36e2909a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b75b63945642fd55762deb21c733618"><td class="memItemLeft" align="right" valign="top"><a id="a2b75b63945642fd55762deb21c733618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_HSERDY</b>&#160;&#160;&#160;BSP_BIT32(17)</td></tr>
<tr class="separator:a2b75b63945642fd55762deb21c733618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6934fdb445266f243f73da1a40902379"><td class="memItemLeft" align="right" valign="top"><a id="a6934fdb445266f243f73da1a40902379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_HSEON</b>&#160;&#160;&#160;BSP_BIT32(16)</td></tr>
<tr class="separator:a6934fdb445266f243f73da1a40902379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f3db047e4902f7ddec9bb66ec652fa"><td class="memItemLeft" align="right" valign="top"><a id="a84f3db047e4902f7ddec9bb66ec652fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_HSIRDY</b>&#160;&#160;&#160;BSP_BIT32(1)</td></tr>
<tr class="separator:a84f3db047e4902f7ddec9bb66ec652fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d25b81af7d028136d8f2c911042aad"><td class="memItemLeft" align="right" valign="top"><a id="a53d25b81af7d028136d8f2c911042aad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CR_HSION</b>&#160;&#160;&#160;BSP_BIT32(0)</td></tr>
<tr class="separator:a53d25b81af7d028136d8f2c911042aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd2cd15617f0f47132dc033919d534d"><td class="memItemLeft" align="right" valign="top"><a id="acdd2cd15617f0f47132dc033919d534d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLQ</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 24, 27)</td></tr>
<tr class="separator:acdd2cd15617f0f47132dc033919d534d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af553e936a30da0fec96c32e3357c606e"><td class="memItemLeft" align="right" valign="top"><a id="af553e936a30da0fec96c32e3357c606e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLQ_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 24, 27)</td></tr>
<tr class="separator:af553e936a30da0fec96c32e3357c606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2feced21313557385f1f7c0417f43bc2"><td class="memItemLeft" align="right" valign="top"><a id="a2feced21313557385f1f7c0417f43bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLQ_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 24, 27)</td></tr>
<tr class="separator:a2feced21313557385f1f7c0417f43bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d41af01fca1b5a5f5ab79d1f762fd3"><td class="memItemLeft" align="right" valign="top"><a id="a47d41af01fca1b5a5f5ab79d1f762fd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_SRC</b>&#160;&#160;&#160;BSP_BIT32(22)</td></tr>
<tr class="separator:a47d41af01fca1b5a5f5ab79d1f762fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa603ba37180fbe463e539de921b13e21"><td class="memItemLeft" align="right" valign="top"><a id="aa603ba37180fbe463e539de921b13e21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_SRC_HSE</b>&#160;&#160;&#160;STM32F4_RCC_PLLCFGR_SRC</td></tr>
<tr class="separator:aa603ba37180fbe463e539de921b13e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fabaf39b4d1261c1f9739405c81243"><td class="memItemLeft" align="right" valign="top"><a id="a03fabaf39b4d1261c1f9739405c81243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_SRC_HSI</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a03fabaf39b4d1261c1f9739405c81243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3df71dad05196d56523be1081da632d"><td class="memItemLeft" align="right" valign="top"><a id="af3df71dad05196d56523be1081da632d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 16, 17)</td></tr>
<tr class="separator:af3df71dad05196d56523be1081da632d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae096ba9e6fb5856fc4aa656d39df03a4"><td class="memItemLeft" align="right" valign="top"><a id="ae096ba9e6fb5856fc4aa656d39df03a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 16, 17)</td></tr>
<tr class="separator:ae096ba9e6fb5856fc4aa656d39df03a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699960261df9a112da02dec00da78fac"><td class="memItemLeft" align="right" valign="top"><a id="a699960261df9a112da02dec00da78fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 16, 17)</td></tr>
<tr class="separator:a699960261df9a112da02dec00da78fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba1814d2f4b132e684d098dbc535898"><td class="memItemLeft" align="right" valign="top"><a id="a0ba1814d2f4b132e684d098dbc535898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_2</b>&#160;&#160;&#160;STM32F4_RCC_PLLCFGR_PLLP(0)</td></tr>
<tr class="separator:a0ba1814d2f4b132e684d098dbc535898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c46890cc58010d352ca2a05f40132a"><td class="memItemLeft" align="right" valign="top"><a id="a77c46890cc58010d352ca2a05f40132a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_4</b>&#160;&#160;&#160;STM32F4_RCC_PLLCFGR_PLLP(1)</td></tr>
<tr class="separator:a77c46890cc58010d352ca2a05f40132a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ba24f35e72bfdb26d90af88b2d1118"><td class="memItemLeft" align="right" valign="top"><a id="a37ba24f35e72bfdb26d90af88b2d1118"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_6</b>&#160;&#160;&#160;STM32F4_RCC_PLLCFGR_PLLP(2)</td></tr>
<tr class="separator:a37ba24f35e72bfdb26d90af88b2d1118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f014d1b8b6c16cb4f4303af61ba8e8"><td class="memItemLeft" align="right" valign="top"><a id="ac1f014d1b8b6c16cb4f4303af61ba8e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLP_8</b>&#160;&#160;&#160;STM32F4_RCC_PLLCFGR_PLLP(3)</td></tr>
<tr class="separator:ac1f014d1b8b6c16cb4f4303af61ba8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be0a41c2bdb43b7918c64aa2d6c7494"><td class="memItemLeft" align="right" valign="top"><a id="a3be0a41c2bdb43b7918c64aa2d6c7494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLN</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 6, 14)</td></tr>
<tr class="separator:a3be0a41c2bdb43b7918c64aa2d6c7494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e67ce916139bfc77b5e863bc1a4927b"><td class="memItemLeft" align="right" valign="top"><a id="a7e67ce916139bfc77b5e863bc1a4927b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLN_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 6, 14)</td></tr>
<tr class="separator:a7e67ce916139bfc77b5e863bc1a4927b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f236b0971da1e102be6e408f0964a45"><td class="memItemLeft" align="right" valign="top"><a id="a5f236b0971da1e102be6e408f0964a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLN_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 6, 14)</td></tr>
<tr class="separator:a5f236b0971da1e102be6e408f0964a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512a1366ab80df6b5a82fb1c87d795b5"><td class="memItemLeft" align="right" valign="top"><a id="a512a1366ab80df6b5a82fb1c87d795b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLM</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 0, 5)</td></tr>
<tr class="separator:a512a1366ab80df6b5a82fb1c87d795b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbc435745516d9373ac2315325573cd"><td class="memItemLeft" align="right" valign="top"><a id="accbc435745516d9373ac2315325573cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLM_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 0, 5)</td></tr>
<tr class="separator:accbc435745516d9373ac2315325573cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35247055fd7264a5dfaf9b8b9ad93a09"><td class="memItemLeft" align="right" valign="top"><a id="a35247055fd7264a5dfaf9b8b9ad93a09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_PLLCFGR_PLLM_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 0, 5)</td></tr>
<tr class="separator:a35247055fd7264a5dfaf9b8b9ad93a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b431b6ab609c67ef3094f5bd09f58c"><td class="memItemLeft" align="right" valign="top"><a id="a21b431b6ab609c67ef3094f5bd09f58c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 30, 31)</td></tr>
<tr class="separator:a21b431b6ab609c67ef3094f5bd09f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fdc9590359aaf2776b6670cc935fbd"><td class="memItemLeft" align="right" valign="top"><a id="af0fdc9590359aaf2776b6670cc935fbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 30, 31)</td></tr>
<tr class="separator:af0fdc9590359aaf2776b6670cc935fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2a30f9bed8affc4effc2f5aeba2749"><td class="memItemLeft" align="right" valign="top"><a id="a8e2a30f9bed8affc4effc2f5aeba2749"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 30, 31)</td></tr>
<tr class="separator:a8e2a30f9bed8affc4effc2f5aeba2749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3e98005fc599fe1e6a1f8a3df0bbec"><td class="memItemLeft" align="right" valign="top"><a id="a4b3e98005fc599fe1e6a1f8a3df0bbec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_SYSCLK</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2(0)</td></tr>
<tr class="separator:a4b3e98005fc599fe1e6a1f8a3df0bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbb55451541e56d5625f24253519869"><td class="memItemLeft" align="right" valign="top"><a id="a3bbb55451541e56d5625f24253519869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_PLLI2S</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2(1)</td></tr>
<tr class="separator:a3bbb55451541e56d5625f24253519869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6b2592d1e352ac847321d4f8e2af54"><td class="memItemLeft" align="right" valign="top"><a id="a6f6b2592d1e352ac847321d4f8e2af54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_HSE</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2(2)</td></tr>
<tr class="separator:a6f6b2592d1e352ac847321d4f8e2af54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11aef8a616acc331e2f1d63dceeff1a5"><td class="memItemLeft" align="right" valign="top"><a id="a11aef8a616acc331e2f1d63dceeff1a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_PLL</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2(3)</td></tr>
<tr class="separator:a11aef8a616acc331e2f1d63dceeff1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3590b527cf7dca339f32f5d500fc0c20"><td class="memItemLeft" align="right" valign="top"><a id="a3590b527cf7dca339f32f5d500fc0c20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_PRE</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 27, 29)</td></tr>
<tr class="separator:a3590b527cf7dca339f32f5d500fc0c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731ac5afad6228d14739c81fe7dec616"><td class="memItemLeft" align="right" valign="top"><a id="a731ac5afad6228d14739c81fe7dec616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_PRE_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 27, 29)</td></tr>
<tr class="separator:a731ac5afad6228d14739c81fe7dec616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c89fe915e253eef7aa3e8db64511ec"><td class="memItemLeft" align="right" valign="top"><a id="a88c89fe915e253eef7aa3e8db64511ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_PRE_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 27, 29)</td></tr>
<tr class="separator:a88c89fe915e253eef7aa3e8db64511ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe34654b9236694c6a0cffc7dd62353"><td class="memItemLeft" align="right" valign="top"><a id="abbe34654b9236694c6a0cffc7dd62353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_DIV1</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2_PRE(0)</td></tr>
<tr class="separator:abbe34654b9236694c6a0cffc7dd62353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d73f854c4e39fcf69e9eaf5ede38a2e"><td class="memItemLeft" align="right" valign="top"><a id="a2d73f854c4e39fcf69e9eaf5ede38a2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_DIV2</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2_PRE(4)</td></tr>
<tr class="separator:a2d73f854c4e39fcf69e9eaf5ede38a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844a8a77fa85e0b6abea61cfb1d6d747"><td class="memItemLeft" align="right" valign="top"><a id="a844a8a77fa85e0b6abea61cfb1d6d747"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_DIV3</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2_PRE(5)</td></tr>
<tr class="separator:a844a8a77fa85e0b6abea61cfb1d6d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6af78eeca8ca5c85c98ae347ac78c8"><td class="memItemLeft" align="right" valign="top"><a id="a9a6af78eeca8ca5c85c98ae347ac78c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_DIV4</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2_PRE(6)</td></tr>
<tr class="separator:a9a6af78eeca8ca5c85c98ae347ac78c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413c07385b9371199ec88b83f30414f0"><td class="memItemLeft" align="right" valign="top"><a id="a413c07385b9371199ec88b83f30414f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO2_DIV5</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO2_PRE(7)</td></tr>
<tr class="separator:a413c07385b9371199ec88b83f30414f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f365b5c7fe7c4cf140db26eccf2772"><td class="memItemLeft" align="right" valign="top"><a id="ad6f365b5c7fe7c4cf140db26eccf2772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_PRE</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 24, 26)</td></tr>
<tr class="separator:ad6f365b5c7fe7c4cf140db26eccf2772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a13aef698a13290a91117bc72b148"><td class="memItemLeft" align="right" valign="top"><a id="a081a13aef698a13290a91117bc72b148"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_PRE_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 24, 26)</td></tr>
<tr class="separator:a081a13aef698a13290a91117bc72b148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54bf52fc93afa1d4b1be6f69952c330"><td class="memItemLeft" align="right" valign="top"><a id="af54bf52fc93afa1d4b1be6f69952c330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_PRE_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 24, 26)</td></tr>
<tr class="separator:af54bf52fc93afa1d4b1be6f69952c330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cc0f7877c9b4c4ea9472a4c4a746fe"><td class="memItemLeft" align="right" valign="top"><a id="a34cc0f7877c9b4c4ea9472a4c4a746fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_DIV1</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1_PRE(0)</td></tr>
<tr class="separator:a34cc0f7877c9b4c4ea9472a4c4a746fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79989a07786b273ff770dbd6925ab93d"><td class="memItemLeft" align="right" valign="top"><a id="a79989a07786b273ff770dbd6925ab93d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_DIV2</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1_PRE(4)</td></tr>
<tr class="separator:a79989a07786b273ff770dbd6925ab93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6262749a5c8269de7005fc9c0c43431b"><td class="memItemLeft" align="right" valign="top"><a id="a6262749a5c8269de7005fc9c0c43431b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_DIV3</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1_PRE(5)</td></tr>
<tr class="separator:a6262749a5c8269de7005fc9c0c43431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52eda1ada7f35ed4c2d7219fe78aef4e"><td class="memItemLeft" align="right" valign="top"><a id="a52eda1ada7f35ed4c2d7219fe78aef4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_DIV4</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1_PRE(6)</td></tr>
<tr class="separator:a52eda1ada7f35ed4c2d7219fe78aef4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5780476096544e66641c401576986b1e"><td class="memItemLeft" align="right" valign="top"><a id="a5780476096544e66641c401576986b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_DIV5</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1_PRE(7)</td></tr>
<tr class="separator:a5780476096544e66641c401576986b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1437a25faeeb3a7b7f031ac17517d3"><td class="memItemLeft" align="right" valign="top"><a id="a1a1437a25faeeb3a7b7f031ac17517d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_I2SSCR</b>&#160;&#160;&#160;BSP_BIT32(23)</td></tr>
<tr class="separator:a1a1437a25faeeb3a7b7f031ac17517d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9200f60fa7eee9a1799c0f544ae49cd"><td class="memItemLeft" align="right" valign="top"><a id="af9200f60fa7eee9a1799c0f544ae49cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 21, 22)</td></tr>
<tr class="separator:af9200f60fa7eee9a1799c0f544ae49cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9ee29adae71f54a6dfc0f8c7f3bcad"><td class="memItemLeft" align="right" valign="top"><a id="a7b9ee29adae71f54a6dfc0f8c7f3bcad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 21, 22)</td></tr>
<tr class="separator:a7b9ee29adae71f54a6dfc0f8c7f3bcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdf8574f25bebf30bce5d127fcfcbb3"><td class="memItemLeft" align="right" valign="top"><a id="a3cdf8574f25bebf30bce5d127fcfcbb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 21, 22)</td></tr>
<tr class="separator:a3cdf8574f25bebf30bce5d127fcfcbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bf0db2e38ae241ae976b769a54c50d"><td class="memItemLeft" align="right" valign="top"><a id="a02bf0db2e38ae241ae976b769a54c50d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_HSI</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1(0)</td></tr>
<tr class="separator:a02bf0db2e38ae241ae976b769a54c50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d20a1cc3d19254fc7efeb5332fa5f49"><td class="memItemLeft" align="right" valign="top"><a id="a6d20a1cc3d19254fc7efeb5332fa5f49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_LSE</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1(1)</td></tr>
<tr class="separator:a6d20a1cc3d19254fc7efeb5332fa5f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609ea88c94878f7d9d44a970a7f92147"><td class="memItemLeft" align="right" valign="top"><a id="a609ea88c94878f7d9d44a970a7f92147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_HSE</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1(2)</td></tr>
<tr class="separator:a609ea88c94878f7d9d44a970a7f92147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8382dea7cdd5e2285802749d198e20ca"><td class="memItemLeft" align="right" valign="top"><a id="a8382dea7cdd5e2285802749d198e20ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_MCO1_PLL</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_MCO1(3)</td></tr>
<tr class="separator:a8382dea7cdd5e2285802749d198e20ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f3be1935e24b17de2d76b13fb47e8f"><td class="memItemLeft" align="right" valign="top"><a id="aa3f3be1935e24b17de2d76b13fb47e8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_RTCPRE</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 16, 20)</td></tr>
<tr class="separator:aa3f3be1935e24b17de2d76b13fb47e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f98b709d9205e8dd495ff2d58b2ea80"><td class="memItemLeft" align="right" valign="top"><a id="a5f98b709d9205e8dd495ff2d58b2ea80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_RTCPRE_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 16, 20)</td></tr>
<tr class="separator:a5f98b709d9205e8dd495ff2d58b2ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410f265c5bd9463c0cba60e40018e901"><td class="memItemLeft" align="right" valign="top"><a id="a410f265c5bd9463c0cba60e40018e901"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_RTCPRE_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 16, 20)</td></tr>
<tr class="separator:a410f265c5bd9463c0cba60e40018e901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9f80d4cf66ce9f608bc56611a35d02"><td class="memItemLeft" align="right" valign="top"><a id="a1f9f80d4cf66ce9f608bc56611a35d02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 13, 15)</td></tr>
<tr class="separator:a1f9f80d4cf66ce9f608bc56611a35d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721a1299abd4f924c0f8540bb5f9a04a"><td class="memItemLeft" align="right" valign="top"><a id="a721a1299abd4f924c0f8540bb5f9a04a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 13, 15)</td></tr>
<tr class="separator:a721a1299abd4f924c0f8540bb5f9a04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3072d254a70c87d4fd1b2dc0ecfbac93"><td class="memItemLeft" align="right" valign="top"><a id="a3072d254a70c87d4fd1b2dc0ecfbac93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 13, 15)</td></tr>
<tr class="separator:a3072d254a70c87d4fd1b2dc0ecfbac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f107d0e58fbefc37ada359a3bc27da"><td class="memItemLeft" align="right" valign="top"><a id="ab0f107d0e58fbefc37ada359a3bc27da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_DIV1</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE2(0)</td></tr>
<tr class="separator:ab0f107d0e58fbefc37ada359a3bc27da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4acbb8f1a818beb67b569b88233bab"><td class="memItemLeft" align="right" valign="top"><a id="a8f4acbb8f1a818beb67b569b88233bab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_DIV2</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE2(4)</td></tr>
<tr class="separator:a8f4acbb8f1a818beb67b569b88233bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf326a473e219857536c516e2be3e53a"><td class="memItemLeft" align="right" valign="top"><a id="acf326a473e219857536c516e2be3e53a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_DIV4</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE2(5)</td></tr>
<tr class="separator:acf326a473e219857536c516e2be3e53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cdf398507214d79ba8760eec23a81a"><td class="memItemLeft" align="right" valign="top"><a id="a15cdf398507214d79ba8760eec23a81a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_DIV8</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE2(6)</td></tr>
<tr class="separator:a15cdf398507214d79ba8760eec23a81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a9206ae05c0e38f2d642f2e4ed11de"><td class="memItemLeft" align="right" valign="top"><a id="a42a9206ae05c0e38f2d642f2e4ed11de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE2_DIV16</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE2(7)</td></tr>
<tr class="separator:a42a9206ae05c0e38f2d642f2e4ed11de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7c489b2ff79cb6ed2fd40d56abcb37"><td class="memItemLeft" align="right" valign="top"><a id="aca7c489b2ff79cb6ed2fd40d56abcb37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 10, 12)</td></tr>
<tr class="separator:aca7c489b2ff79cb6ed2fd40d56abcb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b64d9c61b3ab8b12f19dd06ce6069f"><td class="memItemLeft" align="right" valign="top"><a id="ac0b64d9c61b3ab8b12f19dd06ce6069f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 10, 12)</td></tr>
<tr class="separator:ac0b64d9c61b3ab8b12f19dd06ce6069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8271a9fad88a57e96e29f69fd8c38ce"><td class="memItemLeft" align="right" valign="top"><a id="ac8271a9fad88a57e96e29f69fd8c38ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 10, 12)</td></tr>
<tr class="separator:ac8271a9fad88a57e96e29f69fd8c38ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5e36089f567d09342347c354871fac"><td class="memItemLeft" align="right" valign="top"><a id="a0c5e36089f567d09342347c354871fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_DIV1</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE1(0)</td></tr>
<tr class="separator:a0c5e36089f567d09342347c354871fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc312639f6a80a9face61f83073eba2"><td class="memItemLeft" align="right" valign="top"><a id="a6bc312639f6a80a9face61f83073eba2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_DIV2</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE1(4)</td></tr>
<tr class="separator:a6bc312639f6a80a9face61f83073eba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f35cc2b6f13330d5c48e68a99fb085a"><td class="memItemLeft" align="right" valign="top"><a id="a1f35cc2b6f13330d5c48e68a99fb085a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_DIV4</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE1(5)</td></tr>
<tr class="separator:a1f35cc2b6f13330d5c48e68a99fb085a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c99b87f7a0e13dad8e2d4e48876038"><td class="memItemLeft" align="right" valign="top"><a id="ad3c99b87f7a0e13dad8e2d4e48876038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_DIV8</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE1(6)</td></tr>
<tr class="separator:ad3c99b87f7a0e13dad8e2d4e48876038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff56c06727f56d42a3dd888704716da"><td class="memItemLeft" align="right" valign="top"><a id="a4ff56c06727f56d42a3dd888704716da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_PPRE1_DIV16</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_PPRE1(7)</td></tr>
<tr class="separator:a4ff56c06727f56d42a3dd888704716da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc13d814e1e3beeea0942e8b3a70093e"><td class="memItemLeft" align="right" valign="top"><a id="acc13d814e1e3beeea0942e8b3a70093e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 4, 15)</td></tr>
<tr class="separator:acc13d814e1e3beeea0942e8b3a70093e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f24c7c7cc0e0a4eca6ff965ba79fb8"><td class="memItemLeft" align="right" valign="top"><a id="a41f24c7c7cc0e0a4eca6ff965ba79fb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 4, 7)</td></tr>
<tr class="separator:a41f24c7c7cc0e0a4eca6ff965ba79fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6accbbe4f0dc05e58af409191b9522"><td class="memItemLeft" align="right" valign="top"><a id="a5e6accbbe4f0dc05e58af409191b9522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 4, 7)</td></tr>
<tr class="separator:a5e6accbbe4f0dc05e58af409191b9522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c18bc7779757a1a492f3e91066b56"><td class="memItemLeft" align="right" valign="top"><a id="a708c18bc7779757a1a492f3e91066b56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV1</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(0)</td></tr>
<tr class="separator:a708c18bc7779757a1a492f3e91066b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608e286aef41ad838baa06228cf67d23"><td class="memItemLeft" align="right" valign="top"><a id="a608e286aef41ad838baa06228cf67d23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV2</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(8)</td></tr>
<tr class="separator:a608e286aef41ad838baa06228cf67d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1263fff9ad832b9c31eec390ff381e"><td class="memItemLeft" align="right" valign="top"><a id="afb1263fff9ad832b9c31eec390ff381e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV4</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(9)</td></tr>
<tr class="separator:afb1263fff9ad832b9c31eec390ff381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acfd063235911aef706cbadfa8c507b"><td class="memItemLeft" align="right" valign="top"><a id="a6acfd063235911aef706cbadfa8c507b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV8</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(10)</td></tr>
<tr class="separator:a6acfd063235911aef706cbadfa8c507b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133417a19a091d823105bae5de226393"><td class="memItemLeft" align="right" valign="top"><a id="a133417a19a091d823105bae5de226393"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV16</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(11)</td></tr>
<tr class="separator:a133417a19a091d823105bae5de226393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae016cf7055d7b5d3b0a4ebdaa019442f"><td class="memItemLeft" align="right" valign="top"><a id="ae016cf7055d7b5d3b0a4ebdaa019442f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV64</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(12)</td></tr>
<tr class="separator:ae016cf7055d7b5d3b0a4ebdaa019442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9235b30268fc28218405093321432b"><td class="memItemLeft" align="right" valign="top"><a id="aec9235b30268fc28218405093321432b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV128</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(13)</td></tr>
<tr class="separator:aec9235b30268fc28218405093321432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828b79230e04f46f7e972917450fd869"><td class="memItemLeft" align="right" valign="top"><a id="a828b79230e04f46f7e972917450fd869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV256</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(14)</td></tr>
<tr class="separator:a828b79230e04f46f7e972917450fd869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6c4dfba3a51285d5c36b75592360ea"><td class="memItemLeft" align="right" valign="top"><a id="a5f6c4dfba3a51285d5c36b75592360ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_HPRE_DIV512</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_HPRE(15)</td></tr>
<tr class="separator:a5f6c4dfba3a51285d5c36b75592360ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981b3e9db21d63ebd8db121ae1dc95d3"><td class="memItemLeft" align="right" valign="top"><a id="a981b3e9db21d63ebd8db121ae1dc95d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 2, 3)</td></tr>
<tr class="separator:a981b3e9db21d63ebd8db121ae1dc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3c9e0944bf96ae2e86a41f7856a039"><td class="memItemLeft" align="right" valign="top"><a id="afb3c9e0944bf96ae2e86a41f7856a039"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 2, 3)</td></tr>
<tr class="separator:afb3c9e0944bf96ae2e86a41f7856a039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1f2608e05c0dceafea13f9d70da929"><td class="memItemLeft" align="right" valign="top"><a id="ade1f2608e05c0dceafea13f9d70da929"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 2, 3)</td></tr>
<tr class="separator:ade1f2608e05c0dceafea13f9d70da929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028543098a7023ea93f939f3cdb9344b"><td class="memItemLeft" align="right" valign="top"><a id="a028543098a7023ea93f939f3cdb9344b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS_HSI</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SWS(0)</td></tr>
<tr class="separator:a028543098a7023ea93f939f3cdb9344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf9ae32ba3fa04cab54e1d88f8b4f80"><td class="memItemLeft" align="right" valign="top"><a id="a3bf9ae32ba3fa04cab54e1d88f8b4f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS_HSE</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SWS(1)</td></tr>
<tr class="separator:a3bf9ae32ba3fa04cab54e1d88f8b4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97bef40a3c4c3eda2ca5623ade8ee7c"><td class="memItemLeft" align="right" valign="top"><a id="ab97bef40a3c4c3eda2ca5623ade8ee7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SWS_PLL</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SWS(2)</td></tr>
<tr class="separator:ab97bef40a3c4c3eda2ca5623ade8ee7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f557ee48dcce516f4549b47cfb1816"><td class="memItemLeft" align="right" valign="top"><a id="a12f557ee48dcce516f4549b47cfb1816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW</b>(val)&#160;&#160;&#160;BSP_FLD32(val, 0, 1)</td></tr>
<tr class="separator:a12f557ee48dcce516f4549b47cfb1816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b652e6e646ed12dbb9b52f3c92f56a4"><td class="memItemLeft" align="right" valign="top"><a id="a7b652e6e646ed12dbb9b52f3c92f56a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW_GET</b>(reg)&#160;&#160;&#160;BSP_FLD32GET(reg, 0, 1)</td></tr>
<tr class="separator:a7b652e6e646ed12dbb9b52f3c92f56a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c27dce80b423d1f5ef528f9e6c9f68"><td class="memItemLeft" align="right" valign="top"><a id="ab9c27dce80b423d1f5ef528f9e6c9f68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW_SET</b>(reg,  val)&#160;&#160;&#160;BSP_FLD32SET(reg, val, 0, 1)</td></tr>
<tr class="separator:ab9c27dce80b423d1f5ef528f9e6c9f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42cf241b1c7b795244ee8fd2e1d9da2"><td class="memItemLeft" align="right" valign="top"><a id="aa42cf241b1c7b795244ee8fd2e1d9da2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW_HSI</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SW(0)</td></tr>
<tr class="separator:aa42cf241b1c7b795244ee8fd2e1d9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76319cc9b8050ea06f01facf2588ea68"><td class="memItemLeft" align="right" valign="top"><a id="a76319cc9b8050ea06f01facf2588ea68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW_HSE</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SW(1)</td></tr>
<tr class="separator:a76319cc9b8050ea06f01facf2588ea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe69cfd4e837812393a64d1376e07498"><td class="memItemLeft" align="right" valign="top"><a id="afe69cfd4e837812393a64d1376e07498"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4_RCC_CFGR_SW_PLL</b>&#160;&#160;&#160;STM32F4_RCC_CFGR_SW(2)</td></tr>
<tr class="separator:afe69cfd4e837812393a64d1376e07498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top"><a id="af4fcacf94a97f7d49a70e089b39cf474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;BSP_BIT32( 0 )</td></tr>
<tr class="separator:af4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top"><a id="a9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;BSP_BIT32( 1 )</td></tr>
<tr class="separator:a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa1e05aa9eca01a3a1bf4bbd406e39e"><td class="memItemLeft" align="right" valign="top"><a id="a9fa1e05aa9eca01a3a1bf4bbd406e39e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 3, 7 )</td></tr>
<tr class="separator:a9fa1e05aa9eca01a3a1bf4bbd406e39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02fc587bfe5c20f932d9bd6bfe9c9fd"><td class="memItemLeft" align="right" valign="top"><a id="ac02fc587bfe5c20f932d9bd6bfe9c9fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM_MSK</b>&#160;&#160;&#160;BSP_MSK32( 3, 7 )</td></tr>
<tr class="separator:ac02fc587bfe5c20f932d9bd6bfe9c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77d88c8a62510f6ac32fd11f42ccc03"><td class="memItemLeft" align="right" valign="top"><a id="ab77d88c8a62510f6ac32fd11f42ccc03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 8, 15 )</td></tr>
<tr class="separator:ab77d88c8a62510f6ac32fd11f42ccc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54ef0290bd473b9822467fcc31d0105"><td class="memItemLeft" align="right" valign="top"><a id="ab54ef0290bd473b9822467fcc31d0105"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL_MSK</b>&#160;&#160;&#160;BSP_MSK32( 8, 15 )</td></tr>
<tr class="separator:ab54ef0290bd473b9822467fcc31d0105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top"><a id="adb8228c9020595b4cf9995137b8c9a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;BSP_BIT32( 16 )</td></tr>
<tr class="separator:adb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top"><a id="a86a34e00182c83409d89ff566cb02cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;BSP_BIT32( 17 )</td></tr>
<tr class="separator:a86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top"><a id="aa3288090671af5a959aae4d7f7696d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;BSP_BIT32( 18 )</td></tr>
<tr class="separator:aa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top"><a id="acc05308869ad055e1e6f2c32d738aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;BSP_BIT32( 19 )</td></tr>
<tr class="separator:acc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top"><a id="ad0e73d5b0a4883e074d40029b49ee47e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;BSP_BIT32( 24 )</td></tr>
<tr class="separator:ad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top"><a id="afa12d7ac6a7f0f91d066aeb2c6071888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;BSP_BIT32( 25 )</td></tr>
<tr class="separator:afa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top"><a id="a3ccb8964b640530f1080f9ea549d8133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SON</b>&#160;&#160;&#160;BSP_BIT32( 26 )</td></tr>
<tr class="separator:a3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top"><a id="a7354703f289244a71753debf3ae26e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SRDY</b>&#160;&#160;&#160;BSP_BIT32( 27 )</td></tr>
<tr class="separator:a7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3f16bf2764566537c0332364251de8"><td class="memItemLeft" align="right" valign="top"><a id="a3e3f16bf2764566537c0332364251de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 0, 5 )</td></tr>
<tr class="separator:a3e3f16bf2764566537c0332364251de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201099affb882ff3043af8394b337aaa"><td class="memItemLeft" align="right" valign="top"><a id="a201099affb882ff3043af8394b337aaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_MSK</b>&#160;&#160;&#160;BSP_MSK32( 0, 5 )</td></tr>
<tr class="separator:a201099affb882ff3043af8394b337aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad259cc9c0ef15e75bc6768db01565c"><td class="memItemLeft" align="right" valign="top"><a id="abad259cc9c0ef15e75bc6768db01565c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 6, 14 )</td></tr>
<tr class="separator:abad259cc9c0ef15e75bc6768db01565c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0116e499d054bbf5dfd187977962ea4a"><td class="memItemLeft" align="right" valign="top"><a id="a0116e499d054bbf5dfd187977962ea4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_MSK</b>&#160;&#160;&#160;BSP_MSK32( 6, 14 )</td></tr>
<tr class="separator:a0116e499d054bbf5dfd187977962ea4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top"><a id="a2561745be271ee828e26de601f72162d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f27f853a95379b05857b495c0530370"><td class="memItemLeft" align="right" valign="top"><a id="a4f27f853a95379b05857b495c0530370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_MSK</b>&#160;&#160;&#160;BSP_MSK32( 16, 17 )</td></tr>
<tr class="separator:a4f27f853a95379b05857b495c0530370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae7ee8ddd06ec0110da31e01b847c98"><td class="memItemLeft" align="right" valign="top"><a id="aaae7ee8ddd06ec0110da31e01b847c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_BY_2</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaae7ee8ddd06ec0110da31e01b847c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57b818fbd54c0e1641d4bc6963de5f7"><td class="memItemLeft" align="right" valign="top"><a id="ab57b818fbd54c0e1641d4bc6963de5f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 1, 16, 17 )</td></tr>
<tr class="separator:ab57b818fbd54c0e1641d4bc6963de5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef64abe30cdceef8baf7600009f8168"><td class="memItemLeft" align="right" valign="top"><a id="a9ef64abe30cdceef8baf7600009f8168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_BY_6</b>&#160;&#160;&#160;BSP_FLD32( 2, 16, 17 )</td></tr>
<tr class="separator:a9ef64abe30cdceef8baf7600009f8168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149519ee2dc73e2aa7f7ffc1479f5319"><td class="memItemLeft" align="right" valign="top"><a id="a149519ee2dc73e2aa7f7ffc1479f5319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_BY_8</b>&#160;&#160;&#160;BSP_FLD32( 3, 16, 17 )</td></tr>
<tr class="separator:a149519ee2dc73e2aa7f7ffc1479f5319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a86c3918526efe2258ecbb34b91587"><td class="memItemLeft" align="right" valign="top"><a id="ae3a86c3918526efe2258ecbb34b91587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC_HSE</b>&#160;&#160;&#160;BSP_BIT32( 22 )</td></tr>
<tr class="separator:ae3a86c3918526efe2258ecbb34b91587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf688c4f038f29247cc0280dbdda24a7"><td class="memItemLeft" align="right" valign="top"><a id="adf688c4f038f29247cc0280dbdda24a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC_HSI</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adf688c4f038f29247cc0280dbdda24a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17428d65450e162400f59e35cc00423"><td class="memItemLeft" align="right" valign="top"><a id="ad17428d65450e162400f59e35cc00423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 24, 27 )</td></tr>
<tr class="separator:ad17428d65450e162400f59e35cc00423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0d5e2c0bf28a19cc94c661d1bf9574"><td class="memItemLeft" align="right" valign="top"><a id="a0b0d5e2c0bf28a19cc94c661d1bf9574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_MSK</b>&#160;&#160;&#160;BSP_MSK32( 24, 27 )</td></tr>
<tr class="separator:a0b0d5e2c0bf28a19cc94c661d1bf9574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top"><a id="a0eea5e5f7743a7e8995b8beeb18355c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1049b4b11bebf211da54231400460ff"><td class="memItemLeft" align="right" valign="top"><a id="aa1049b4b11bebf211da54231400460ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_MSK</b>&#160;&#160;&#160;BSP_MSK32( 0, 1 )</td></tr>
<tr class="separator:aa1049b4b11bebf211da54231400460ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top"><a id="acbac8bae4f0808b3c3a5185aa10081fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSI</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top"><a id="afb563f217242d969f4355d0818fde705"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top"><a id="a87389cacb2eaf53730da13a2a33cd487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_PLL</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top"><a id="a15bf2269500dc97e137315f44aa015c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4362016526b417e5974bd90a0f7be1"><td class="memItemLeft" align="right" valign="top"><a id="aae4362016526b417e5974bd90a0f7be1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_MSK</b>&#160;&#160;&#160;BSP_MSK32( 2, 3 )</td></tr>
<tr class="separator:aae4362016526b417e5974bd90a0f7be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top"><a id="a6764639cf221e1ebc0b5448dcaed590a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSI</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top"><a id="ae09a0202f441c1a43e69c62331d50a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSE</b>&#160;&#160;&#160;BSP_FLD32( 1, 2, 3 )</td></tr>
<tr class="separator:ae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top"><a id="a2c67e2279804a83ef24438267d9d4a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_PLL</b>&#160;&#160;&#160;BSP_FLD32( 2, 2, 3 )</td></tr>
<tr class="separator:a2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top"><a id="afe10e66938644ee8054a2426ff23efea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:afe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756e35fb6b349d0d15059eb780ab388b"><td class="memItemLeft" align="right" valign="top"><a id="a756e35fb6b349d0d15059eb780ab388b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a756e35fb6b349d0d15059eb780ab388b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89ec0ada38f316ff288e7b2d2f699cd"><td class="memItemLeft" align="right" valign="top"><a id="ac89ec0ada38f316ff288e7b2d2f699cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_2</b>&#160;&#160;&#160;BSP_FLD32( 8, 4, 7 )</td></tr>
<tr class="separator:ac89ec0ada38f316ff288e7b2d2f699cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b19ad52ddc90eb72a0363e09a2834a7"><td class="memItemLeft" align="right" valign="top"><a id="a1b19ad52ddc90eb72a0363e09a2834a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 9, 4, 7 )</td></tr>
<tr class="separator:a1b19ad52ddc90eb72a0363e09a2834a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaea87e8954ac7518a182d049d918a7"><td class="memItemLeft" align="right" valign="top"><a id="a9aaea87e8954ac7518a182d049d918a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_8</b>&#160;&#160;&#160;BSP_FLD32( 10, 4, 7 )</td></tr>
<tr class="separator:a9aaea87e8954ac7518a182d049d918a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade403cd4323d64dca6f7b74ded4912e6"><td class="memItemLeft" align="right" valign="top"><a id="ade403cd4323d64dca6f7b74ded4912e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_16</b>&#160;&#160;&#160;BSP_FLD32( 11, 4, 7 )</td></tr>
<tr class="separator:ade403cd4323d64dca6f7b74ded4912e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5cc76b72159363e1e27bb4b7f24151"><td class="memItemLeft" align="right" valign="top"><a id="a4c5cc76b72159363e1e27bb4b7f24151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_64</b>&#160;&#160;&#160;BSP_FLD32( 12, 4, 7 )</td></tr>
<tr class="separator:a4c5cc76b72159363e1e27bb4b7f24151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b18af2fb85371ac20f2b5218c33a46"><td class="memItemLeft" align="right" valign="top"><a id="a09b18af2fb85371ac20f2b5218c33a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_128</b>&#160;&#160;&#160;BSP_FLD32( 13, 4, 7 )</td></tr>
<tr class="separator:a09b18af2fb85371ac20f2b5218c33a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb025739ff2799be1db029e163d377a"><td class="memItemLeft" align="right" valign="top"><a id="abfb025739ff2799be1db029e163d377a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_256</b>&#160;&#160;&#160;BSP_FLD32( 14, 4, 7 )</td></tr>
<tr class="separator:abfb025739ff2799be1db029e163d377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ec77be9acb14212986d6eef37d1588"><td class="memItemLeft" align="right" valign="top"><a id="a58ec77be9acb14212986d6eef37d1588"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_BY_512</b>&#160;&#160;&#160;BSP_FLD32( 15, 4, 7 )</td></tr>
<tr class="separator:a58ec77be9acb14212986d6eef37d1588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top"><a id="a50b2423a5fea74a47b9eb8ab51869412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7637f5c04e267918b11c75f99b4755c5"><td class="memItemLeft" align="right" valign="top"><a id="a7637f5c04e267918b11c75f99b4755c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_BY_1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7637f5c04e267918b11c75f99b4755c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd89ffe0573f51a2d9a70ae5d83f164"><td class="memItemLeft" align="right" valign="top"><a id="abdd89ffe0573f51a2d9a70ae5d83f164"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_BY_2</b>&#160;&#160;&#160;BSP_FLD32( 4, 10, 12 )</td></tr>
<tr class="separator:abdd89ffe0573f51a2d9a70ae5d83f164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62431f7e0cd6a66e4f1d096c6edb1564"><td class="memItemLeft" align="right" valign="top"><a id="a62431f7e0cd6a66e4f1d096c6edb1564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 5, 10, 12 )</td></tr>
<tr class="separator:a62431f7e0cd6a66e4f1d096c6edb1564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08630056b27a93a76f2b5068eb4abb4b"><td class="memItemLeft" align="right" valign="top"><a id="a08630056b27a93a76f2b5068eb4abb4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_BY_8</b>&#160;&#160;&#160;BSP_FLD32( 6, 10, 12 )</td></tr>
<tr class="separator:a08630056b27a93a76f2b5068eb4abb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c34a75f38199bbfba67e36791b20c9b"><td class="memItemLeft" align="right" valign="top"><a id="a2c34a75f38199bbfba67e36791b20c9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_BY_16</b>&#160;&#160;&#160;BSP_FLD32( 7, 10, 12 )</td></tr>
<tr class="separator:a2c34a75f38199bbfba67e36791b20c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top"><a id="ad61bd4f9f345ba41806813b0bfff1311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top"><a id="ad61bd4f9f345ba41806813b0bfff1311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2</b>&#160;&#160;&#160;BSP_MSK32( 13, 15 )</td></tr>
<tr class="separator:ad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ca2e2573d5f6087a109081ced1cb25"><td class="memItemLeft" align="right" valign="top"><a id="af4ca2e2573d5f6087a109081ced1cb25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_BY_1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4ca2e2573d5f6087a109081ced1cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6230eb3530afc6af8c6d5bfb36ad83b3"><td class="memItemLeft" align="right" valign="top"><a id="a6230eb3530afc6af8c6d5bfb36ad83b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_BY_2</b>&#160;&#160;&#160;BSP_FLD32( 4, 13, 15 )</td></tr>
<tr class="separator:a6230eb3530afc6af8c6d5bfb36ad83b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade73e3bd183bed566cf1f686be856204"><td class="memItemLeft" align="right" valign="top"><a id="ade73e3bd183bed566cf1f686be856204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 5, 13, 15 )</td></tr>
<tr class="separator:ade73e3bd183bed566cf1f686be856204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289a3dbb4a601aafbc54eaa8f388186c"><td class="memItemLeft" align="right" valign="top"><a id="a289a3dbb4a601aafbc54eaa8f388186c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_BY_8</b>&#160;&#160;&#160;BSP_FLD32( 6, 13, 15 )</td></tr>
<tr class="separator:a289a3dbb4a601aafbc54eaa8f388186c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc72a05b0d0946499fdcba3ab37aea3f"><td class="memItemLeft" align="right" valign="top"><a id="adc72a05b0d0946499fdcba3ab37aea3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_BY_16</b>&#160;&#160;&#160;BSP_FLD32( 7, 13, 15 )</td></tr>
<tr class="separator:adc72a05b0d0946499fdcba3ab37aea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52568eb040fc9c054081ea22253a35b"><td class="memItemLeft" align="right" valign="top"><a id="ad52568eb040fc9c054081ea22253a35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE</b>(val)&#160;&#160;&#160;BSP_FLD32( val, 16, 20 )</td></tr>
<tr class="separator:ad52568eb040fc9c054081ea22253a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615516780a84e66c7dc35c4fc8812cb6"><td class="memItemLeft" align="right" valign="top"><a id="a615516780a84e66c7dc35c4fc8812cb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_MSK</b>&#160;&#160;&#160;BSP_MSK32( 16, 20 )</td></tr>
<tr class="separator:a615516780a84e66c7dc35c4fc8812cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top"><a id="a26eb4a66eeff0ba17e9d2a06cf937ca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1</b>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4dcc5805a80d1b1e74a134196eafe1"><td class="memItemLeft" align="right" valign="top"><a id="acd4dcc5805a80d1b1e74a134196eafe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_MSK</b>&#160;&#160;&#160;BSP_MSK32( 21, 22 )</td></tr>
<tr class="separator:acd4dcc5805a80d1b1e74a134196eafe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab216bb8a9e2dca216c76fdc23ac90fcb"><td class="memItemLeft" align="right" valign="top"><a id="ab216bb8a9e2dca216c76fdc23ac90fcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_HSI</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab216bb8a9e2dca216c76fdc23ac90fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb4578eb95e1f37d83b110db84a0ca5"><td class="memItemLeft" align="right" valign="top"><a id="a4fb4578eb95e1f37d83b110db84a0ca5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_LSE</b>&#160;&#160;&#160;BSP_FLD32( 1, 21, 22 )</td></tr>
<tr class="separator:a4fb4578eb95e1f37d83b110db84a0ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2998fe6257bb4087fa7f676796f96784"><td class="memItemLeft" align="right" valign="top"><a id="a2998fe6257bb4087fa7f676796f96784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_HSE</b>&#160;&#160;&#160;BSP_FLD32( 2, 21, 22 )</td></tr>
<tr class="separator:a2998fe6257bb4087fa7f676796f96784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4385ef54ee7742f4422a85749f6bcb"><td class="memItemLeft" align="right" valign="top"><a id="a3a4385ef54ee7742f4422a85749f6bcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_PLL</b>&#160;&#160;&#160;BSP_FLD32( 3, 21, 22 )</td></tr>
<tr class="separator:a3a4385ef54ee7742f4422a85749f6bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top"><a id="a5d43413fd6b17bd988ccae9e34296412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_I2SSRC</b>&#160;&#160;&#160;BSP_BIT32( 23 )</td></tr>
<tr class="separator:a5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top"><a id="a23171ca70972a106109a6e0804385ec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a23171ca70972a106109a6e0804385ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7523e5c59109ca074d6f57d5abcea93"><td class="memItemLeft" align="right" valign="top"><a id="ac7523e5c59109ca074d6f57d5abcea93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_MSK</b>&#160;&#160;&#160;BSP_MSK32( 24, 26 )</td></tr>
<tr class="separator:ac7523e5c59109ca074d6f57d5abcea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1259066be12eaa4db9f97377816c9d71"><td class="memItemLeft" align="right" valign="top"><a id="a1259066be12eaa4db9f97377816c9d71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_BY_1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1259066be12eaa4db9f97377816c9d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821ce2966fdc1f94abfaaad0022591e3"><td class="memItemLeft" align="right" valign="top"><a id="a821ce2966fdc1f94abfaaad0022591e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_BY_2</b>&#160;&#160;&#160;BSP_FLD32( 4, 24, 26 )</td></tr>
<tr class="separator:a821ce2966fdc1f94abfaaad0022591e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54fc46b6a0677b05019a5d8a4ca6340"><td class="memItemLeft" align="right" valign="top"><a id="ad54fc46b6a0677b05019a5d8a4ca6340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_BY_3</b>&#160;&#160;&#160;BSP_FLD32( 5, 24, 26 )</td></tr>
<tr class="separator:ad54fc46b6a0677b05019a5d8a4ca6340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab746197814d4eaa25bdf37bc033f2064"><td class="memItemLeft" align="right" valign="top"><a id="ab746197814d4eaa25bdf37bc033f2064"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 6, 24, 26 )</td></tr>
<tr class="separator:ab746197814d4eaa25bdf37bc033f2064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d5038bbc5876c0576372ee0385d92d"><td class="memItemLeft" align="right" valign="top"><a id="a72d5038bbc5876c0576372ee0385d92d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_BY_5</b>&#160;&#160;&#160;BSP_FLD32( 7, 24, 26 )</td></tr>
<tr class="separator:a72d5038bbc5876c0576372ee0385d92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top"><a id="ae387252f29b6f98cc1fffc4fa0719b6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE</b>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ae387252f29b6f98cc1fffc4fa0719b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab646ee8be5e01c2675e652f4c516fd21"><td class="memItemLeft" align="right" valign="top"><a id="ab646ee8be5e01c2675e652f4c516fd21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_MSK</b>&#160;&#160;&#160;BSP_MSK32( 27, 29 )</td></tr>
<tr class="separator:ab646ee8be5e01c2675e652f4c516fd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08186ab35fbfad3dfc9cb9df820d9c89"><td class="memItemLeft" align="right" valign="top"><a id="a08186ab35fbfad3dfc9cb9df820d9c89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_BY_1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a08186ab35fbfad3dfc9cb9df820d9c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652e1338bb57a3760cdb85a1a3b0476b"><td class="memItemLeft" align="right" valign="top"><a id="a652e1338bb57a3760cdb85a1a3b0476b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_BY_2</b>&#160;&#160;&#160;BSP_FLD32( 4, 27, 29 )</td></tr>
<tr class="separator:a652e1338bb57a3760cdb85a1a3b0476b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79f950b6f178b31ea514c2eef69e736"><td class="memItemLeft" align="right" valign="top"><a id="ab79f950b6f178b31ea514c2eef69e736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_BY_3</b>&#160;&#160;&#160;BSP_FLD32( 5, 27, 29 )</td></tr>
<tr class="separator:ab79f950b6f178b31ea514c2eef69e736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e6bb405bf674cc8e86e5e1000ec1a8"><td class="memItemLeft" align="right" valign="top"><a id="a85e6bb405bf674cc8e86e5e1000ec1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_BY_4</b>&#160;&#160;&#160;BSP_FLD32( 6, 27, 29 )</td></tr>
<tr class="separator:a85e6bb405bf674cc8e86e5e1000ec1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab795ba3f38c62f2889ea7bb1aba1fe43"><td class="memItemLeft" align="right" valign="top"><a id="ab795ba3f38c62f2889ea7bb1aba1fe43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_BY_5</b>&#160;&#160;&#160;BSP_FLD32( 7, 27, 29 )</td></tr>
<tr class="separator:ab795ba3f38c62f2889ea7bb1aba1fe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top"><a id="a022248a1167714f4d847b89243dc5244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2</b>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a022248a1167714f4d847b89243dc5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a490a0104fdf08bafdf4ba7a4685fc"><td class="memItemLeft" align="right" valign="top"><a id="a04a490a0104fdf08bafdf4ba7a4685fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_MSK</b>&#160;&#160;&#160;BSP_MSK32( 30, 31 )</td></tr>
<tr class="separator:a04a490a0104fdf08bafdf4ba7a4685fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0810cce8891ec84020e58177b02173c2"><td class="memItemLeft" align="right" valign="top"><a id="a0810cce8891ec84020e58177b02173c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_SYSCLK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0810cce8891ec84020e58177b02173c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f8ee0f6c6e2ce8aa731d3fc86905aa"><td class="memItemLeft" align="right" valign="top"><a id="a23f8ee0f6c6e2ce8aa731d3fc86905aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_PLLI2S</b>&#160;&#160;&#160;BSP_FLD32( 1, 30, 31 )</td></tr>
<tr class="separator:a23f8ee0f6c6e2ce8aa731d3fc86905aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ead3695da7a6b86df2bed7be8b2be0"><td class="memItemLeft" align="right" valign="top"><a id="ae7ead3695da7a6b86df2bed7be8b2be0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_HSE</b>&#160;&#160;&#160;BSP_FLD32( 2, 30, 31 )</td></tr>
<tr class="separator:ae7ead3695da7a6b86df2bed7be8b2be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5087dd5798d489ab42b82542c2ff6b35"><td class="memItemLeft" align="right" valign="top"><a id="a5087dd5798d489ab42b82542c2ff6b35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_PLL</b>&#160;&#160;&#160;BSP_FLD32( 3, 30, 31 )</td></tr>
<tr class="separator:a5087dd5798d489ab42b82542c2ff6b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaeab68f17dc686a2f7dc72ab2b712e464"><td class="memItemLeft" align="right" valign="top">
typedef&#160;</td><td class="memItemRight" valign="bottom"><b>__attribute__</b></td></tr>
<tr class="separator:gaeab68f17dc686a2f7dc72ab2b712e464"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F4XXXX RCC support. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
