# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PR13_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/My_works/4_year/PLIS/PR13 {C:/My_works/4_year/PLIS/PR13/PR13.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:40 on Dec 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/My_works/4_year/PLIS/PR13" C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:02:40 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:01 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:03:01 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:01 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:03:01 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:03:10 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave sim:/tb1/*
quit -sim
# End time: 17:05:59 on Dec 16,2022, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:10 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:06:10 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:10 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:06:10 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:06:19 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave -position insertpoint  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
vsim work.tb1
# End time: 17:06:56 on Dec 16,2022, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim work.tb1 
# Start time: 17:06:56 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Failed (is synchronous)
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(102)
#    Time: 2105 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 102
quit -sim
# End time: 17:11:45 on Dec 16,2022, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:57 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:11:57 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:57 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:11:57 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:12:02 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(106)
#    Time: 2087 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 106
quit -sim
# End time: 17:15:16 on Dec 16,2022, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:44 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:16:44 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:44 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:16:45 on Dec 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:16:49 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Passed all
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(106)
#    Time: 2087 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 106
quit -sim
# End time: 17:27:07 on Dec 16,2022, Elapsed time: 0:10:18
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:18 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:27:18 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:18 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:27:18 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:27:25 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(106)
#    Time: 2087 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 106
quit -sim
# End time: 17:33:55 on Dec 16,2022, Elapsed time: 0:06:30
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:05 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 17:34:05 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:05 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 17:34:05 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 17:34:10 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(106)
#    Time: 2087 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 106
quit -sim
# End time: 19:34:40 on Dec 16,2022, Elapsed time: 2:00:30
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:46 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/PR13.v 
# -- Compiling module PR13
# 
# Top level modules:
# 	PR13
# End time: 19:34:46 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:46 on Dec 16,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR13/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 19:34:46 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 19:34:48 on Dec 16,2022
# Loading work.tb1
# Loading work.PR13
add wave  \
sim:/tb1/sr_out \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR13/tb1.v(106)
#    Time: 2087 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR13/tb1.v line 106
quit -sim
# End time: 19:35:51 on Dec 16,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
