# 2019-06-26T15:59+02:00
Ablector commit `bba057c788bb1fcc64a517b25a4f015c2fe3fa49`
First stage: mul(a,b), base cases and bit shifting
Second stage: uf relations (symmetry etc.)
Third stage: adding bits
#2019-07-05T11:45+02:00
Ablector commit `fa2056271c7ed3c173e7e6473f185ca596c8c46e`
First stage: mul(a,b), base cases and bit shifting
Second stage: uf relations (symmetry etc.)
Third stage: interval wise multiplication