

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Mar  5 05:20:13 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pipeline_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_TDL_fu_101  |fir_Pipeline_TDL  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |       22|       22|         2|          -|          -|    11|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      51|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      11|      79|    -|
|Memory           |        0|     -|      96|      12|    0|
|Multiplexer      |        -|     -|       -|     120|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     150|     262|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------+---------+----+----+----+-----+
    |           Instance          |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------+--------------------+---------+----+----+----+-----+
    |grp_fir_Pipeline_TDL_fu_101  |fir_Pipeline_TDL    |        0|   0|  11|  59|    0|
    |mul_11s_32s_32_1_1_U2        |mul_11s_32s_32_1_1  |        0|   2|   0|  20|    0|
    +-----------------------------+--------------------+---------+----+----+----+-----+
    |Total                        |                    |        0|   2|  11|  79|    0|
    +-----------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c_ROM_AUTO_1R  |        0|  32|   6|    0|    11|   32|     1|          352|
    |shift_reg_U      |shift_reg_RAM_AUTO_1R1W    |        0|  64|   6|    0|    11|   32|     1|          352|
    +-----------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                           |        0|  96|  12|    0|    22|   64|     2|          704|
    +-----------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_155_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln36_fu_138_p2  |         +|   0|  0|  12|           5|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  51|          37|          34|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_fu_52           |   9|          2|   32|         64|
    |ap_NS_fsm           |  31|          6|    1|          6|
    |i_1_fu_56           |   9|          2|    5|         10|
    |shift_reg_address0  |  20|          4|    4|         16|
    |shift_reg_ce0       |  14|          3|    1|          3|
    |shift_reg_ce1       |   9|          2|    1|          2|
    |shift_reg_d0        |  14|          3|   32|         96|
    |shift_reg_we0       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 120|         25|   77|        200|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_fu_52                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |grp_fir_Pipeline_TDL_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_56                                 |   5|   0|    5|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  43|   0|   43|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

