// Seed: 1068303561
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6
);
  xor primCall (id_3, id_0, id_6, id_8, id_5);
  wire id_8 = id_8;
  module_2 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_0,
      id_3,
      id_5,
      id_5,
      id_6,
      id_2
  );
  assign modCall_1.id_12 = 0;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_4,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  wire  id_4
    , id_16,
    input  wand  id_5,
    input  wire  id_6,
    input  tri0  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    input  uwire id_14
);
endmodule
