{"vcs1":{"timestamp_begin":1711537788.987161302, "rt":0.84, "ut":0.58, "st":0.10}}
{"vcselab":{"timestamp_begin":1711537789.893854942, "rt":1.18, "ut":0.39, "st":0.10}}
{"link":{"timestamp_begin":1711537791.125051908, "rt":0.24, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711537788.487737193}
{"VCS_COMP_START_TIME": 1711537788.487737193}
{"VCS_COMP_END_TIME": 1711537793.296879452}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330616}}
{"stitch_vcselab": {"peak_mem": 226168}}
