#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Wed Apr 19 21:13:38 2017
# Process ID: 4724
# Current directory: C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 285.563 ; gain = 113.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-638] synthesizing module 'clkDiv' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/clkDiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkDiv' (1#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/clkDiv.v:3]
INFO: [Synth 8-638] synthesizing module 'dataShow' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/dataShow.v:3]
INFO: [Synth 8-638] synthesizing module 'GPU' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/GPU.v:3]
INFO: [Synth 8-256] done synthesizing module 'GPU' (2#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/GPU.v:3]
INFO: [Synth 8-638] synthesizing module 'segMsg1' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg1.v:3]
INFO: [Synth 8-256] done synthesizing module 'segMsg1' (3#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg1.v:3]
INFO: [Synth 8-256] done synthesizing module 'dataShow' (4#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/dataShow.v:3]
INFO: [Synth 8-638] synthesizing module 'dataRead' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/dataRead.v:3]
INFO: [Synth 8-638] synthesizing module 'segMsg2' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg2.v:3]
WARNING: [Synth 8-567] referenced signal 'dataP' should be on the sensitivity list [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg2.v:45]
WARNING: [Synth 8-567] referenced signal 'decimalPoint' should be on the sensitivity list [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg2.v:45]
INFO: [Synth 8-256] done synthesizing module 'segMsg2' (5#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/segMsg2.v:3]
INFO: [Synth 8-256] done synthesizing module 'dataRead' (6#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/dataRead.v:3]
INFO: [Synth 8-638] synthesizing module 'catchPress' [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/catchPress.v:3]
INFO: [Synth 8-256] done synthesizing module 'catchPress' (7#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/catchPress.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 321.746 ; gain = 150.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 321.746 ; gain = 150.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/constrs_1/new/scroll.xdc]
Finished Parsing XDC File [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/constrs_1/new/scroll.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zjton/Documents/Tencent Files/2229418979/FileRecv/project_1/project_1.srcs/constrs_1/new/scroll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 601.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module segMsg1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module segMsg2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module dataRead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module catchPress 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port seg1[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 601.203 ; gain = 429.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 601.203 ; gain = 429.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 601.203 ; gain = 429.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    23|
|3     |LUT1   |    51|
|4     |LUT2   |    13|
|5     |LUT3   |    10|
|6     |LUT4   |    57|
|7     |LUT5   |    38|
|8     |LUT6   |    69|
|9     |MUXF7  |     4|
|10    |FDRE   |   145|
|11    |FDSE   |     2|
|12    |IBUF   |     6|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   448|
|2     |  c1     |catchPress   |     8|
|3     |  c2     |catchPress_0 |     8|
|4     |  c3     |catchPress_1 |     8|
|5     |  u1     |clkDiv       |    59|
|6     |  u2     |dataShow     |    93|
|7     |    u1   |GPU          |    68|
|8     |    u2   |segMsg1      |    25|
|9     |  u3     |dataRead     |   236|
|10    |    u    |segMsg2      |    30|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 601.203 ; gain = 113.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 601.203 ; gain = 429.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 601.203 ; gain = 396.535
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 601.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 21:14:19 2017...
