Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 19:09:31 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_pipeline_with_grayscale_timing_summary_routed.rpt -pb top_pipeline_with_grayscale_timing_summary_routed.pb -rpx top_pipeline_with_grayscale_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline_with_grayscale
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36364)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12101)
----------------------------
 There are 12101 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36364)
----------------------------------------------------
 There are 36364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                36371          inf        0.000                      0                36371           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         36371 Endpoints
Min Delay         36371 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[22]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.645ns  (logic 1.595ns (2.866%)  route 54.051ns (97.134%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.846    55.645    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  logger_inst/current_log_entry_reg[22]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[23]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.576ns  (logic 1.595ns (2.870%)  route 53.981ns (97.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.777    55.576    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  logger_inst/current_log_entry_reg[23]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[28]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.465ns  (logic 1.595ns (2.876%)  route 53.871ns (97.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.666    55.465    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X49Y22         FDRE                                         r  logger_inst/current_log_entry_reg[28]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[21]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.426ns  (logic 1.595ns (2.878%)  route 53.831ns (97.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.626    55.426    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  logger_inst/current_log_entry_reg[21]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[24]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.426ns  (logic 1.595ns (2.878%)  route 53.831ns (97.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.626    55.426    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  logger_inst/current_log_entry_reg[24]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[11]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.104ns  (logic 1.595ns (2.894%)  route 53.509ns (97.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        11.305    55.104    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  logger_inst/current_log_entry_reg[11]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[12]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.697ns  (logic 1.595ns (2.916%)  route 53.102ns (97.084%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        10.898    54.697    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X57Y29         FDRE                                         r  logger_inst/current_log_entry_reg[12]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[19]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.538ns  (logic 1.595ns (2.924%)  route 52.943ns (97.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        10.739    54.538    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  logger_inst/current_log_entry_reg[19]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[26]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.538ns  (logic 1.595ns (2.924%)  route 52.943ns (97.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        10.739    54.538    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  logger_inst/current_log_entry_reg[26]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/current_log_entry_reg[27]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.538ns  (logic 1.595ns (2.924%)  route 52.943ns (97.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=11694, routed)      42.204    43.675    logger_inst/rst_IBUF
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.124    43.799 r  logger_inst/current_log_entry[31]_i_1/O
                         net (fo=168, routed)        10.739    54.538    logger_inst/current_log_entry[31]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  logger_inst/current_log_entry_reg[27]_rep__4/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_reg[0]/C
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    fifo1/wr_ptr_gray[0]
    SLICE_X52Y7          FDCE                                         r  fifo1/wr_ptr_gray_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_reg[9]/C
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  fifo1/wr_ptr_gray_reg[9]/Q
                         net (fo=1, routed)           0.059     0.207    fifo1/wr_ptr_gray[9]
    SLICE_X51Y14         FDCE                                         r  fifo1/wr_ptr_gray_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logger_inst/current_log_entry_reg[24]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            logger_inst/log_memory_reg[327][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.141ns (62.700%)  route 0.084ns (37.300%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDRE                         0.000     0.000 r  logger_inst/current_log_entry_reg[24]_rep__3/C
    SLICE_X85Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  logger_inst/current_log_entry_reg[24]_rep__3/Q
                         net (fo=64, routed)          0.084     0.225    logger_inst/current_log_entry_reg[24]_rep__3_n_0
    SLICE_X84Y29         FDRE                                         r  logger_inst/log_memory_reg[327][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/b1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            assembler1/pixel_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDCE                         0.000     0.000 r  assembler1/b1_reg[5]/C
    SLICE_X52Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler1/b1_reg[5]/Q
                         net (fo=1, routed)           0.086     0.227    assembler1/pixel_out0_in[13]
    SLICE_X53Y9          FDCE                                         r  assembler1/pixel_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rl_agent_inst/rand_lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rl_agent_inst/rand_lfsr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDSE                         0.000     0.000 r  rl_agent_inst/rand_lfsr_reg[0]/C
    SLICE_X62Y13         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  rl_agent_inst/rand_lfsr_reg[0]/Q
                         net (fo=3, routed)           0.068     0.232    rl_agent_inst/rand_lfsr_reg_n_0_[0]
    SLICE_X62Y13         FDRE                                         r  rl_agent_inst/rand_lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rl_agent_inst/rand_lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rl_agent_inst/rand_lfsr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.148ns (62.932%)  route 0.087ns (37.068%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  rl_agent_inst/rand_lfsr_reg[1]/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rl_agent_inst/rand_lfsr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.235    rl_agent_inst/rand_lfsr_reg_n_0_[1]
    SLICE_X62Y13         FDSE                                         r  rl_agent_inst/rand_lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/b0_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            assembler1/pixel_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDCE                         0.000     0.000 r  assembler1/b0_reg[4]/C
    SLICE_X53Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler1/b0_reg[4]/Q
                         net (fo=1, routed)           0.097     0.238    assembler1/pixel_out0_in[20]
    SLICE_X50Y10         FDCE                                         r  assembler1/pixel_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logger_inst/current_log_entry_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            logger_inst/log_memory_reg[147][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.148ns (62.124%)  route 0.090ns (37.876%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE                         0.000     0.000 r  logger_inst/current_log_entry_reg[7]_rep__0/C
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  logger_inst/current_log_entry_reg[7]_rep__0/Q
                         net (fo=64, routed)          0.090     0.238    logger_inst/current_log_entry_reg[7]_rep__0_n_0
    SLICE_X63Y75         FDRE                                         r  logger_inst/log_memory_reg[147][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/pixel_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            splitter_inst/bram_wr_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE                         0.000     0.000 r  splitter_inst/pixel_reg_reg[13]/C
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  splitter_inst/pixel_reg_reg[13]/Q
                         net (fo=1, routed)           0.056     0.197    splitter_inst/pixel_reg_reg_n_0_[13]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.045     0.242 r  splitter_inst/bram_wr_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.242    splitter_inst/bram_wr_data[5]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  splitter_inst/bram_wr_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rl_agent_inst/prev_action_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rl_agent_inst/action_table_reg_384_447_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.404%)  route 0.105ns (42.596%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE                         0.000     0.000 r  rl_agent_inst/prev_action_reg[4]/C
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rl_agent_inst/prev_action_reg[4]/Q
                         net (fo=8, routed)           0.105     0.246    rl_agent_inst/action_table_reg_384_447_3_5/DIA
    SLICE_X62Y17         RAMD64E                                      r  rl_agent_inst/action_table_reg_384_447_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------





