// Seed: 3302133802
module module_0;
  assign module_1.id_7 = 0;
endmodule
module module_1;
  reg id_1;
  assign id_1 = id_1;
  wire id_2;
  reg  id_3;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  always id_1 <= 1;
  wire id_4, id_5;
  assign id_2 = id_5;
  id_6(
      .id_0(id_3), .id_1(id_3), .id_2(1)
  );
  tri1 id_7;
  assign id_7 = 1 - id_3;
  assign id_7 = (1);
  wire  id_8;
  uwire id_9 = id_9;
  initial id_9 = 1'd0;
endmodule
