// Seed: 2380472990
module module_0 (
    output wor id_0,
    output wand id_1
    , id_20,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_21,
    input wire id_12,
    output supply1 id_13,
    input tri id_14,
    input tri1 id_15,
    input tri id_16,
    input wor id_17,
    input wor id_18
);
  logic id_22, id_23;
  assign id_22[1] = id_12;
  wire id_24;
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 _id_5,
    input supply1 id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9
    , id_19,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input wor id_17
);
  assign id_14 = 1;
  parameter id_20 = 1;
  logic [-1 : id_5] id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_4,
      id_12,
      id_11,
      id_6,
      id_3,
      id_17,
      id_0,
      id_3,
      id_4,
      id_13,
      id_4,
      id_14,
      id_4,
      id_1,
      id_10,
      id_1,
      id_2
  );
  assign id_23 = -1'b0;
  wire id_31;
endmodule
