/* Generated by Yosys livehd+0.9+ */

module hier_tuple_nested_if5(op, b, a, \foo.a );
  wire [4:0] \_._tg_5 ;
  wire [4:0] \_._tg_7 ;
  wire [4:0] \_._tg_9 ;
  wire [3:0] ___g_0;
  wire [3:0] ___j_0;
  wire [4:0] ___m_0;
  wire [4:0] ___o_0;
  wire _t3_0;
  wire _t4_0;
  wire _t_0;
  input [1:0] a;
  input [1:0] b;
  output [4:0] \foo.a ;
  wire lg_0;
  wire [2:0] lg_1;
  wire [3:0] lg_10;
  wire [3:0] lg_12;
  wire [3:0] lg_13;
  wire [3:0] lg_15;
  wire [3:0] lg_17;
  wire [3:0] lg_19;
  wire [1:0] lg_2;
  wire [3:0] lg_20;
  wire [4:0] lg_22;
  wire [3:0] lg_24;
  wire [3:0] lg_25;
  wire [4:0] lg_27;
  wire [2:0] lg_3;
  wire [4:0] lg_30;
  wire [4:0] lg_32;
  wire [2:0] lg_4;
  wire [2:0] lg_5;
  wire [2:0] lg_6;
  wire [3:0] lg_7;
  input [1:0] op;
  assign _t3_0 = $signed(2'h1) == $signed(op);
  assign lg_15 = $signed({ 2'h0, b }) + $signed({ 2'h0, a });
  assign ___j_0 = $signed(2'h1) + $signed(lg_15);
  assign _t4_0 = $signed(2'h2) == $signed(op);
  assign ___m_0 = $signed(3'h2) + $signed(lg_22);
  assign lg_22 = $signed({ 2'h0, b }) + $signed({ 2'h0, a });
  assign ___o_0 = $signed(3'h3) + $signed(lg_22);
  assign \_._tg_5  = _t4_0 ? ___m_0 : ___o_0;
  assign \_._tg_7  = _t3_0 ? { ___j_0[3], ___j_0 } : \_._tg_5 ;
  assign \_._tg_9  = _t_0 ? { 1'h0, ___g_0 } : \_._tg_7 ;
  assign _t_0 = ! $signed({ 2'h0, op });
  assign ___g_0 = { 1'h0, b } + { 1'h0, a };
  assign lg_32 = { 1'h0, ___g_0 };
  assign lg_30 = { ___j_0[3], ___j_0 };
  assign lg_27 = lg_22;
  assign lg_25 = { 2'h0, a };
  assign lg_24 = { 2'h0, b };
  assign lg_20 = { 2'h0, a };
  assign lg_19 = { 2'h0, b };
  assign lg_17 = { 2'h0, op };
  assign lg_13 = { 2'h0, a };
  assign lg_12 = { 2'h0, b };
  assign lg_10 = { 2'h0, op };
  assign lg_7 = { 2'h0, op };
  assign lg_6 = { 1'h0, a };
  assign lg_5 = { 1'h0, op };
  assign lg_4 = { 1'h0, b };
  assign lg_3 = 3'h3;
  assign lg_2 = 2'h1;
  assign lg_1 = 3'h2;
  assign lg_0 = 1'h0;
  assign \foo.a  = \_._tg_9 ;
endmodule
