

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3'
================================================================
* Date:           Sat Nov 19 16:30:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_2_VITIS_LOOP_141_3  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 6 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_5"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [stddev-max-throughput/src/correlation.cpp:140]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%icmp_ln140 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [stddev-max-throughput/src/correlation.cpp:140]   --->   Operation 18 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%add_ln140 = add i12 %indvar_flatten_load, i12 1" [stddev-max-throughput/src/correlation.cpp:140]   --->   Operation 19 'add' 'add_ln140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.inc20, void %VITIS_LOOP_150_4.exitStub" [stddev-max-throughput/src/correlation.cpp:140]   --->   Operation 20 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_5_load = load i7 %j_5" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 21 'load' 'j_5_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5_load, i32 6" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%select_ln146 = select i1 %tmp, i7 0, i7 %j_5_load" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 24 'select' 'select_ln146' <Predicate = (!icmp_ln140)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln140_1 = add i7 %i_load, i7 1" [stddev-max-throughput/src/correlation.cpp:140]   --->   Operation 25 'add' 'add_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%select_ln146_1 = select i1 %tmp, i7 %add_ln140_1, i7 %i_load" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 26 'select' 'select_ln146_1' <Predicate = (!icmp_ln140)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln146, i32 1, i32 5" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 27 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i5 %lshr_ln7" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 28 'zext' 'zext_ln145' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 29 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_4_0_addr" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 30 'load' 'val1' <Predicate = (!icmp_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i7 %select_ln146_1" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 31 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln146, i5 %lshr_ln7" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 32 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i11 %add_ln" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 33 'zext' 'zext_ln146' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln146" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 34 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_2_0_addr" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 35 'load' 'val2' <Predicate = (!icmp_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 36 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%val1_4 = load i11 %reg_file_4_1_addr" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 37 'load' 'val1_4' <Predicate = (!icmp_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln146" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 38 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%val2_2 = load i11 %reg_file_2_1_addr" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 39 'load' 'val2_2' <Predicate = (!icmp_ln140)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln141 = add i7 %select_ln146, i7 2" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 40 'add' 'add_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln141 = store i12 %add_ln140, i12 %indvar_flatten" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 41 'store' 'store_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %select_ln146_1, i7 %i" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 42 'store' 'store_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %add_ln141, i7 %j_5" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 43 'store' 'store_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_4_0_addr" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 44 'load' 'val1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_2_0_addr" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 45 'load' 'val2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 46 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 46 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%val1_4 = load i11 %reg_file_4_1_addr" [stddev-max-throughput/src/correlation.cpp:145]   --->   Operation 47 'load' 'val1_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%val2_2 = load i11 %reg_file_2_1_addr" [stddev-max-throughput/src/correlation.cpp:146]   --->   Operation 48 'load' 'val2_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 49 [2/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_4, i16 %val2_2" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 49 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_140_2_VITIS_LOOP_141_3_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [stddev-max-throughput/src/correlation.cpp:144]   --->   Operation 52 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [stddev-max-throughput/src/correlation.cpp:132]   --->   Operation 53 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 54 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln147 = store i16 %add, i11 %reg_file_4_0_addr" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 55 'store' 'store_ln147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 56 [1/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_4, i16 %val2_2" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 56 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln147 = store i16 %add_1, i11 %reg_file_4_1_addr" [stddev-max-throughput/src/correlation.cpp:147]   --->   Operation 57 'store' 'store_ln147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc17" [stddev-max-throughput/src/correlation.cpp:141]   --->   Operation 58 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', stddev-max-throughput/src/correlation.cpp:146) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln140_1', stddev-max-throughput/src/correlation.cpp:140) [28]  (0.773 ns)
	'select' operation ('select_ln146_1', stddev-max-throughput/src/correlation.cpp:146) [29]  (0.36 ns)
	'getelementptr' operation ('reg_file_2_0_addr', stddev-max-throughput/src/correlation.cpp:146) [39]  (0 ns)
	'load' operation ('val2', stddev-max-throughput/src/correlation.cpp:146) on array 'reg_file_2_0' [40]  (1.24 ns)

 <State 2>: 7.14ns
The critical path consists of the following:
	'load' operation ('val1', stddev-max-throughput/src/correlation.cpp:145) on array 'reg_file_4_0' [35]  (1.24 ns)
	'hadd' operation ('add', stddev-max-throughput/src/correlation.cpp:147) [41]  (5.9 ns)

 <State 3>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add', stddev-max-throughput/src/correlation.cpp:147) [41]  (5.9 ns)
	'store' operation ('store_ln147', stddev-max-throughput/src/correlation.cpp:147) of variable 'add', stddev-max-throughput/src/correlation.cpp:147 on array 'reg_file_4_0' [42]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
