# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
Clock(R)->Clock(R)	0.958    */0.021         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.960    */0.023         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.957    */0.026         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D    1
Clock(R)->Clock(R)	0.962    */0.028         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.964    */0.033         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.955    */0.034         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D    1
Clock(R)->Clock(R)	0.957    */0.036         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.956    */0.041         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.957    */0.048         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.953    */0.050         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D    1
Clock(R)->Clock(R)	0.956    */0.056         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.960    */0.094         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D    1
Clock(R)->Clock(R)	0.954    */0.114         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.964    */0.118         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D    1
Clock(R)->Clock(R)	0.962    */0.120         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D    1
Clock(R)->Clock(R)	0.963    */0.128         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D    1
Clock(R)->Clock(R)	0.961    */0.139         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.960    */0.147         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.963    */0.151         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.963    */0.161         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.958    */0.167         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.962    */0.167         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.958    */0.168         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.962    */0.169         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.958    */0.170         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.961    */0.187         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.951    */0.190         */-0.065        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.964    */0.193         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D    1
Clock(R)->Clock(R)	0.958    */0.226         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.974    */0.234         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.955    */0.268         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.960    */0.271         */-0.074        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.960    */0.277         */-0.074        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.983    */0.281         */-0.075        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.955    */0.283         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.953    */0.288         */-0.058        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.949    */0.307         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.972    */0.311         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.972    */0.312         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.957    */0.313         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.952    */0.314         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.964    */0.315         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.980    */0.316         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.956    */0.317         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.947    */0.319         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.981    */0.324         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.971    */0.325         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.971    */0.336         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.954    */0.336         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.946    */0.340         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.979    */0.340         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.982    */0.346         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.961    */0.351         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.964    */0.354         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.965    */0.356         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.948    */0.359         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.981    */0.359         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.938    */0.361         */-0.052        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.945    */0.389         */-0.051        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.945    */0.391         */-0.050        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.945    */0.395         */-0.050        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.960    */0.408         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.954    */0.409         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.944    */0.414         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.953    */0.430         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.938    */0.436         */-0.046        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.941    */0.437         */-0.044        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.942    */0.440         */-0.045        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.967    */0.449         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.938    */0.476         */-0.044        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.935    */0.492         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.940    */0.492         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.938    */0.493         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.936    */0.494         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.936    */0.495         */-0.041        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.938    */0.513         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.933    */0.513         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.956    */0.522         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.934    */0.524         */-0.036        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.932    */0.546         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.932    */0.556         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.930    */0.567         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.928    */0.568         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.955    */0.618         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.946    */0.678         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.953    */0.742         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.937    */0.814         */-0.051        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.937    */0.825         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.949    */0.860         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.913    */0.974         */-0.019        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.960    */0.991         */-0.053        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.937    */0.995         */-0.051        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.961    */1.002         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.955    */1.008         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.907    */1.062         */-0.021        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.984    */1.067         */-0.077        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.974    */1.136         */-0.067        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.970    */1.166         */-0.064        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.955    */1.378         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.970    */1.497         */-0.063        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.965    */1.513         */-0.070        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.955    */1.524         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.949    */1.536         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.962    */1.558         */-0.067        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.971    */1.560         */-0.065        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.957    */1.568         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.961    */1.585         */-0.055        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.958    */1.586         */-0.063        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.959    */1.620         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	-0.300   1.763/*         0.500/*         DC_Out[6]    1
Clock(R)->Clock(R)	0.974    */1.768         */-0.068        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	-0.300   1.838/*         0.500/*         DC_Out[1]    1
Clock(R)->Clock(R)	0.948    */1.842         */-0.053        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	-0.300   */1.924         */0.500         DC_Out[3]    1
Clock(R)->Clock(R)	-0.300   1.957/*         0.500/*         DC_Out[0]    1
Clock(R)->Clock(R)	-0.300   2.105/*         0.500/*         DC_Out[4]    1
Clock(R)->Clock(R)	-0.300   2.150/*         0.500/*         DC_Out[10]    1
Clock(R)->Clock(R)	-0.300   2.161/*         0.500/*         DC_Out[5]    1
Clock(R)->Clock(R)	-0.300   2.250/*         0.500/*         Env_Out[12]    1
Clock(R)->Clock(R)	-0.300   */2.263         */0.500         DC_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.263         */0.500         DC_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.269         */0.500         DC_Out[7]    1
Clock(R)->Clock(R)	-0.300   2.337/*         0.500/*         Env_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.351         */0.500         Env_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.386/*         0.500/*         Env_Out[10]    1
Clock(R)->Clock(R)	-0.300   */2.426         */0.500         DC_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.448/*         0.500/*         DC_Out[12]    1
Clock(R)->Clock(R)	-0.300   2.737/*         0.500/*         Env_Out[7]    1
Clock(R)->Clock(R)	-0.300   2.750/*         0.500/*         Env_Out[6]    1
Clock(R)->Clock(R)	-0.300   */2.779         */0.500         Env_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.785         */0.500         DC_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.821         */0.500         Env_Out[3]    1
Clock(R)->Clock(R)	-0.300   */2.831         */0.500         Env_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.844         */0.500         Env_Out[1]    1
Clock(R)->Clock(R)	-0.300   3.016/*         0.500/*         Env_Out[5]    1
Clock(R)->Clock(R)	-0.300   */3.043         */0.500         Env_Out[4]    1
