C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab8/ram_true_dual_port.v {1 {vlog -work work -stats=none C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab8/ram_true_dual_port.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram_true_dual_port

Top level modules:
	ram_true_dual_port

} {} {}} C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab8/test_true_dual_port_tb.v {1 {vlog -work work -stats=none C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab8/test_true_dual_port_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test_true_dual_port_tb

Top level modules:
	test_true_dual_port_tb

} {} {}}
