#ChipScope Core Inserter Project File Version 3.0
#Mon May 17 09:23:29 CEST 2004
Project.device.designInputFile=f\:\\pt-hd_eval\\xilinx\\fpga\\fpga_debug\\fpga_debug.ngc
Project.device.designOutputFile=f\:\\pt-hd_eval\\xilinx\\fpga\\fpga_debug\\fpga_debug.ngc
Project.device.deviceFamily=5
Project.device.enableRPMs=true
Project.device.outputDirectory=f\:\\pt-hd_eval\\xilinx\\fpga\\fpga_debug\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=0
Project.icon.disableBUFGInsertion=false
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=pclk1560_BUFGP
Project.unit<0>.clockEdge=Falling
Project.unit<0>.dataChannel<0>=vihd_0_OBUF
Project.unit<0>.dataChannel<1>=video_1_IBUF
Project.unit<0>.dataChannel<2>=video_2_IBUF
Project.unit<0>.dataChannel<3>=video_3_IBUF
Project.unit<0>.dataChannel<4>=video_4_IBUF
Project.unit<0>.dataChannel<5>=video_5_IBUF
Project.unit<0>.dataChannel<6>=video_6_IBUF
Project.unit<0>.dataChannel<7>=video_7_IBUF
Project.unit<0>.dataChannel<8>=video_8_IBUF
Project.unit<0>.dataChannel<9>=video_9_IBUF
Project.unit<0>.dataDepth=256
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=10
Project.unit<0>.enableGaps=false
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=vihd_0_OBUF
Project.unit<0>.triggerChannel<0><1>=video_1_IBUF
Project.unit<0>.triggerChannel<0><2>=video_2_IBUF
Project.unit<0>.triggerChannel<0><3>=video_3_IBUF
Project.unit<0>.triggerChannel<0><4>=video_4_IBUF
Project.unit<0>.triggerChannel<0><5>=video_5_IBUF
Project.unit<0>.triggerChannel<0><6>=video_6_IBUF
Project.unit<0>.triggerChannel<0><7>=video_7_IBUF
Project.unit<0>.triggerChannel<0><8>=video_8_IBUF
Project.unit<0>.triggerChannel<0><9>=video_9_IBUF
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=3
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<0><1>=0
Project.unit<0>.triggerMatchCountWidth<0><2>=0
Project.unit<0>.triggerMatchType<0><0>=0
Project.unit<0>.triggerMatchType<0><1>=0
Project.unit<0>.triggerMatchType<0><2>=0
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=10
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
