{"vcs1":{"timestamp_begin":1677970412.574505687, "rt":0.48, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1677970413.108394285, "rt":0.59, "ut":0.24, "st":0.07}}
{"link":{"timestamp_begin":1677970413.750712068, "rt":0.20, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677970412.282983325}
{"VCS_COMP_START_TIME": 1677970412.282983325}
{"VCS_COMP_END_TIME": 1677970414.010162442}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238984}}
