// Seed: 3127129480
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6
);
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6
    , id_11,
    output tri1 id_7,
    input tri id_8,
    input wand id_9
);
  wire id_12;
  final begin
    if (id_9) assume (1);
    if (id_8)
      if (id_11) begin
        id_11 <= 1;
      end else begin
        assume #1  (id_11) $display;
      end
  end
  wire id_13;
  module_0(
      id_0, id_5, id_8, id_3, id_1, id_7, id_7
  );
  wire id_14;
endmodule
