@W: CS263 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v":10:23:10:23|Port-width mismatch for port r. Formal has width 1, Actual 32

