{
 "builder": {
  "_logger": "hdl_checker.builders.fallback", 
  "_version": "<undefined>", 
  "__class__": "Fallback", 
  "_work_folder": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/.hdl_checker", 
  "_added_libraries": [
   {
    "__class__": "VhdlIdentifier", 
    "name": "ieee", 
    "case_sensitive": false
   }, 
   {
    "__class__": "Identifier", 
    "name": "work", 
    "case_sensitive": false
   }, 
   {
    "__class__": "Identifier", 
    "name": "default_library", 
    "case_sensitive": false
   }
  ], 
  "_database": {
   "sources": [
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1239061
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.163907
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_inst.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823000.4946306
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         6, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         5, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0919054
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.163907
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_channel_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0919054
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         69, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         5, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         6, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         41, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Avalon_Data_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         88, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         42, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.2198853
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823228.9598794
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.9199014
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_channel_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Normalize_Signal", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         61, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_Driver", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         64, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1839075
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects_block", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         45, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         26, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_dut", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         84, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         25, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_reset_sync", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         81, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         42, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Avalon_Data_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         88, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         41, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.023835
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1239061
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.9239016
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.155907
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1319063
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         33, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         34, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1224122
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         12, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         11, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.023835
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.9199014
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9564307
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1119058
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.9239016
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1959078
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0518355
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "all", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "lpm", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         39, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         36, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1224122
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control3", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         135, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control6", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         144, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control5", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         141, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control4", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         138, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control2", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         132, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         126, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control1", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         129, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control7", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         147, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control5", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         141, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control3", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         135, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control6", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         144, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         126, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control7", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         147, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control4", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         138, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control1", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         129, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control2", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         132, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Min", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         57, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_MinMax", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         54, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         60, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Signal_Energy_Monitor", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         63, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1839075
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.163907
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0518355
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1799073
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_MinMax", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         54, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Min", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         57, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1959078
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.968431
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1519067
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         1, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         2, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         12, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         11, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1679072
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         34, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         33, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.023835
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.023835
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_bb.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823000.4946306
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.4318902
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1119058
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Right_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         72, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Left_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         69, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0919054
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         60, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Signal_Energy_Monitor", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         63, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0919054
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         37, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "all", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "lpm", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         40, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1224122
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9644308
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects_block", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         45, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         6, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         5, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "NUMERIC_STD", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         8, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "STD_LOGIC_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         7, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "altera_primitives_components", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "altera", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         12, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_unsigned", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         9, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823949.7367237
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         1, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         2, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1239061
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823229.9159014
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1959078
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0999055
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Left_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         69, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Right_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         72, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0119035
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0879052
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_inst.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823000.4946306
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1959078
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0879052
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1119058
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.1079059
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823228.8038757
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.0919054
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823227.0198348
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_Driver", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         64, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Normalize_Signal", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         61, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823252.9604309
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "dependencies": [], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588823230.2199082
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }
   ], 
   "inferred_libraries": [
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }
   ], 
   "__class__": "Database", 
   "design_units": [
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       64, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       227, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Normalize_Signal", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       145, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       119, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       65, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control2", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       56, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       47, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Normalize_Signal", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_13_1", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       263, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "AD1939_hps_audio_mini", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       36, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       181, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_cmd_mux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       50, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       110, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control7", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_avalon_st_adapter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       155, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_reset_controller", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       41, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Right_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control1", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       146, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "soc_system_rst_controller", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       73, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_channel_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_avalon_st_adapter_channel_adapter_0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       54, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Avalon_Data_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_router_002_default_decode", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_default_burst_converter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       29, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_acv_ldc", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Signal_Energy_Monitor", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       65, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       65, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altdq_dqs2_acv_connect_to_hard_phy_cyclonev", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       18, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       136, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_hps_fpga_interfaces", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       13, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_irq_mapper", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       30, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_generic_ddio", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "package", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane_pkg", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       14, 
       8
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       182, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       92, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_uncompressed_only", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       38, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Avalon_Data_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control3", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_acv_hard_addr_cmd_pads", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       218, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control5", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_jtag_uart_scfifo_w", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       77, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_rsp_demux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       136, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_router_002", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_adder", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       54, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_rsp_demux_001", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       82, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       17, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_reorder_memory", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       27, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       55, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_arbitrator", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       102, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_avalon", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       4, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control4", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects_block", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "soc_system", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_burstwrap_increment", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       39, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_bb.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       1, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_pll", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       24, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control5", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_cmd_mux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       50, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_address_alignment", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       25, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       55, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       173, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_wrap_burst_converter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       26, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       146, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "Parallel2Serial_32bits", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "soc_system_rst_controller_001", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_router_002", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_rsp_mux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       50, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "output", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       92, 
       24
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "Serial2Parallel_32bits", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       41, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       20, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       164, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Right_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_avalon_st_pipeline_stage", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_avalon_sc_fifo", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       20, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       92, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       110, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_cmd_demux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "DE10Nano_System", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       19, 
       8
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       128, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Left_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_clock_pair_generator", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       27, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_router", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_altdqdqs", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       145, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       137, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_reset_sync", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_channel_adapter_0.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_avalon_st_adapter_001_channel_adapter_0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       54, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_PLL_using_AD1939_MCLK", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       1, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       109, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       74, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       65, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       181, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Chart", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_arb_adder", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       227, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_reset", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       17, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control1", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control4", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_jtag_uart_sim_scfifo_r", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       163, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       101, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       118, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       119, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_mem_if_oct_cyclonev", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_acv_hard_memphy", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       20, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       56, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_irq_mapper_001", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       30, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       155, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       154, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       82, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       28, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_avalon", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       4, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_hps", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_jtag_uart_sim_scfifo_w", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       20, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_traffic_limiter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       48, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_reset_sync", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       172, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_subtractor", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       76, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_avalon_st_pipeline_base", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_avalon_st_adapter_001", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_jtag_uart", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       330, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "memory_pointer_controller", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       184, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_MinMax", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       46, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_std_synchronizer_nocut", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       43, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_hps_hps_io_border", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       13, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_SystemID", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       33, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       163, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_axi_master_ni", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       26, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       172, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       73, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control6", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_phy_csr", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       30, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_router", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_acv_hard_io_pads", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_onchip_memory", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       20, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       127, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_router_default_decode", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_avalon_st_adapter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       163, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_mem_if_hhp_qseq_synth_top", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       14, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "AD1939_hps_audio_mini", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       36, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_slave_translator", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       34, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       64, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       83, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_Driver", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_rsp_demux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       127, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "inputs", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       91, 
       24
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Min", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_cmd_demux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       42, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       74, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       91, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       128, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Signal_Energy_Monitor", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Left_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control7", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_mem_if_dll_cyclonev", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_hps_hps_io", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_slave_agent", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       33, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       137, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       164, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_MinMax", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       91, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_min", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       97, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       100, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_dut", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_jtag_uart_scfifo_r", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       242, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       109, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_avalon_st_handshake_clock_crosser", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       23, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Chart", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       47, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_incr_burst_converter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       27, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_mem_if_hard_memory_controller_top_cyclonev", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       17, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_adapter_new", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       24, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_Driver", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       173, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       118, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_reset_synchronizer", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       23, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_1_rsp_mux", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       50, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_avalon_st_adapter", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       8, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects_block", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "package", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane_pkg", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       14, 
       8
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control2", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Min", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_reset_sync", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control6", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_router_002_default_decode", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       154, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_avalon_st_clock_crosser", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       100, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "soc_system_mm_interconnect_0_router_default_decode", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control3", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "hps_sdram_p0_iss_probe", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       16, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "altera_merlin_burst_uncompressor", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       39, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       182, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       46, 
       31
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
      "__class__": "Path"
     }, 
     "__class__": "VerilogDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VerilogIdentifier", 
      "name": "instantiated", 
      "case_sensitive": true
     }, 
     "locations": [
      [
       101, 
       31
      ]
     ]
    }
   ]
  }, 
  "_builtin_libraries": []
 }, 
 "__version__": "0.6.13", 
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid26373.json", 
   "__class__": "Path"
  }, 
  1588824288.0409718, 
  "generated"
 ], 
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1239061
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.163907
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_inst.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823000.4946306
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        6, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        5, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0919054
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.163907
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_channel_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0919054
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        69, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        5, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        6, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        41, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Avalon_Data_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        88, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        42, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.2198853
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823228.9598794
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.9199014
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_channel_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Normalize_Signal", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        61, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_Driver", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        64, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1839075
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects_block", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        45, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        26, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_dut", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        84, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        25, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_reset_sync", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        81, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        42, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Avalon_Data_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        88, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        41, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.023835
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1239061
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.9239016
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.155907
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1319063
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        33, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        34, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1224122
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        12, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        11, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.023835
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.9199014
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9564307
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1119058
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.9239016
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1959078
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0518355
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "all", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "lpm", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        39, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        36, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1224122
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control3", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        135, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control6", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        144, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control5", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        141, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control4", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        138, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control2", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        132, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        126, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control1", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        129, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control7", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        147, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control5", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        141, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control3", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        135, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control6", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        144, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        126, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control7", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        147, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control4", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        138, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control1", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        129, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control2", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        132, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Min", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        57, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_MinMax", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        54, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        60, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Signal_Energy_Monitor", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        63, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1839075
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.163907
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0518355
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1799073
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_MinMax", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        54, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Min", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        57, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1959078
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.968431
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1519067
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        1, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        2, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        12, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        11, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1679072
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        34, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        33, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.023835
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.023835
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_bb.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823000.4946306
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.4318902
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1119058
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Right_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        72, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Left_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        69, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0919054
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        60, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Signal_Energy_Monitor", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        63, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0919054
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        37, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "all", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "lpm", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        40, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1224122
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9644308
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects_block", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        45, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        6, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        5, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "NUMERIC_STD", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        8, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "STD_LOGIC_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        7, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "altera_primitives_components", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "altera", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        12, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_unsigned", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        9, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823949.7367237
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        1, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        2, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1239061
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823229.9159014
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1959078
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0999055
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Left_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        69, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Right_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        72, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0119035
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0879052
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_inst.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823000.4946306
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1959078
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0879052
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1119058
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.1079059
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823228.8038757
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.0919054
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823227.0198348
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_Driver", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        64, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Normalize_Signal", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        61, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823252.9604309
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "dependencies": [], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588823230.2199082
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }
  ], 
  "inferred_libraries": [
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
    "__class__": "Path"
   }
  ], 
  "__class__": "Database", 
  "design_units": [
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      64, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      227, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Normalize_Signal", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      145, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      119, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      65, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control2", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      56, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      47, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Normalize_Signal", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_13_1", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      263, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/AD1939/Source_Files/AD1939_hps_audio_mini_v1.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "AD1939_hps_audio_mini", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      36, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      181, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_cmd_mux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      50, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      110, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control7", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_avalon_st_adapter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      155, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_reset_controller", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      41, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Right_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control1", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      146, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "soc_system_rst_controller", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      73, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_channel_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_avalon_st_adapter_channel_adapter_0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      54, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Avalon_Data_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_router_002_default_decode", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_default_burst_converter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      29, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_acv_ldc", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Signal_Energy_Monitor", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      65, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      65, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altdq_dqs2_acv_connect_to_hard_phy_cyclonev", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      18, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      136, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_hps_fpga_interfaces", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      13, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_irq_mapper", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      30, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_generic_ddio", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "package", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane_pkg", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      14, 
      8
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      182, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      92, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_uncompressed_only", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      38, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Avalon_Data_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control3", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_acv_hard_addr_cmd_pads", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      218, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control5", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_jtag_uart_scfifo_w", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      77, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_rsp_demux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      136, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_router_002", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_adder", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      54, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_rsp_demux_001", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      82, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      17, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_reorder_memory", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      27, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      55, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_arbitrator", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      102, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_avalon", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      4, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control4", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects_block", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "soc_system", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_burstwrap_increment", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      39, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/soc_system_bb.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      1, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_pll", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      24, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control5", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_cmd_mux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      50, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_address_alignment", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      25, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      55, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      173, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_wrap_burst_converter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      26, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      146, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/parallel2serial_32bits.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "Parallel2Serial_32bits", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "soc_system_rst_controller_001", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_router_002", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_rsp_mux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      50, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "output", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      92, 
      24
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/component_library/serdes/serial2parallel_32bits.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "Serial2Parallel_32bits", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      41, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      20, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      164, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Right_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_avalon_st_pipeline_stage", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_avalon_sc_fifo", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      20, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      92, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      110, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_cmd_demux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "DE10Nano_System", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      19, 
      8
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      128, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Left_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_clock_pair_generator", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      27, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_router", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_altdqdqs", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      145, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      137, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_reset_sync", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_channel_adapter_0.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_avalon_st_adapter_001_channel_adapter_0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      54, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_PLL_using_AD1939_MCLK", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      1, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      109, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      74, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      65, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      181, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Chart", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_arb_adder", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      227, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_reset", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      17, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control1", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control4", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_jtag_uart_sim_scfifo_r", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      163, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      101, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      118, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      119, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_mem_if_oct_cyclonev", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_acv_hard_memphy", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      20, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      56, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_irq_mapper_001", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      30, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      155, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      154, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      82, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      28, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_avalon", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      4, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_hps", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_jtag_uart_sim_scfifo_w", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      20, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_traffic_limiter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      48, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_reset_sync", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      172, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_subtractor", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      76, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_avalon_st_pipeline_base", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_avalon_st_adapter_001", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_jtag_uart", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      330, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "memory_pointer_controller", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      184, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_MinMax", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      46, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_std_synchronizer_nocut", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      43, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_hps_hps_io_border", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      13, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_SystemID", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      33, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      163, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_axi_master_ni", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      26, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      172, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      73, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control6", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_phy_csr", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      30, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_router", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_acv_hard_io_pads", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_onchip_memory", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      20, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      127, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_router_default_decode", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_avalon_st_adapter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      163, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_mem_if_hhp_qseq_synth_top", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      14, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "AD1939_hps_audio_mini", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      36, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_slave_translator", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      34, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      64, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      83, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_Driver", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_rsp_demux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      127, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "inputs", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      91, 
      24
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Min", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_cmd_demux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      42, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      74, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      91, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      128, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Signal_Energy_Monitor", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Left_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control7", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_mem_if_dll_cyclonev", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_hps_hps_io", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_slave_agent", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      33, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      137, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      164, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_MinMax", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      91, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_min", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      97, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      100, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_dut", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_jtag_uart_scfifo_r", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      242, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      109, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_avalon_st_handshake_clock_crosser", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      23, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Chart", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      47, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_incr_burst_converter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      27, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_mem_if_hard_memory_controller_top_cyclonev", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      17, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_adapter_new", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      24, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_Driver", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      173, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      118, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_reset_synchronizer", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      23, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_1_rsp_mux", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      50, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_avalon_st_adapter", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      8, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects_block", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "package", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane_pkg", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      14, 
      8
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control2", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Min", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_reset_sync", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control6", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_router_002_default_decode", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      154, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_avalon_st_clock_crosser", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      100, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "soc_system_mm_interconnect_0_router_default_decode", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control3", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "hps_sdram_p0_iss_probe", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      16, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "altera_merlin_burst_uncompressor", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      39, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      182, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      46, 
      31
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v", 
     "__class__": "Path"
    }, 
    "__class__": "VerilogDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VerilogIdentifier", 
     "name": "instantiated", 
     "case_sensitive": true
    }, 
    "locations": [
     [
      101, 
      31
     ]
    ]
   }
  ]
 }
}