{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589537947017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589537947017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 12:19:06 2020 " "Processing started: Fri May 15 12:19:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589537947017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589537947017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO --convert_bdf_to_vhdl=\"C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO --convert_bdf_to_vhdl=\"C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589537947017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589537947611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589537947611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589537947636 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR inst " "Port \"clk\" of type IR and instance \"inst\" is missing source signal" {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { { -968 -672 -560 -872 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1589537947645 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR IR_0 " "Port \"clk\" of type IR and instance \"IR_0\" is missing source signal" {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { { -824 -672 -560 -728 "IR_0" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1589537947645 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "IR VHDL " "Component \"IR\" is not instantiated in the \"VHDL\" design because none of its input ports or output ports are connected." {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { { -968 -672 -560 -872 "inst" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1589537947646 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "IR VHDL " "Component \"IR\" is not instantiated in the \"VHDL\" design because none of its input ports or output ports are connected." {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { { -824 -672 -560 -728 "IR_0" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1589537947647 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "mux2x16 VHDL " "Component \"mux2x16\" is not instantiated in the \"VHDL\" design because none of its input ports or output ports are connected." {  } { { "cpu.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/cpu.bdf" { { -1112 -680 -624 -1016 "mux_addr" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1589537947647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 5 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589537947670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 12:19:07 2020 " "Processing ended: Fri May 15 12:19:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589537947670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589537947670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589537947670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589537947670 ""}
