/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(celloutsig_0_4z & in_data[86]);
  assign celloutsig_0_0z = ~(in_data[51] | in_data[87]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[0] | in_data[36]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z[0] | celloutsig_1_7z);
  assign celloutsig_0_1z = ~(in_data[84] | in_data[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] | celloutsig_1_0z[4]) & celloutsig_1_0z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_6z) & (celloutsig_0_10z[9] | celloutsig_0_17z[2]));
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_5z[6:1];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_9z[11:10], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_3z[5:2] & celloutsig_1_3z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_11z } & { celloutsig_1_6z, celloutsig_1_16z, _00_ };
  assign celloutsig_0_28z = { celloutsig_0_2z[2], celloutsig_0_18z, celloutsig_0_22z } & { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_10z[9:2], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_21z } & { celloutsig_0_15z[7:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:2], celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[6], celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_9z[8:0], celloutsig_0_2z } / { 1'h1, in_data[50:38] };
  assign celloutsig_0_17z = celloutsig_0_15z[18:6] / { 1'h1, _01_, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[3], celloutsig_1_6z } <= { celloutsig_1_0z[5:2], celloutsig_1_16z };
  assign celloutsig_0_8z = { in_data[81:80], celloutsig_0_3z[4:1], celloutsig_0_3z[2] } <= in_data[82:76];
  assign celloutsig_0_7z = celloutsig_0_3z[4:2] && { in_data[87:86], celloutsig_0_5z };
  assign celloutsig_1_16z = ! { celloutsig_1_2z[8:3], celloutsig_1_1z };
  assign celloutsig_0_14z = in_data[79] & ~(celloutsig_0_1z);
  assign celloutsig_1_5z = { in_data[189], celloutsig_1_3z, celloutsig_1_16z } % { 1'h1, celloutsig_1_2z[6:0] };
  assign celloutsig_1_0z = in_data[152:147] % { 1'h1, in_data[164:160] };
  assign celloutsig_1_15z = & celloutsig_1_0z[5:2];
  assign celloutsig_0_27z = & { celloutsig_0_22z, celloutsig_0_17z[12:9] };
  assign celloutsig_1_7z = celloutsig_1_16z & in_data[145];
  assign celloutsig_0_23z = celloutsig_0_10z[8] & celloutsig_0_18z;
  assign celloutsig_0_5z = | celloutsig_0_3z[3:1];
  assign celloutsig_1_3z = in_data[165:160] << celloutsig_1_2z[8:3];
  assign celloutsig_0_2z = in_data[88:84] >> { in_data[33:30], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_10z[13:12], celloutsig_0_5z, celloutsig_0_9z, _01_ } <<< { celloutsig_0_9z[9:7], celloutsig_0_4z, celloutsig_0_3z[4:1], celloutsig_0_3z[2], celloutsig_0_3z[4:1], celloutsig_0_3z[2], celloutsig_0_4z, _01_ };
  assign celloutsig_1_2z = in_data[151:143] ~^ { celloutsig_1_0z[5:3], celloutsig_1_0z };
  assign celloutsig_0_9z = in_data[81:70] ~^ { in_data[52:44], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_22z = { in_data[47:46], celloutsig_0_6z, celloutsig_0_14z } ~^ _01_;
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_2z[4]));
  assign { celloutsig_0_3z[4:3], celloutsig_0_3z[1], celloutsig_0_3z[2] } = ~ { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[2];
  assign { out_data[128], out_data[106:96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
