Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Oct 21 09:19:46 2023
| Host         : edabknam running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file reports/pulpissimo-kc705.utilization.rpt
| Design       : xilinx_pulpissimo
| Device       : 7k325tffg900-2
| Design State : Routed
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                        Instance                                        |                       Module                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| xilinx_pulpissimo                                                                      |                                             (top) |      47997 |      47985 |       0 |   12 | 40325 |    144 |      0 |           12 |
|   (xilinx_pulpissimo)                                                                  |                                             (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   i_pulpissimo                                                                         |                                        pulpissimo |      47997 |      47985 |       0 |   12 | 40325 |    144 |      0 |           12 |
|     pad_frame_i                                                                        |                                         pad_frame |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data0                                                                |                             pad_functional_pd__20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data1                                                                |                             pad_functional_pd__21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data2                                                                |                             pad_functional_pd__22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data3                                                                |                             pad_functional_pd__23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data4                                                                |                             pad_functional_pd__24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data5                                                                |                             pad_functional_pd__25 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data6                                                                |                             pad_functional_pd__26 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_data7                                                                |                             pad_functional_pd__27 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_hsync                                                                |                             pad_functional_pd__19 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_pclk                                                                 |                             pad_functional_pd__18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_cam_vsync                                                                |                                 pad_functional_pd |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2c0_scl                                                                 |                              pad_functional_pu__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2c0_sda                                                                 |                              pad_functional_pu__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2s0_sck                                                                 |                             pad_functional_pd__17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2s0_sdi                                                                 |                             pad_functional_pd__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2s0_ws                                                                  |                             pad_functional_pd__15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_i2s1_sdi                                                                 |                             pad_functional_pd__14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_clk                                                                 |                              pad_functional_pd__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_cmd                                                                 |                              pad_functional_pd__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_data0                                                               |                              pad_functional_pd__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_data1                                                               |                              pad_functional_pd__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_data2                                                               |                              pad_functional_pd__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_sdio_data3                                                               |                              pad_functional_pd__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_csn0                                                                |                             pad_functional_pd__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_csn1                                                                |                             pad_functional_pd__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_sck                                                                 |                              pad_functional_pd__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_sdio0                                                               |                              pad_functional_pd__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_sdio1                                                               |                              pad_functional_pd__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_sdio2                                                               |                             pad_functional_pd__10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_spim_sdio3                                                               |                             pad_functional_pd__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_uart_rx                                                                  |                              pad_functional_pu__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       padinst_uart_tx                                                                  |                              pad_functional_pu__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     safe_domain_i                                                                      |                                       safe_domain |         84 |         84 |       0 |    0 |    16 |      0 |      0 |            0 |
|       i_slow_clk_gen                                                                   |                                 fpga_slow_clk_gen |          9 |          9 |       0 |    0 |    16 |      0 |      0 |            0 |
|         (i_slow_clk_gen)                                                               |                                 fpga_slow_clk_gen |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|         i_slow_clk_mngr                                                                |                              xilinx_slow_clk_mngr |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|           inst                                                                         | xilinx_slow_clk_mngr_xilinx_slow_clk_mngr_clk_wiz |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|       pad_control_i                                                                    |                                       pad_control |         75 |         75 |       0 |    0 |     0 |      0 |      0 |            0 |
|     soc_domain_i                                                                       |                                        soc_domain |      47913 |      47901 |       0 |   12 | 40309 |    144 |      0 |           12 |
|       pulp_soc_i                                                                       |                                          pulp_soc |      47913 |      47901 |       0 |   12 | 40309 |    144 |      0 |           12 |
|         (pulp_soc_i)                                                                   |                                          pulp_soc |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         apb2per_newdebug_i                                                             |                                           apb2per |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         axi_master_cdc_i                                                               |                                       axi_cdc_src |         53 |         53 |       0 |    0 |    64 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_dst_b                                                        |                 cdc_fifo_gray_dst__parameterized1 |         12 |         12 |       0 |    0 |    14 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_dst_b)                                                    |                 cdc_fifo_gray_dst__parameterized1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__117 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__118 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__119 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__120 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_b2g                                                                 |                                binary_to_gray__12 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__23 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_spill_register                                                           |                    spill_register__parameterized1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               spill_register_flushable_i                                               |          spill_register_flushable__parameterized1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__24 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_dst_r                                                        |                 cdc_fifo_gray_dst__parameterized2 |         12 |         12 |       0 |    0 |    14 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_dst_r)                                                    |                 cdc_fifo_gray_dst__parameterized2 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__109 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__110 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__111 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__112 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_b2g                                                                 |                                binary_to_gray__10 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__19 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_spill_register                                                           |                    spill_register__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               spill_register_flushable_i                                               |          spill_register_flushable__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__20 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_src_ar                                                       |                 cdc_fifo_gray_src__parameterized3 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_src_ar)                                                   |                 cdc_fifo_gray_src__parameterized3 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__113 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__114 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__115 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__116 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__21 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_b2g                                                                 |                                binary_to_gray__11 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__22 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_src_aw                                                       |                 cdc_fifo_gray_src__parameterized1 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_src_aw)                                                   |                 cdc_fifo_gray_src__parameterized1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__125 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__126 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__127 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__128 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__27 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_b2g                                                                 |                                binary_to_gray__14 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__28 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_src_w                                                        |                 cdc_fifo_gray_src__parameterized2 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_src_w)                                                    |                 cdc_fifo_gray_src__parameterized2 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__121 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__122 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__123 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__124 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__25 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_b2g                                                                 |                                binary_to_gray__13 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__26 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         axi_slave_cdc_i                                                                |                                       axi_cdc_dst |         54 |         54 |       0 |    0 |    66 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_dst_ar                                                       |                 cdc_fifo_gray_dst__parameterized0 |         11 |         11 |       0 |    0 |    14 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_dst_ar)                                                   |                 cdc_fifo_gray_dst__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__133 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__134 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__135 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__136 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_b2g                                                                 |                                binary_to_gray__16 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__31 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_spill_register                                                           |                    spill_register__parameterized0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               spill_register_flushable_i                                               |          spill_register_flushable__parameterized0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__32 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_dst_aw                                                       |                              cdc_fifo_gray_dst__1 |         12 |         12 |       0 |    0 |    14 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_dst_aw)                                                   |                              cdc_fifo_gray_dst__1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__147 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__146 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__145 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__144 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_b2g                                                                 |                                binary_to_gray__18 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__37 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_spill_register                                                           |                                 spill_register__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               spill_register_flushable_i                                               |                       spill_register_flushable__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__36 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_dst_w                                                        |                                 cdc_fifo_gray_dst |         11 |         11 |       0 |    0 |    14 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_dst_w)                                                    |                                 cdc_fifo_gray_dst |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__141 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__142 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__143 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                              sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_b2g                                                                 |                                    binary_to_gray |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__35 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_spill_register                                                           |                                    spill_register |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               spill_register_flushable_i                                               |                          spill_register_flushable |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                    gray_to_binary |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_src_b                                                        |                                 cdc_fifo_gray_src |         10 |         10 |       0 |    0 |    12 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_src_b)                                                    |                                 cdc_fifo_gray_src |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__137 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__138 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__139 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__140 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__33 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_b2g                                                                 |                                binary_to_gray__17 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__34 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_cdc_fifo_gray_src_r                                                        |                 cdc_fifo_gray_src__parameterized0 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |            0 |
|             (i_cdc_fifo_gray_src_r)                                                    |                 cdc_fifo_gray_src__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             gen_sync[0].i_sync                                                         |                                         sync__129 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[1].i_sync                                                         |                                         sync__130 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[2].i_sync                                                         |                                         sync__131 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_sync[3].i_sync                                                         |                                         sync__132 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_rptr_g2b                                                                 |                                gray_to_binary__29 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_b2g                                                                 |                                binary_to_gray__15 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_wptr_g2b                                                                 |                                gray_to_binary__30 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fc_subsystem_i                                                                 |                                      fc_subsystem |      12484 |      12484 |       0 |    0 |  3256 |      0 |      0 |            9 |
|           (fc_subsystem_i)                                                             |                                      fc_subsystem |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|           FC_CORE.FC_CORE_i                                                            |                                     cv32e40p_core |       7387 |       7387 |       0 |    0 |  2660 |      0 |      0 |            7 |
|             (FC_CORE.FC_CORE_i)                                                        |                                     cv32e40p_core |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|             cs_registers_i                                                             |                             cv32e40p_cs_registers |        871 |        871 |       0 |    0 |   484 |      0 |      0 |            0 |
|             ex_stage_i                                                                 |                                 cv32e40p_ex_stage |       2640 |       2640 |       0 |    0 |   132 |      0 |      0 |            7 |
|               (ex_stage_i)                                                             |                                 cv32e40p_ex_stage |        116 |        116 |       0 |    0 |     6 |      0 |      0 |            0 |
|               alu_i                                                                    |                                      cv32e40p_alu |       1633 |       1633 |       0 |    0 |   108 |      0 |      0 |            0 |
|                 (alu_i)                                                                |                                      cv32e40p_alu |       1354 |       1354 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 alu_div_i                                                              |                                  cv32e40p_alu_div |        215 |        215 |       0 |    0 |   108 |      0 |      0 |            0 |
|                 ff_one_i                                                               |                                   cv32e40p_ff_one |         23 |         23 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 popcnt_i                                                               |                                   cv32e40p_popcnt |         41 |         41 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_apu.apu_disp_i                                                       |                                 cv32e40p_apu_disp |         63 |         63 |       0 |    0 |    14 |      0 |      0 |            0 |
|               mult_i                                                                   |                                     cv32e40p_mult |        828 |        828 |       0 |    0 |     4 |      0 |      0 |            7 |
|             id_stage_i                                                                 |                                 cv32e40p_id_stage |       3047 |       3047 |       0 |    0 |  1713 |      0 |      0 |            0 |
|               (id_stage_i)                                                             |                                 cv32e40p_id_stage |        713 |        713 |       0 |    0 |   486 |      0 |      0 |            0 |
|               controller_i                                                             |                               cv32e40p_controller |        351 |        351 |       0 |    0 |    11 |      0 |      0 |            0 |
|               decoder_i                                                                |                                  cv32e40p_decoder |        355 |        355 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_hwloop_regs.hwloop_regs_i                                            |                              cv32e40p_hwloop_regs |        131 |        131 |       0 |    0 |   192 |      0 |      0 |            0 |
|               int_controller_i                                                         |                           cv32e40p_int_controller |         72 |         72 |       0 |    0 |    32 |      0 |      0 |            0 |
|               register_file_i                                                          |                            cv32e40p_register_file |       1425 |       1425 |       0 |    0 |   992 |      0 |      0 |            0 |
|             if_stage_i                                                                 |                                 cv32e40p_if_stage |        613 |        613 |       0 |    0 |   287 |      0 |      0 |            0 |
|               (if_stage_i)                                                             |                                 cv32e40p_if_stage |        173 |        173 |       0 |    0 |    66 |      0 |      0 |            0 |
|               aligner_i                                                                |                                  cv32e40p_aligner |        165 |        165 |       0 |    0 |    84 |      0 |      0 |            0 |
|               compressed_decoder_i                                                     |                       cv32e40p_compressed_decoder |        135 |        135 |       0 |    0 |     0 |      0 |      0 |            0 |
|               prefetch_buffer_i                                                        |                          cv32e40p_prefetch_buffer |        140 |        140 |       0 |    0 |   137 |      0 |      0 |            0 |
|                 (prefetch_buffer_i)                                                    |                          cv32e40p_prefetch_buffer |         16 |         16 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 fifo_i                                                                 |                                     cv32e40p_fifo |         24 |         24 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 instruction_obi_i                                                      |                            cv32e40p_obi_interface |         19 |         19 |       0 |    0 |    31 |      0 |      0 |            0 |
|                 prefetch_controller_i                                                  |                      cv32e40p_prefetch_controller |         81 |         81 |       0 |    0 |    38 |      0 |      0 |            0 |
|             load_store_unit_i                                                          |                          cv32e40p_load_store_unit |        199 |        199 |       0 |    0 |    41 |      0 |      0 |            0 |
|             sleep_unit_i                                                               |                               cv32e40p_sleep_unit |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (sleep_unit_i)                                                           |                               cv32e40p_sleep_unit |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|               core_clock_gate_i                                                        |                               cv32e40p_clock_gate |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_pulp_clock_gating                                                    |                             pulp_clock_gating__74 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           fc_eu_i                                                                      |                               apb_interrupt_cntrl |        376 |        376 |       0 |    0 |   142 |      0 |      0 |            0 |
|             (fc_eu_i)                                                                  |                               apb_interrupt_cntrl |        335 |        335 |       0 |    0 |   104 |      0 |      0 |            0 |
|             i_event_fifo                                                               |                                      generic_fifo |         41 |         41 |       0 |    0 |    38 |      0 |      0 |            0 |
|           fp_wrapper_i                                                                 |                               cv32e40p_fp_wrapper |       4685 |       4685 |       0 |    0 |   452 |      0 |      0 |            2 |
|             i_fpnew_bulk                                                               |                                         fpnew_top |       4685 |       4685 |       0 |    0 |   452 |      0 |      0 |            2 |
|               (i_fpnew_bulk)                                                           |                                         fpnew_top |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_operation_groups[0].i_opgroup_block                                  |                               fpnew_opgroup_block |       1252 |       1252 |       0 |    0 |    40 |      0 |      0 |            2 |
|                 (gen_operation_groups[0].i_opgroup_block)                              |                               fpnew_opgroup_block |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_merged_slice.i_multifmt_slice                                      |                      fpnew_opgroup_multifmt_slice |       1232 |       1232 |       0 |    0 |    40 |      0 |      0 |            2 |
|                   (gen_merged_slice.i_multifmt_slice)                                  |                      fpnew_opgroup_multifmt_slice |         34 |         34 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi         |                                   fpnew_fma_multi |       1198 |       1198 |       0 |    0 |    40 |      0 |      0 |            2 |
|                     (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi)     |                                   fpnew_fma_multi |       1103 |       1103 |       0 |    0 |    40 |      0 |      0 |            2 |
|                     fmt_init_inputs[0].active_format.i_fpnew_classifier                |                                  fpnew_classifier |         42 |         42 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_fpnew_rounding                                                   |                                    fpnew_rounding |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_lzc                                                              |                                               lzc |         41 |         41 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_arbiter                                                              |                                       rr_arb_tree |         19 |         19 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_operation_groups[1].i_opgroup_block                                  |               fpnew_opgroup_block__parameterized0 |       2327 |       2327 |       0 |    0 |   410 |      0 |      0 |            0 |
|                 (gen_operation_groups[1].i_opgroup_block)                              |               fpnew_opgroup_block__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_merged_slice.i_multifmt_slice                                      |      fpnew_opgroup_multifmt_slice__parameterized0 |       2307 |       2307 |       0 |    0 |   410 |      0 |      0 |            0 |
|                   (gen_merged_slice.i_multifmt_slice)                                  |      fpnew_opgroup_multifmt_slice__parameterized0 |         35 |         35 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi     |                               fpnew_divsqrt_multi |       2272 |       2272 |       0 |    0 |   410 |      0 |      0 |            0 |
|                     (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi) |                               fpnew_divsqrt_multi |         54 |         54 |       0 |    0 |   124 |      0 |      0 |            0 |
|                     i_divsqrt_lei                                                      |                                  div_sqrt_top_mvp |       2218 |       2218 |       0 |    0 |   286 |      0 |      0 |            0 |
|                       fpu_norm_U0                                                      |                                 norm_div_sqrt_mvp |        677 |        677 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       nrbd_nrsc_U0                                                     |                                     nrbd_nrsc_mvp |        920 |        920 |       0 |    0 |   148 |      0 |      0 |            0 |
|                         control_U0                                                     |                                       control_mvp |        920 |        920 |       0 |    0 |   148 |      0 |      0 |            0 |
|                           (control_U0)                                                 |                                       control_mvp |        743 |        743 |       0 |    0 |   148 |      0 |      0 |            0 |
|                           genblk4[0].iteration_div_sqrt                                |                         iteration_div_sqrt_mvp__1 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           genblk4[1].iteration_div_sqrt                                |                         iteration_div_sqrt_mvp__2 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           genblk4[2].iteration_div_sqrt                                |                            iteration_div_sqrt_mvp |         59 |         59 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       preprocess_U0                                                    |                                    preprocess_mvp |        621 |        621 |       0 |    0 |   138 |      0 |      0 |            0 |
|                         (preprocess_U0)                                                |                                    preprocess_mvp |        539 |        539 |       0 |    0 |   138 |      0 |      0 |            0 |
|                         LOD_Ua                                                         |                            lzc__parameterized1__1 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         LOD_Ub                                                         |                               lzc__parameterized1 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_arbiter                                                              |                                    rr_arb_tree__3 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_operation_groups[2].i_opgroup_block                                  |               fpnew_opgroup_block__parameterized1 |        164 |        164 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 (gen_operation_groups[2].i_opgroup_block)                              |               fpnew_opgroup_block__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_parallel_slices[0].active_format.i_fmt_slice                       |                           fpnew_opgroup_fmt_slice |        145 |        145 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   (gen_parallel_slices[0].active_format.i_fmt_slice)                   |                           fpnew_opgroup_fmt_slice |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                                     fpnew_noncomp |        123 |        123 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     (gen_num_lanes[0].active_lane.lane_instance.i_noncomp)             |                                     fpnew_noncomp |         96 |         96 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_class_a                                                          |                  fpnew_classifier__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_arbiter                                                              |                                    rr_arb_tree__2 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_operation_groups[3].i_opgroup_block                                  |               fpnew_opgroup_block__parameterized2 |        852 |        852 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 (gen_operation_groups[3].i_opgroup_block)                              |               fpnew_opgroup_block__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_merged_slice.i_multifmt_slice                                      |      fpnew_opgroup_multifmt_slice__parameterized1 |        832 |        832 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   (gen_merged_slice.i_multifmt_slice)                                  |      fpnew_opgroup_multifmt_slice__parameterized1 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi        |                                  fpnew_cast_multi |        780 |        780 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi)    |                                  fpnew_cast_multi |        740 |        740 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     fmt_init_inputs[0].active_format.i_fpnew_classifier                |                  fpnew_classifier__parameterized1 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_fpnew_rounding                                                   |                    fpnew_rounding__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_lzc                                                              |                               lzc__parameterized2 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_arbiter                                                              |                                    rr_arb_tree__1 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_arbiter                                                                |                       rr_arb_tree__parameterized0 |         86 |         86 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 (i_arbiter)                                                            |                       rr_arb_tree__parameterized0 |         84 |         84 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                               lzc__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                            lzc__parameterized3__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_obi_pulp_adapter_data                                                      |                                  obi_pulp_adapter |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           i_obi_pulp_adapter_instr                                                     |                               obi_pulp_adapter__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         i_clk_rst_gen                                                                  |                                   soc_clk_rst_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_fpga_clk_gen                                                               |                                      fpga_clk_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|             (i_fpga_clk_gen)                                                           |                                      fpga_clk_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_clk_manager                                                              |                                   xilinx_clk_mngr |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               inst                                                                     |           xilinx_clk_mngr_xilinx_clk_mngr_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         i_dm_top                                                                       |                                            dm_top |       4212 |       4212 |       0 |    0 |  1740 |      0 |      0 |            0 |
|           i_dm_csrs                                                                    |                                           dm_csrs |       1950 |       1950 |       0 |    0 |  1662 |      0 |      0 |            0 |
|             (i_dm_csrs)                                                                |                                           dm_csrs |       1928 |       1928 |       0 |    0 |  1594 |      0 |      0 |            0 |
|             i_fifo                                                                     |                           fifo_v2__parameterized6 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|               i_fifo_v3                                                                |                          fifo_v3__parameterized15 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|           i_dm_mem                                                                     |                                            dm_mem |       2166 |       2166 |       0 |    0 |    75 |      0 |      0 |            0 |
|             (i_dm_mem)                                                                 |                                            dm_mem |       2139 |       2139 |       0 |    0 |    70 |      0 |      0 |            0 |
|             gen_rom_snd_scratch.i_debug_rom                                            |                                         debug_rom |         27 |         27 |       0 |    0 |     5 |      0 |      0 |            0 |
|           i_dm_sba                                                                     |                                            dm_sba |         96 |         96 |       0 |    0 |     3 |      0 |      0 |            0 |
|         i_dmi_jtag                                                                     |                                          dmi_jtag |        432 |        432 |       0 |    0 |   426 |      0 |      0 |            0 |
|           (i_dmi_jtag)                                                                 |                                          dmi_jtag |        114 |        114 |       0 |    0 |   116 |      0 |      0 |            0 |
|           i_dmi_cdc                                                                    |                                           dmi_cdc |        274 |        274 |       0 |    0 |   250 |      0 |      0 |            0 |
|             (i_dmi_cdc)                                                                |                                           dmi_cdc |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_cdc_req                                                                  |                              cdc_2phase_clearable |        145 |        145 |       0 |    0 |   131 |      0 |      0 |            0 |
|               (i_cdc_req)                                                              |                              cdc_2phase_clearable |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|               i_cdc_reset_ctrlr                                                        |                                   cdc_reset_ctrlr |         51 |         51 |       0 |    0 |    36 |      0 |      0 |            0 |
|                 i_cdc_reset_ctrlr_half_a                                               |                           cdc_reset_ctrlr_half__1 |         26 |         26 |       0 |    0 |    18 |      0 |      0 |            0 |
|                   (i_cdc_reset_ctrlr_half_a)                                           |                           cdc_reset_ctrlr_half__1 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   i_state_transition_cdc_dst                                           |                                 cdc_4phase_dst__1 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_dst)                                       |                                 cdc_4phase_dst__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_state_transition_cdc_src                                           |                                 cdc_4phase_src__1 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_src)                                       |                                 cdc_4phase_src__1 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_cdc_reset_ctrlr_half_b                                               |                              cdc_reset_ctrlr_half |         25 |         25 |       0 |    0 |    18 |      0 |      0 |            0 |
|                   (i_cdc_reset_ctrlr_half_b)                                           |                              cdc_reset_ctrlr_half |         11 |         11 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   i_state_transition_cdc_dst                                           |                                    cdc_4phase_dst |          6 |          6 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_dst)                                       |                                    cdc_4phase_dst |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_state_transition_cdc_src                                           |                                    cdc_4phase_src |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_src)                                       |                                    cdc_4phase_src |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     i_sync                                                             |                              sync__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_dst                                                                    |                          cdc_2phase_dst_clearable |         45 |         45 |       0 |    0 |    46 |      0 |      0 |            0 |
|                 (i_dst)                                                                |                          cdc_2phase_dst_clearable |         44 |         44 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 i_sync                                                                 |                           sync__parameterized0__3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_src                                                                    |                          cdc_2phase_src_clearable |         45 |         45 |       0 |    0 |    45 |      0 |      0 |            0 |
|                 (i_src)                                                                |                          cdc_2phase_src_clearable |         44 |         44 |       0 |    0 |    42 |      0 |      0 |            0 |
|                 i_sync                                                                 |                              sync__parameterized0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|             i_cdc_resp                                                                 |              cdc_2phase_clearable__parameterized0 |        127 |        127 |       0 |    0 |   117 |      0 |      0 |            0 |
|               (i_cdc_resp)                                                             |              cdc_2phase_clearable__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|               i_cdc_reset_ctrlr                                                        |                                cdc_reset_ctrlr__1 |         49 |         49 |       0 |    0 |    36 |      0 |      0 |            0 |
|                 i_cdc_reset_ctrlr_half_a                                               |                           cdc_reset_ctrlr_half__3 |         24 |         24 |       0 |    0 |    18 |      0 |      0 |            0 |
|                   (i_cdc_reset_ctrlr_half_a)                                           |                           cdc_reset_ctrlr_half__3 |         11 |         11 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   i_state_transition_cdc_dst                                           |                                 cdc_4phase_dst__3 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_dst)                                       |                                 cdc_4phase_dst__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_state_transition_cdc_src                                           |                                 cdc_4phase_src__3 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_src)                                       |                                 cdc_4phase_src__3 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_cdc_reset_ctrlr_half_b                                               |                           cdc_reset_ctrlr_half__2 |         25 |         25 |       0 |    0 |    18 |      0 |      0 |            0 |
|                   (i_cdc_reset_ctrlr_half_b)                                           |                           cdc_reset_ctrlr_half__2 |         11 |         11 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   i_state_transition_cdc_dst                                           |                                 cdc_4phase_dst__2 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_dst)                                       |                                 cdc_4phase_dst__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_state_transition_cdc_src                                           |                                 cdc_4phase_src__2 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (i_state_transition_cdc_src)                                       |                                 cdc_4phase_src__2 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     i_sync                                                             |                           sync__parameterized1__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_dst                                                                    |          cdc_2phase_dst_clearable__parameterized0 |         37 |         37 |       0 |    0 |    39 |      0 |      0 |            0 |
|                 (i_dst)                                                                |          cdc_2phase_dst_clearable__parameterized0 |         36 |         36 |       0 |    0 |    36 |      0 |      0 |            0 |
|                 i_sync                                                                 |                           sync__parameterized0__1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_src                                                                    |          cdc_2phase_src_clearable__parameterized0 |         38 |         38 |       0 |    0 |    38 |      0 |      0 |            0 |
|                 (i_src)                                                                |          cdc_2phase_src_clearable__parameterized0 |         37 |         37 |       0 |    0 |    35 |      0 |      0 |            0 |
|                 i_sync                                                                 |                           sync__parameterized0__2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           i_dmi_jtag_tap                                                               |                                      dmi_jtag_tap |         44 |         44 |       0 |    0 |    60 |      0 |      0 |            0 |
|             (i_dmi_jtag_tap)                                                           |                                      dmi_jtag_tap |         43 |         43 |       0 |    0 |    60 |      0 |      0 |            0 |
|             i_dft_tck_mux                                                              |                                   pulp_clock_mux2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_tc_clk_mux2                                                            |                                       tc_clk_mux2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_tck_inv                                                                  |                            cluster_clock_inverter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_tc_clk_inverter                                                        |                                   tc_clk_inverter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         i_event_cdc_src                                                                |                 cdc_fifo_gray_src__parameterized8 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |            0 |
|           (i_event_cdc_src)                                                            |                 cdc_fifo_gray_src__parameterized8 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|           gen_sync[0].i_sync                                                           |                                         sync__105 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           gen_sync[1].i_sync                                                           |                                         sync__106 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           gen_sync[2].i_sync                                                           |                                         sync__107 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           gen_sync[3].i_sync                                                           |                                         sync__108 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           i_rptr_g2b                                                                   |                                gray_to_binary__17 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_wptr_b2g                                                                   |                                 binary_to_gray__9 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_wptr_g2b                                                                   |                                gray_to_binary__18 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         i_lint_jtag                                                                    |                                    lint_jtag_wrap |        295 |        295 |       0 |    0 |   330 |      0 |      0 |            0 |
|           dbg_module_i                                                                 |                                 adbg_lintonly_top |        295 |        295 |       0 |    0 |   330 |      0 |      0 |            0 |
|             (dbg_module_i)                                                             |                                 adbg_lintonly_top |          5 |          5 |       0 |    0 |    58 |      0 |      0 |            0 |
|             i_dbg_lint                                                                 |                                  adbg_lint_module |        290 |        290 |       0 |    0 |   272 |      0 |      0 |            0 |
|               (i_dbg_lint)                                                             |                                  adbg_lint_module |        185 |        185 |       0 |    0 |   128 |      0 |      0 |            0 |
|               lint_biu_i                                                               |                                     adbg_lint_biu |         82 |         82 |       0 |    0 |   112 |      0 |      0 |            0 |
|               lint_crc_i                                                               |                                        adbg_crc32 |         24 |         24 |       0 |    0 |    32 |      0 |      0 |            0 |
|         i_soc_interconnect_wrap                                                        |                             soc_interconnect_wrap |       5075 |       5075 |       0 |    0 |  1042 |      0 |      0 |            0 |
|           (i_soc_interconnect_wrap)                                                    |                             soc_interconnect_wrap |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_axi64_to_lint32                                                            |                               axi64_2_lint32_wrap |        144 |        144 |       0 |    0 |    49 |      0 |      0 |            0 |
|             axi64_2_lint32_i                                                           |                                    axi64_2_lint32 |        144 |        144 |       0 |    0 |    49 |      0 |      0 |            0 |
|               Slave_ar_buffer                                                          |                                     axi_ar_buffer |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_axi_single_slice                                                     |                               axi_single_slice__1 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_axi_single_slice)                                                 |                               axi_single_slice__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                                           fifo__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     impl                                                               |                                        fifo_v2__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       i_fifo_v3                                                        |                                        fifo_v3__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               Slave_aw_buffer                                                          |                                     axi_aw_buffer |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_axi_single_slice                                                     |                                  axi_single_slice |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_axi_single_slice)                                                 |                                  axi_single_slice |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                                              fifo |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     impl                                                               |                                           fifo_v2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       i_fifo_v3                                                        |                                           fifo_v3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               Slave_b_buffer                                                           |                                      axi_b_buffer |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_axi_single_slice                                                     |                  axi_single_slice__parameterized2 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_axi_single_slice)                                                 |                  axi_single_slice__parameterized2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                              fifo__parameterized1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     impl                                                               |                           fifo_v2__parameterized1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       i_fifo_v3                                                        |                           fifo_v3__parameterized1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               Slave_r_buffer                                                           |                                      axi_r_buffer |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_axi_single_slice                                                     |                  axi_single_slice__parameterized1 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_axi_single_slice)                                                 |                  axi_single_slice__parameterized1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                           fifo__parameterized0__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     impl                                                               |                        fifo_v2__parameterized0__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       i_fifo_v3                                                        |                        fifo_v3__parameterized0__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               Slave_w_buffer                                                           |                                      axi_w_buffer |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_axi_single_slice                                                     |                  axi_single_slice__parameterized0 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_axi_single_slice)                                                 |                  axi_single_slice__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                              fifo__parameterized0 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     impl                                                               |                           fifo_v2__parameterized0 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       i_fifo_v3                                                        |                           fifo_v3__parameterized0 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_axi_read_ctrl                                                          |                                     axi_read_ctrl |         30 |         30 |       0 |    0 |    12 |      0 |      0 |            0 |
|               i_axi_write_ctrl                                                         |                                    axi_write_ctrl |         32 |         32 |       0 |    0 |    12 |      0 |      0 |            0 |
|               parallel_lint_read                                                       |                                      lint64_to_32 |         25 |         25 |       0 |    0 |     5 |      0 |      0 |            0 |
|               parallel_lint_write                                                      |                                   lint64_to_32__1 |         23 |         23 |       0 |    0 |     5 |      0 |      0 |            0 |
|           i_axi_lite_to_apb                                                            |                              axi_lite_to_apb_intf |        265 |        265 |       0 |    0 |   110 |      0 |      0 |            0 |
|             i_axi_lite_to_apb                                                          |                                   axi_lite_to_apb |        265 |        265 |       0 |    0 |   110 |      0 |      0 |            0 |
|               (i_axi_lite_to_apb)                                                      |                                   axi_lite_to_apb |         89 |         89 |       0 |    0 |     1 |      0 |      0 |            0 |
|               gen_req_ft_reg.i_req_ft_reg                                              |                             fall_through_register |         71 |         71 |       0 |    0 |    67 |      0 |      0 |            0 |
|                 (gen_req_ft_reg.i_req_ft_reg)                                          |                             fall_through_register |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                           fifo_v2__parameterized3 |         69 |         69 |       0 |    0 |    67 |      0 |      0 |            0 |
|                   i_fifo_v3                                                            |                          fifo_v3__parameterized12 |         69 |         69 |       0 |    0 |    67 |      0 |      0 |            0 |
|               gen_resp_ft_reg.i_read_resp_ft_reg                                       |             fall_through_register__parameterized1 |         39 |         39 |       0 |    0 |    35 |      0 |      0 |            0 |
|                 (gen_resp_ft_reg.i_read_resp_ft_reg)                                   |             fall_through_register__parameterized1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                           fifo_v2__parameterized5 |         37 |         37 |       0 |    0 |    35 |      0 |      0 |            0 |
|                   i_fifo_v3                                                            |                          fifo_v3__parameterized14 |         37 |         37 |       0 |    0 |    35 |      0 |      0 |            0 |
|               gen_resp_ft_reg.i_write_resp_ft_reg                                      |             fall_through_register__parameterized0 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (gen_resp_ft_reg.i_write_resp_ft_reg)                                  |             fall_through_register__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                           fifo_v2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_fifo_v3                                                            |                          fifo_v3__parameterized13 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_apb_decode                                                             |                       addr_decode__parameterized3 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_req_arb                                                                |                       rr_arb_tree__parameterized9 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 (i_req_arb)                                                            |                       rr_arb_tree__parameterized9 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                            lzc__parameterized7__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                            lzc__parameterized7__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           i_axi_to_axi_lite                                                            |                              axi_to_axi_lite_intf |        367 |        367 |       0 |    0 |   120 |      0 |      0 |            0 |
|             i_axi_to_axi_lite                                                          |                                   axi_to_axi_lite |        367 |        367 |       0 |    0 |   120 |      0 |      0 |            0 |
|               i_axi_atop_filter                                                        |                   axi_atop_filter__parameterized0 |         60 |         60 |       0 |    0 |    18 |      0 |      0 |            0 |
|                 (i_axi_atop_filter)                                                    |                   axi_atop_filter__parameterized0 |         55 |         55 |       0 |    0 |    16 |      0 |      0 |            0 |
|                 r_resp_cmd                                                             |                                   stream_register |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   (r_resp_cmd)                                                         |                                   stream_register |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_fifo                                                               |                           fifo_v2__parameterized2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_fifo_v3                                                          |                           fifo_v3__parameterized3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_axi_burst_splitter                                                     |                                axi_burst_splitter |        285 |        285 |       0 |    0 |    92 |      0 |      0 |            0 |
|                 (i_axi_burst_splitter)                                                 |                                axi_burst_splitter |         18 |         18 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 i_axi_burst_splitter_ar_chan                                           |        axi_burst_splitter_ax_chan__parameterized0 |         57 |         57 |       0 |    0 |    15 |      0 |      0 |            0 |
|                   (i_axi_burst_splitter_ar_chan)                                       |        axi_burst_splitter_ax_chan__parameterized0 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_axi_burst_splitter_counters                                        |                    axi_burst_splitter_counters__1 |         38 |         38 |       0 |    0 |    15 |      0 |      0 |            0 |
|                     (i_axi_burst_splitter_counters)                                    |                    axi_burst_splitter_counters__1 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_cnt[0].i_cnt                                                   |                        counter__parameterized0__1 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |            0 |
|                       i_counter                                                        |                  delta_counter__parameterized1__1 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     i_idq                                                              |                                       id_queue__1 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     i_lzc                                                              |                            lzc__parameterized8__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_axi_burst_splitter_aw_chan                                           |                        axi_burst_splitter_ax_chan |         61 |         61 |       0 |    0 |    16 |      0 |      0 |            0 |
|                   (i_axi_burst_splitter_aw_chan)                                       |                        axi_burst_splitter_ax_chan |         19 |         19 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_axi_burst_splitter_counters                                        |                       axi_burst_splitter_counters |         42 |         42 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     (i_axi_burst_splitter_counters)                                    |                       axi_burst_splitter_counters |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     gen_cnt[0].i_cnt                                                   |                           counter__parameterized0 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |            0 |
|                       i_counter                                                        |                     delta_counter__parameterized1 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     i_idq                                                              |                                          id_queue |         11 |         11 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     i_lzc                                                              |                               lzc__parameterized8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_demux_supported_vs_unsupported                                       |                         axi_demux__parameterized0 |        122 |        122 |       0 |    0 |    44 |      0 |      0 |            0 |
|                   (i_demux_supported_vs_unsupported)                                   |                         axi_demux__parameterized0 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |             axi_demux_id_counters__parameterized0 |         41 |         41 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |             axi_demux_id_counters__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[10].i_in_flight_cnt                                   |                                 delta_counter__47 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[12].i_in_flight_cnt                                   |                                 delta_counter__49 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[14].i_in_flight_cnt                                   |                                 delta_counter__51 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[2].i_in_flight_cnt                                    |                                 delta_counter__39 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[4].i_in_flight_cnt                                    |                                 delta_counter__41 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[6].i_in_flight_cnt                                    |                                 delta_counter__43 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[8].i_in_flight_cnt                                    |                                 delta_counter__45 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |          axi_demux_id_counters__parameterized0__1 |         32 |         32 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |          axi_demux_id_counters__parameterized0__1 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[10].i_in_flight_cnt                                   |                                 delta_counter__89 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[12].i_in_flight_cnt                                   |                                 delta_counter__87 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[14].i_in_flight_cnt                                   |                                 delta_counter__85 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[2].i_in_flight_cnt                                    |                                 delta_counter__97 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[4].i_in_flight_cnt                                    |                                 delta_counter__95 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[6].i_in_flight_cnt                                    |                                 delta_counter__93 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[8].i_in_flight_cnt                                    |                                 delta_counter__91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                       rr_arb_tree__parameterized7 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                       rr_arb_tree__parameterized7 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                               lzc__parameterized7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized7__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                       rr_arb_tree__parameterized8 |         26 |         26 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                       rr_arb_tree__parameterized8 |         26 |         26 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized7__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized7__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                           fifo_v3__parameterized8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_err_slv                                                              |                       axi_err_slv__parameterized0 |         27 |         27 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   (i_err_slv)                                                          |                       axi_err_slv__parameterized0 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                          fifo_v3__parameterized10 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                           counter |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                     delta_counter__parameterized0 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                          fifo_v3__parameterized11 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_axi_to_axi_lite_id_reflect                                             |                        axi_to_axi_lite_id_reflect |         22 |         22 |       0 |    0 |    10 |      0 |      0 |            0 |
|                 (i_axi_to_axi_lite_id_reflect)                                         |                        axi_to_axi_lite_id_reflect |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_ar_id_fifo                                                           |                        fifo_v3__parameterized9__2 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 i_aw_id_fifo                                                           |                        fifo_v3__parameterized9__1 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |            0 |
|           i_soc_interconnect                                                           |                                  soc_interconnect |       4296 |       4296 |       0 |    0 |   763 |      0 |      0 |            0 |
|             gen_l2_demux[0].i_l2_demux                                                 |                                        tcdm_demux |        235 |        235 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (gen_l2_demux[0].i_l2_demux)                                             |                                        tcdm_demux |        137 |        137 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_addr_decode                                                            |                                       addr_decode |         98 |         98 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_l2_demux[1].i_l2_demux                                                 |                                     tcdm_demux__8 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (gen_l2_demux[1].i_l2_demux)                                             |                                     tcdm_demux__8 |         82 |         82 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_addr_decode                                                            |                                    addr_decode__8 |         71 |         71 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_l2_demux[2].i_l2_demux                                                 |                                     tcdm_demux__7 |         92 |         92 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (gen_l2_demux[2].i_l2_demux)                                             |                                     tcdm_demux__7 |         70 |         70 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_addr_decode                                                            |                                    addr_decode__7 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_l2_demux[3].i_l2_demux                                                 |                                     tcdm_demux__5 |        112 |        112 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (gen_l2_demux[3].i_l2_demux)                                             |                                     tcdm_demux__5 |         90 |         90 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_addr_decode                                                            |                                    addr_decode__5 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_l2_demux[4].i_l2_demux                                                 |                                     tcdm_demux__4 |        211 |        211 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (gen_l2_demux[4].i_l2_demux)                                             |                                     tcdm_demux__4 |        138 |        138 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_addr_decode                                                            |                                    addr_decode__4 |         73 |         73 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_l2_demux[5].i_l2_demux                                                 |                                     tcdm_demux__3 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_l2_demux[6].i_l2_demux                                                 |                                     tcdm_demux__1 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_l2_demux[7].i_l2_demux                                                 |                                     tcdm_demux__2 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_l2_demux[8].i_l2_demux                                                 |                                     tcdm_demux__6 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge                                 |                                  lint2axi_wrap__7 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__7 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge                                 |                                  lint2axi_wrap__8 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__8 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge                                 |                                     lint2axi_wrap |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                        lint_2_axi |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge                                 |                                  lint2axi_wrap__6 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__6 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge                                 |                                  lint2axi_wrap__5 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__5 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge                                 |                                  lint2axi_wrap__4 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__4 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge                                 |                                  lint2axi_wrap__3 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__3 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge                                 |                                  lint2axi_wrap__2 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__2 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge                                 |                                  lint2axi_wrap__1 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|               i_lint_2_axi                                                             |                                     lint_2_axi__1 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_axi_xbar                                                                 |                                     axi_xbar_intf |       1739 |       1739 |       0 |    0 |   668 |      0 |      0 |            0 |
|               i_xbar                                                                   |                                          axi_xbar |       1739 |       1739 |       0 |    0 |   668 |      0 |      0 |            0 |
|                 (i_xbar)                                                               |                                          axi_xbar |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_mst_port_mux[0].i_axi_mux                                          |                                        axi_mux__1 |        106 |        106 |       0 |    0 |    42 |      0 |      0 |            0 |
|                   (gen_mst_port_mux[0].i_axi_mux)                                      |                                        axi_mux__1 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_mux.i_ar_arbiter                                                 |                    rr_arb_tree__parameterized6__1 |         33 |         33 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     (gen_mux.i_ar_arbiter)                                             |                    rr_arb_tree__parameterized6__1 |         24 |         24 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized5__4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized5__5 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_mux.i_ar_spill_reg                                               |                spill_register__parameterized14__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |      spill_register_flushable__parameterized14__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_mux.i_aw_arbiter                                                 |                    rr_arb_tree__parameterized5__1 |         28 |         28 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (gen_mux.i_aw_arbiter)                                             |                    rr_arb_tree__parameterized5__1 |         24 |         24 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized5__6 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized5__7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_mux.i_aw_spill_reg                                               |                spill_register__parameterized11__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |      spill_register_flushable__parameterized11__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_mux.i_w_fifo                                                     |                        fifo_v3__parameterized7__1 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |            0 |
|                   gen_mux.i_w_spill_reg                                                |                spill_register__parameterized12__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |      spill_register_flushable__parameterized12__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_mst_port_mux[1].i_axi_mux                                          |                                           axi_mux |        402 |        402 |       0 |    0 |   248 |      0 |      0 |            0 |
|                   (gen_mst_port_mux[1].i_axi_mux)                                      |                                           axi_mux |         53 |         53 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_mux.i_ar_arbiter                                                 |                       rr_arb_tree__parameterized6 |        154 |        154 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     (gen_mux.i_ar_arbiter)                                             |                       rr_arb_tree__parameterized6 |        145 |        145 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized5__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized5__1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_mux.i_ar_spill_reg                                               |                   spill_register__parameterized14 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |         spill_register_flushable__parameterized14 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |            0 |
|                   gen_mux.i_aw_arbiter                                                 |                       rr_arb_tree__parameterized5 |        106 |        106 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     (gen_mux.i_aw_arbiter)                                             |                       rr_arb_tree__parameterized5 |        104 |        104 |       0 |    0 |     7 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized5__8 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized5__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_mux.i_aw_spill_reg                                               |                   spill_register__parameterized11 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |         spill_register_flushable__parameterized11 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |            0 |
|                   gen_mux.i_w_fifo                                                     |                           fifo_v3__parameterized7 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |            0 |
|                   gen_mux.i_w_spill_reg                                                |                   spill_register__parameterized12 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|                     spill_register_flushable_i                                         |         spill_register_flushable__parameterized12 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 gen_slv_port_demux[0].i_axi_ar_decode                                  |                    addr_decode__parameterized2__2 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[0].i_axi_aw_decode                                  |                    addr_decode__parameterized2__1 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[0].i_axi_demux                                      |                                      axi_demux__1 |         80 |         80 |       0 |    0 |    26 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[0].i_axi_demux)                                  |                                      axi_demux__1 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                          axi_demux_id_counters__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                          axi_demux_id_counters__2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                  delta_counter__5 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |                          axi_demux_id_counters__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |                          axi_demux_id_counters__3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                  delta_counter__7 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                    rr_arb_tree__parameterized3__1 |         16 |         16 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                    rr_arb_tree__parameterized3__1 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized6__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized6__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__1 |         30 |         30 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__1 |         28 |         28 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized6__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized6__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                        fifo_v3__parameterized2__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_slv_port_demux[0].i_axi_err_slv                                    |                                    axi_err_slv__1 |         75 |         75 |       0 |    0 |    36 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[0].i_axi_err_slv)                                |                                    axi_err_slv__1 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__1 |         39 |         39 |       0 |    0 |    19 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__1 |         34 |         34 |       0 |    0 |    17 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                        fifo_v3__parameterized5__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__22 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__1 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_w_fifo                                                             |                        fifo_v3__parameterized4__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[1].i_axi_ar_decode                                  |                    addr_decode__parameterized2__4 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[1].i_axi_demux                                      |                                      axi_demux__2 |         38 |         38 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[1].i_axi_demux)                                  |                                      axi_demux__2 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                          axi_demux_id_counters__4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                          axi_demux_id_counters__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                  delta_counter__9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__2 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__2 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized6__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized6__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[1].i_axi_err_slv                                    |                                    axi_err_slv__2 |         46 |         46 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[1].i_axi_err_slv)                                |                                    axi_err_slv__2 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__2 |         22 |         22 |       0 |    0 |    12 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__2 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__23 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__2 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[2].i_axi_ar_decode                                  |                    addr_decode__parameterized2__6 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[2].i_axi_demux                                      |                                      axi_demux__3 |         37 |         37 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[2].i_axi_demux)                                  |                                      axi_demux__3 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                          axi_demux_id_counters__6 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                          axi_demux_id_counters__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__13 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__3 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__3 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[2].i_axi_err_slv                                    |                                    axi_err_slv__3 |         46 |         46 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[2].i_axi_err_slv)                                |                                    axi_err_slv__3 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__3 |         22 |         22 |       0 |    0 |    12 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__3 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__24 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__3 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[3].i_axi_ar_decode                                  |                    addr_decode__parameterized2__8 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[3].i_axi_aw_decode                                  |                    addr_decode__parameterized2__7 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[3].i_axi_demux                                      |                                      axi_demux__4 |         55 |         55 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[3].i_axi_demux)                                  |                                      axi_demux__4 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                          axi_demux_id_counters__8 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                          axi_demux_id_counters__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__17 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |                          axi_demux_id_counters__9 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |                          axi_demux_id_counters__9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__19 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                    rr_arb_tree__parameterized3__4 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                    rr_arb_tree__parameterized3__4 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__4 |         12 |         12 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__4 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                        fifo_v3__parameterized2__4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_slv_port_demux[3].i_axi_err_slv                                    |                                    axi_err_slv__4 |         74 |         74 |       0 |    0 |    36 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[3].i_axi_err_slv)                                |                                    axi_err_slv__4 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__4 |         39 |         39 |       0 |    0 |    19 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__4 |         35 |         35 |       0 |    0 |    17 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                        fifo_v3__parameterized5__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__25 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__4 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_w_fifo                                                             |                        fifo_v3__parameterized4__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[4].i_axi_ar_decode                                  |                   addr_decode__parameterized2__10 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[4].i_axi_aw_decode                                  |                    addr_decode__parameterized2__9 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[4].i_axi_demux                                      |                                      axi_demux__5 |         70 |         70 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[4].i_axi_demux)                                  |                                      axi_demux__5 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                         axi_demux_id_counters__10 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                         axi_demux_id_counters__10 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__21 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |                         axi_demux_id_counters__11 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |                         axi_demux_id_counters__11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__23 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                    rr_arb_tree__parameterized3__5 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                    rr_arb_tree__parameterized3__5 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__5 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__5 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                        fifo_v3__parameterized2__5 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_slv_port_demux[4].i_axi_err_slv                                    |                                    axi_err_slv__5 |         75 |         75 |       0 |    0 |    36 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[4].i_axi_err_slv)                                |                                    axi_err_slv__5 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__5 |         40 |         40 |       0 |    0 |    19 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__5 |         36 |         36 |       0 |    0 |    17 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__5 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__5 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                        fifo_v3__parameterized5__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__26 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__5 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_w_fifo                                                             |                        fifo_v3__parameterized4__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[5].i_axi_aw_decode                                  |                   addr_decode__parameterized2__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[5].i_axi_demux                                      |                                      axi_demux__6 |         35 |         35 |       0 |    0 |    16 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[5].i_axi_demux)                                  |                                      axi_demux__6 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                         axi_demux_id_counters__12 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                         axi_demux_id_counters__12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |                         axi_demux_id_counters__13 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |                         axi_demux_id_counters__13 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__27 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                    rr_arb_tree__parameterized3__6 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                    rr_arb_tree__parameterized3__6 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__26 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__27 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                        fifo_v3__parameterized2__6 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_slv_port_demux[5].i_axi_err_slv                                    |                                    axi_err_slv__6 |         38 |         38 |       0 |    0 |    15 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[5].i_axi_err_slv)                                |                                    axi_err_slv__6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__6 |         21 |         21 |       0 |    0 |     7 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                        fifo_v3__parameterized5__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_w_fifo                                                             |                        fifo_v3__parameterized4__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[6].i_axi_aw_decode                                  |                   addr_decode__parameterized2__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[6].i_axi_demux                                      |                                      axi_demux__7 |         36 |         36 |       0 |    0 |    16 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[6].i_axi_demux)                                  |                                      axi_demux__7 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                         axi_demux_id_counters__14 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                         axi_demux_id_counters__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__29 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.gen_aw_id_counter.i_aw_id_counter                          |                         axi_demux_id_counters__15 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |                         axi_demux_id_counters__15 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_b_mux                                                    |                    rr_arb_tree__parameterized3__7 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_b_mux)                                                |                    rr_arb_tree__parameterized3__7 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_demux.i_w_fifo                                                   |                        fifo_v3__parameterized2__7 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_slv_port_demux[6].i_axi_err_slv                                    |                                    axi_err_slv__7 |         38 |         38 |       0 |    0 |    15 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[6].i_axi_err_slv)                                |                                    axi_err_slv__7 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__7 |         21 |         21 |       0 |    0 |     7 |      0 |      0 |            0 |
|                   i_b_fifo                                                             |                        fifo_v3__parameterized5__7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_w_fifo                                                             |                        fifo_v3__parameterized4__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[7].i_axi_ar_decode                                  |                   addr_decode__parameterized2__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[7].i_axi_demux                                      |                                      axi_demux__8 |         21 |         21 |       0 |    0 |     9 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[7].i_axi_demux)                                  |                                      axi_demux__8 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                         axi_demux_id_counters__16 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                         axi_demux_id_counters__16 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                 delta_counter__33 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                    rr_arb_tree__parameterized4__8 |         12 |         12 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                    rr_arb_tree__parameterized4__8 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                           lzc__parameterized6__32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                           lzc__parameterized6__33 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[7].i_axi_err_slv                                    |                                    axi_err_slv__8 |         45 |         45 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[7].i_axi_err_slv)                                |                                    axi_err_slv__8 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                axi_atop_filter__8 |         21 |         21 |       0 |    0 |    12 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                axi_atop_filter__8 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__8 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__29 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__8 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                        fifo_v3__parameterized6__8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_slv_port_demux[8].i_axi_ar_decode                                  |                       addr_decode__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[8].i_axi_demux                                      |                                         axi_demux |         20 |         20 |       0 |    0 |     9 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[8].i_axi_demux)                                  |                                         axi_demux |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   gen_demux.gen_ar_id_counter.i_ar_id_counter                          |                             axi_demux_id_counters |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |                             axi_demux_id_counters |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     gen_counters[0].i_in_flight_cnt                                    |                                  delta_counter__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_demux.i_r_mux                                                    |                       rr_arb_tree__parameterized4 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     (gen_demux.i_r_mux)                                                |                       rr_arb_tree__parameterized4 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |                            lzc__parameterized6__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |                            lzc__parameterized6__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_slv_port_demux[8].i_axi_err_slv                                    |                                       axi_err_slv |         45 |         45 |       0 |    0 |    24 |      0 |      0 |            0 |
|                   (gen_slv_port_demux[8].i_axi_err_slv)                                |                                       axi_err_slv |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_atop_filter                                                        |                                   axi_atop_filter |         21 |         21 |       0 |    0 |    12 |      0 |      0 |            0 |
|                     (i_atop_filter)                                                    |                                   axi_atop_filter |         16 |         16 |       0 |    0 |    10 |      0 |      0 |            0 |
|                     r_resp_cmd                                                         |                                stream_register__9 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       (r_resp_cmd)                                                     |                                stream_register__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_fifo                                                           |                        fifo_v2__parameterized2__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         i_fifo_v3                                                      |                        fifo_v3__parameterized3__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   i_r_counter                                                          |                                       counter__30 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     i_counter                                                          |                  delta_counter__parameterized0__9 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   i_r_fifo                                                             |                           fifo_v3__parameterized6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|             i_contiguous_xbar                                                          |                               contiguous_crossbar |        870 |        870 |       0 |    0 |    25 |      0 |      0 |            0 |
|               gen_addr_decoders[0].i_addr_decode                                       |                    addr_decode__parameterized1__1 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_addr_decoders[1].i_addr_decode                                       |                    addr_decode__parameterized1__2 |         75 |         75 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_addr_decoders[2].i_addr_decode                                       |                    addr_decode__parameterized1__3 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_addr_decoders[3].i_addr_decode                                       |                    addr_decode__parameterized1__4 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gen_addr_decoders[4].i_addr_decode                                       |                    addr_decode__parameterized1__5 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_xbar                                                                   |                              xbar__parameterized0 |        509 |        509 |       0 |    0 |    25 |      0 |      0 |            0 |
|                 gen_inputs[0].i_addr_dec_resp_mux                                      |                             addr_dec_resp_mux__14 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[1].i_addr_dec_resp_mux                                      |                             addr_dec_resp_mux__15 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[2].i_addr_dec_resp_mux                                      |                             addr_dec_resp_mux__16 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[3].i_addr_dec_resp_mux                                      |                             addr_dec_resp_mux__17 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 gen_inputs[4].i_addr_dec_resp_mux                                      |                             addr_dec_resp_mux__18 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized2__1 |        156 |        156 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized2__1 |        146 |        146 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                           lzc__parameterized5__10 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                           lzc__parameterized5__11 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized2__2 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized2__2 |        145 |        145 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                           lzc__parameterized5__12 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                           lzc__parameterized5__13 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized2__3 |         25 |         25 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized2__3 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                           lzc__parameterized5__14 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                           lzc__parameterized5__15 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                           |                       rr_arb_tree__parameterized2 |         27 |         27 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree)                       |                       rr_arb_tree__parameterized2 |         18 |         18 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                               lzc__parameterized5 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                            lzc__parameterized5__9 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_error_slave_contig_xbar                                                  |                  tcdm_error_slave__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_interleaved_xbar                                                         |                              interleaved_crossbar |        789 |        789 |       0 |    0 |    25 |      0 |      0 |            0 |
|               i_xbar                                                                   |                                              xbar |        789 |        789 |       0 |    0 |    25 |      0 |      0 |            0 |
|                 gen_inputs[0].i_addr_dec_resp_mux                                      |                              addr_dec_resp_mux__1 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[1].i_addr_dec_resp_mux                                      |                              addr_dec_resp_mux__2 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[2].i_addr_dec_resp_mux                                      |                              addr_dec_resp_mux__3 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_inputs[3].i_addr_dec_resp_mux                                      |                              addr_dec_resp_mux__4 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 gen_inputs[4].i_addr_dec_resp_mux                                      |                              addr_dec_resp_mux__5 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized1__1 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized1__1 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                            lzc__parameterized4__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                            lzc__parameterized4__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized1__2 |        161 |        161 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized1__2 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                            lzc__parameterized4__4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                            lzc__parameterized4__5 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                           |                    rr_arb_tree__parameterized1__3 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree)                       |                    rr_arb_tree__parameterized1__3 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                            lzc__parameterized4__6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                            lzc__parameterized4__7 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                           |                       rr_arb_tree__parameterized1 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree)                       |                       rr_arb_tree__parameterized1 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                               lzc__parameterized4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                            lzc__parameterized4__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|         jtag_lint_arbiter_i                                                            |                                  tcdm_arbiter_2x1 |         78 |         78 |       0 |    0 |     3 |      0 |      0 |            0 |
|         jtag_tap_top_i                                                                 |                                      jtag_tap_top |         78 |         78 |       0 |    0 |   104 |      0 |      0 |            0 |
|           (jtag_tap_top_i)                                                             |                                      jtag_tap_top |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|           confreg                                                                      |                                           jtagreg |         27 |         27 |       0 |    0 |    18 |      0 |      0 |            0 |
|             genblk1[1].reg_bit_mid                                                     |                                         bscell__3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[2].reg_bit_mid                                                     |                                         bscell__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[3].reg_bit_mid                                                     |                                         bscell__5 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[4].reg_bit_mid                                                     |                                         bscell__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[5].reg_bit_mid                                                     |                                         bscell__7 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[6].reg_bit_mid                                                     |                                         bscell__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[7].reg_bit_mid                                                     |                                            bscell |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             reg_bit0                                                                   |                                         bscell__2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             reg_bit_last                                                               |                                         bscell__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|           tap_top_i                                                                    |                                           tap_top |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|         l2_ram_i                                                                       |                                 l2_ram_multi_bank |        159 |        159 |       0 |    0 |     0 |    144 |      0 |            0 |
|           (l2_ram_i)                                                                   |                                 l2_ram_multi_bank |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|           CUTS[0].bank_i                                                               |                                        tc_sram__1 |         25 |         25 |       0 |    0 |     0 |     32 |      0 |            0 |
|             (CUTS[0].bank_i)                                                           |                                        tc_sram__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |                               xpm_memory_spram__1 |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                                xpm_memory_base__1 |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|           CUTS[1].bank_i                                                               |                                        tc_sram__2 |         24 |         24 |       0 |    0 |     0 |     32 |      0 |            0 |
|             (CUTS[1].bank_i)                                                           |                                        tc_sram__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |                               xpm_memory_spram__2 |         22 |         22 |       0 |    0 |     0 |     32 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                                xpm_memory_base__2 |         22 |         22 |       0 |    0 |     0 |     32 |      0 |            0 |
|           CUTS[2].bank_i                                                               |                                        tc_sram__3 |         25 |         25 |       0 |    0 |     0 |     32 |      0 |            0 |
|             (CUTS[2].bank_i)                                                           |                                        tc_sram__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |                               xpm_memory_spram__3 |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                                xpm_memory_base__3 |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|           CUTS[3].bank_i                                                               |                                           tc_sram |         25 |         25 |       0 |    0 |     0 |     32 |      0 |            0 |
|             (CUTS[3].bank_i)                                                           |                                           tc_sram |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |                                  xpm_memory_spram |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                                   xpm_memory_base |         23 |         23 |       0 |    0 |     0 |     32 |      0 |            0 |
|           bank_sram_pri0_i                                                             |                        tc_sram__parameterized0__1 |         26 |         26 |       0 |    0 |     0 |      8 |      0 |            0 |
|             (bank_sram_pri0_i)                                                         |                        tc_sram__parameterized0__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |               xpm_memory_spram__parameterized0__1 |         24 |         24 |       0 |    0 |     0 |      8 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                xpm_memory_base__parameterized0__1 |         24 |         24 |       0 |    0 |     0 |      8 |      0 |            0 |
|           bank_sram_pri1_i                                                             |                           tc_sram__parameterized0 |         26 |         26 |       0 |    0 |     0 |      8 |      0 |            0 |
|             (bank_sram_pri1_i)                                                         |                           tc_sram__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gen_1_ports.i_xpm_memory_spram                                             |                  xpm_memory_spram__parameterized0 |         24 |         24 |       0 |    0 |     0 |      8 |      0 |            0 |
|               xpm_memory_base_inst                                                     |                   xpm_memory_base__parameterized0 |         24 |         24 |       0 |    0 |     0 |      8 |      0 |            0 |
|         soc_peripherals_i                                                              |                                   soc_peripherals |      24980 |      24968 |       0 |   12 | 33264 |      0 |      0 |            3 |
|           (soc_peripherals_i)                                                          |                                   soc_peripherals |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           apb_fll_if_i                                                                 |                                        apb_fll_if |         27 |         27 |       0 |    0 |    11 |      0 |      0 |            0 |
|           i_apb_adv_timer                                                              |                                     apb_adv_timer |       1269 |       1269 |       0 |    0 |  1544 |      0 |      0 |            0 |
|             (i_apb_adv_timer)                                                          |                                     apb_adv_timer |         25 |         25 |       0 |    0 |     8 |      0 |      0 |            0 |
|             i_clk_gate_timer0                                                          |                             pulp_clock_gating__70 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_clk_gate_timer1                                                          |                             pulp_clock_gating__71 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_clk_gate_timer2                                                          |                             pulp_clock_gating__72 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_clk_gate_timer3                                                          |                             pulp_clock_gating__73 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             u_apb_if                                                                   |                                  adv_timer_apb_if |        416 |        416 |       0 |    0 |   848 |      0 |      0 |            0 |
|             u_tim0                                                                     |                           timer_module__xdcDup__1 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |            0 |
|               u_comp_ch0                                                               |                                    comparator__16 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch1                                                               |                                    comparator__17 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch2                                                               |                                    comparator__18 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch3                                                               |                                        comparator |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_controller                                                             |                                       timer_cntrl |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               u_counter                                                                |                                   up_down_counter |        104 |        104 |       0 |    0 |    52 |      0 |      0 |            0 |
|               u_in_stage                                                               |                            input_stage__xdcDup__1 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|               u_prescaler                                                              |                                         prescaler |         18 |         18 |       0 |    0 |    17 |      0 |      0 |            0 |
|             u_tim1                                                                     |                           timer_module__xdcDup__2 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |            0 |
|               u_comp_ch0                                                               |                                    comparator__12 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch1                                                               |                                    comparator__13 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch2                                                               |                                    comparator__14 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch3                                                               |                                    comparator__15 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_controller                                                             |                                    timer_cntrl__6 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               u_counter                                                                |                                up_down_counter__6 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |            0 |
|               u_in_stage                                                               |                            input_stage__xdcDup__2 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|               u_prescaler                                                              |                                      prescaler__6 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |            0 |
|             u_tim2                                                                     |                           timer_module__xdcDup__3 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |            0 |
|               u_comp_ch0                                                               |                                     comparator__8 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch1                                                               |                                     comparator__9 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch2                                                               |                                    comparator__10 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch3                                                               |                                    comparator__11 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_controller                                                             |                                    timer_cntrl__5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               u_counter                                                                |                                up_down_counter__5 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |            0 |
|               u_in_stage                                                               |                            input_stage__xdcDup__3 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|               u_prescaler                                                              |                                      prescaler__5 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |            0 |
|             u_tim3                                                                     |                                      timer_module |        206 |        206 |       0 |    0 |   171 |      0 |      0 |            0 |
|               u_comp_ch0                                                               |                                     comparator__4 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch1                                                               |                                     comparator__5 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch2                                                               |                                     comparator__6 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_comp_ch3                                                               |                                     comparator__7 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_controller                                                             |                                    timer_cntrl__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               u_counter                                                                |                                up_down_counter__4 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |            0 |
|               u_in_stage                                                               |                                       input_stage |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|               u_prescaler                                                              |                                      prescaler__4 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |            0 |
|           i_apb_gpio                                                                   |                                          apb_gpio |        288 |        288 |       0 |    0 |   448 |      0 |      0 |            0 |
|           i_apb_soc_ctrl                                                               |                                      apb_soc_ctrl |        289 |        289 |       0 |    0 |   608 |      0 |      0 |            0 |
|           i_apb_timer_unit                                                             |                                    apb_timer_unit |        300 |        300 |       0 |    0 |   264 |      0 |      0 |            0 |
|             (i_apb_timer_unit)                                                         |                                    apb_timer_unit |        146 |        146 |       0 |    0 |   132 |      0 |      0 |            0 |
|             counter_hi_i                                                               |                                timer_unit_counter |         45 |         45 |       0 |    0 |    33 |      0 |      0 |            0 |
|             counter_lo_i                                                               |                             timer_unit_counter__1 |         45 |         45 |       0 |    0 |    33 |      0 |      0 |            0 |
|             prescaler_hi_i                                                             |                          timer_unit_counter_presc |         32 |         32 |       0 |    0 |    33 |      0 |      0 |            0 |
|             prescaler_lo_i                                                             |                       timer_unit_counter_presc__1 |         32 |         32 |       0 |    0 |    33 |      0 |      0 |            0 |
|           i_ref_clk_sync                                                               |                        pulp_sync_wedge__xdcDup__1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|             (i_ref_clk_sync)                                                           |                        pulp_sync_wedge__xdcDup__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_pulp_sync                                                                |                              pulp_sync__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           i_udma                                                                       |                                    udma_subsystem |      18498 |      18486 |       0 |   12 | 28949 |      0 |      0 |            3 |
|             (i_udma)                                                                   |                                    udma_subsystem |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|             i_camera_if                                                                |                                         camera_if |        526 |        526 |       0 |    0 |   509 |      0 |      0 |            0 |
|               (i_camera_if)                                                            |                                         camera_if |        334 |        334 |       0 |    0 |   118 |      0 |      0 |            0 |
|               u_dc_fifo                                                                |                      udma_dc_fifo__parameterized2 |         82 |         82 |       0 |    0 |   186 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                     cdc_fifo_gray__parameterized2 |         82 |         82 |       0 |    0 |   186 |      0 |      0 |            0 |
|                   i_dst                                                                |                 cdc_fifo_gray_dst__parameterized6 |         59 |         59 |       0 |    0 |    46 |      0 |      0 |            0 |
|                     (i_dst)                                                            |                 cdc_fifo_gray_dst__parameterized6 |         37 |         37 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__79 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__80 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__81 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__82 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                                 binary_to_gray__7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                gray_to_binary__13 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                    spill_register__parameterized5 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |          spill_register_flushable__parameterized5 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                gray_to_binary__14 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |                 cdc_fifo_gray_src__parameterized7 |         23 |         23 |       0 |    0 |   140 |      0 |      0 |            0 |
|                     (i_src)                                                            |                 cdc_fifo_gray_src__parameterized7 |         13 |         13 |       0 |    0 |   132 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__83 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__84 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__85 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__86 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                gray_to_binary__15 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                                 binary_to_gray__8 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                gray_to_binary__16 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                     camera_reg_if |        110 |        110 |       0 |    0 |   205 |      0 |      0 |            0 |
|             i_filter                                                                   |                                       udma_filter |       1280 |       1280 |       0 |    0 |  1542 |      0 |      0 |            3 |
|               (i_filter)                                                               |                                       udma_filter |         62 |         62 |       0 |    0 |     4 |      0 |      0 |            0 |
|               i_reg_if                                                                 |                                udma_filter_reg_if |        201 |        201 |       0 |    0 |   747 |      0 |      0 |            0 |
|               u_filter_au                                                              |                                    udma_filter_au |        317 |        317 |       0 |    0 |   101 |      0 |      0 |            3 |
|               u_filter_bincu                                                           |                                 udma_filter_bincu |         61 |         61 |       0 |    0 |    21 |      0 |      0 |            0 |
|               u_rx_ch                                                                  |                            udma_filter_rx_dataout |        214 |        214 |       0 |    0 |   216 |      0 |      0 |            0 |
|                 (u_rx_ch)                                                              |                            udma_filter_rx_dataout |        171 |        171 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                   io_generic_fifo__parameterized3 |         43 |         43 |       0 |    0 |   135 |      0 |      0 |            0 |
|               u_tx_ch_opa                                                              |                       udma_filter_tx_datafetch__1 |        222 |        222 |       0 |    0 |   234 |      0 |      0 |            0 |
|                 (u_tx_ch_opa)                                                          |                       udma_filter_tx_datafetch__1 |        158 |        158 |       0 |    0 |    82 |      0 |      0 |            0 |
|                 u_fifo                                                                 |                                io_tx_fifo_mark__1 |         64 |         64 |       0 |    0 |   152 |      0 |      0 |            0 |
|                   (u_fifo)                                                             |                                io_tx_fifo_mark__1 |         19 |         19 |       0 |    0 |     9 |      0 |      0 |            0 |
|                   i_fifo                                                               |                io_generic_fifo__parameterized6__1 |         45 |         45 |       0 |    0 |   143 |      0 |      0 |            0 |
|               u_tx_ch_opb                                                              |                          udma_filter_tx_datafetch |        204 |        204 |       0 |    0 |   219 |      0 |      0 |            0 |
|                 (u_tx_ch_opb)                                                          |                          udma_filter_tx_datafetch |        155 |        155 |       0 |    0 |    81 |      0 |      0 |            0 |
|                 u_fifo                                                                 |                                   io_tx_fifo_mark |         49 |         49 |       0 |    0 |   138 |      0 |      0 |            0 |
|                   (u_fifo)                                                             |                                   io_tx_fifo_mark |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   i_fifo                                                               |                   io_generic_fifo__parameterized6 |         43 |         43 |       0 |    0 |   135 |      0 |      0 |            0 |
|             i_hyper                                                                    |                                    udma_hyper_top |       8003 |       8003 |       0 |    0 | 17204 |      0 |      0 |            0 |
|               u_fifo                                                                   |                 io_tx_fifo__parameterized1__1__GU |         10 |         10 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 (u_fifo)                                                               |                 io_tx_fifo__parameterized1__1__GU |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized3__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|               udma_hyperbus_i                                                          |                               udma_hyperbus_mulid |       7993 |       7993 |       0 |    0 | 17198 |      0 |      0 |            0 |
|                 (udma_hyperbus_i)                                                      |                               udma_hyperbus_mulid |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 arbiter_i                                                              |                                     hyper_arbiter |       1373 |       1373 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ     |                            hyper_arb_primitive__1 |        197 |        197 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ  |                            hyper_arb_primitive__2 |        196 |        196 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ  |                            hyper_arb_primitive__3 |        196 |        196 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |                            hyper_arb_primitive__4 |        195 |        195 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |                            hyper_arb_primitive__5 |        195 |        195 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |                            hyper_arb_primitive__6 |        195 |        195 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |                               hyper_arb_primitive |        195 |        195 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   RR_REQ                                                               |                                 hyper_rr_flag_req |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 ddr_clk                                                                |                                     clk_gen_hyper |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 genblk1[0].u_cmd_if                                                    |                                 udma_cmd_queue__1 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[0].u_cmd_if)                                                |                                 udma_cmd_queue__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__1 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__1 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__1 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[1].u_cmd_if                                                    |                                 udma_cmd_queue__2 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[1].u_cmd_if)                                                |                                 udma_cmd_queue__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__2 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__2 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__2 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[2].u_cmd_if                                                    |                                 udma_cmd_queue__3 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[2].u_cmd_if)                                                |                                 udma_cmd_queue__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__3 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__3 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__3 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[3].u_cmd_if                                                    |                                 udma_cmd_queue__4 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[3].u_cmd_if)                                                |                                 udma_cmd_queue__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__4 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__4 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__4 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[4].u_cmd_if                                                    |                                 udma_cmd_queue__5 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[4].u_cmd_if)                                                |                                 udma_cmd_queue__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__5 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__5 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__5 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[5].u_cmd_if                                                    |                                 udma_cmd_queue__6 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[5].u_cmd_if)                                                |                                 udma_cmd_queue__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__6 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__6 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__6 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[6].u_cmd_if                                                    |                                 udma_cmd_queue__7 |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[6].u_cmd_if)                                                |                                 udma_cmd_queue__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                udma_hyper_busy__7 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                          io_generic_fifo_hyper__7 |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                        udma_hyper_reg_if_mulid__7 |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 genblk1[7].u_cmd_if                                                    |                                    udma_cmd_queue |        557 |        557 |       0 |    0 |  1787 |      0 |      0 |            0 |
|                   (genblk1[7].u_cmd_if)                                                |                                    udma_cmd_queue |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   busy_detector                                                        |                                   udma_hyper_busy |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|                   twd_tran_fifo_i                                                      |                             io_generic_fifo_hyper |        408 |        408 |       0 |    0 |  1562 |      0 |      0 |            0 |
|                   u_reg_if                                                             |                           udma_hyper_reg_if_mulid |        143 |        143 |       0 |    0 |   215 |      0 |      0 |            0 |
|                 hyper_twd_trans_spliter_i                                              |                           hyper_twd_trans_spliter |        539 |        539 |       0 |    0 |   262 |      0 |      0 |            0 |
|                 hyper_unpack_i                                                         |                                      hyper_unpack |        488 |        488 |       0 |    0 |   188 |      0 |      0 |            0 |
|                 phy_i                                                                  |                                      hyperbus_phy |        217 |        217 |       0 |    0 |   144 |      0 |      0 |            0 |
|                   (phy_i)                                                              |                                      hyperbus_phy |        196 |        196 |       0 |    0 |   105 |      0 |      0 |            0 |
|                   i_read_clk_rwds                                                      |                                     read_clk_rwds |         21 |         21 |       0 |    0 |    39 |      0 |      0 |            0 |
|                     (i_read_clk_rwds)                                                  |                                     read_clk_rwds |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     ddrmux                                                             |                                pulp_clock_mux2__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_tc_clk_mux2                                                    |                                    tc_clk_mux2__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_cdc_fifo_hyper                                                   |                               cdc_fifo_gray_hyper |         20 |         20 |       0 |    0 |    38 |      0 |      0 |            0 |
|                       (i_cdc_fifo_hyper)                                               |                               cdc_fifo_gray_hyper |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|                       i_dst_b2g                                                        |                              binary_to_gray_hyper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_dst_g2b                                                        |                              gray_to_binary_hyper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_src_b2g                                                        |                           binary_to_gray_hyper__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       i_src_g2b                                                        |                           gray_to_binary_hyper__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 u_dc_rx                                                                |             udma_dc_fifo_hyper__parameterized1__1 |         25 |         25 |       0 |    0 |    35 |      0 |      0 |            0 |
|                   u_din                                                                |   dc_token_ring_fifo_din_hyper__parameterized1__1 |         14 |         14 |       0 |    0 |    11 |      0 |      0 |            0 |
|                     (u_din)                                                            |   dc_token_ring_fifo_din_hyper__parameterized1__1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     full                                                               |                         dc_full_detector_hyper__2 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       (full)                                                           |                         dc_full_detector_hyper__2 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       full_synch                                                       |                          dc_synchronizer_hyper__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     write_tr                                                           |                            dc_token_ring_hyper__2 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   u_dout                                                               |  dc_token_ring_fifo_dout_hyper__parameterized1__1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|                     (u_dout)                                                           |  dc_token_ring_fifo_dout_hyper__parameterized1__1 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     empty_synch                                                        |          dc_synchronizer_hyper__parameterized0__2 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     read_tr                                                            |            dc_token_ring_hyper__parameterized0__2 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                 u_dc_toduma                                                            |                udma_dc_fifo_hyper__parameterized0 |        108 |        108 |       0 |    0 |   351 |      0 |      0 |            0 |
|                   u_din                                                                |      dc_token_ring_fifo_din_hyper__parameterized0 |        101 |        101 |       0 |    0 |   339 |      0 |      0 |            0 |
|                     (u_din)                                                            |      dc_token_ring_fifo_din_hyper__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     buffer                                                             |              dc_data_buffer_hyper__parameterized0 |         90 |         90 |       0 |    0 |   332 |      0 |      0 |            0 |
|                       (buffer)                                                         |              dc_data_buffer_hyper__parameterized0 |         88 |         88 |       0 |    0 |   332 |      0 |      0 |            0 |
|                       RPRT_OH_BIN                                                      |               onehot_to_bin_hyper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       WPRT_OH_BIN                                                      |            onehot_to_bin_hyper__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     full                                                               |            dc_full_detector_hyper__parameterized0 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       (full)                                                           |            dc_full_detector_hyper__parameterized0 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       full_synch                                                       |                             dc_synchronizer_hyper |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     write_tr                                                           |               dc_token_ring_hyper__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|                   u_dout                                                               |     dc_token_ring_fifo_dout_hyper__parameterized0 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |            0 |
|                     (u_dout)                                                           |     dc_token_ring_fifo_dout_hyper__parameterized0 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     empty_synch                                                        |             dc_synchronizer_hyper__parameterized1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                     read_tr                                                            |               dc_token_ring_hyper__parameterized2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 u_dc_tran                                                              |                                udma_dc_fifo_hyper |        392 |        392 |       0 |    0 |  1443 |      0 |      0 |            0 |
|                   u_din                                                                |                      dc_token_ring_fifo_din_hyper |        381 |        381 |       0 |    0 |  1419 |      0 |      0 |            0 |
|                     (u_din)                                                            |                      dc_token_ring_fifo_din_hyper |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     buffer                                                             |                              dc_data_buffer_hyper |        367 |        367 |       0 |    0 |  1408 |      0 |      0 |            0 |
|                       (buffer)                                                         |                              dc_data_buffer_hyper |        361 |        361 |       0 |    0 |  1408 |      0 |      0 |            0 |
|                       RPRT_OH_BIN                                                      |                               onehot_to_bin_hyper |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       WPRT_OH_BIN                                                      |                            onehot_to_bin_hyper__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     full                                                               |                            dc_full_detector_hyper |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       (full)                                                           |                            dc_full_detector_hyper |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       full_synch                                                       |                          dc_synchronizer_hyper__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     write_tr                                                           |                               dc_token_ring_hyper |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   u_dout                                                               |                     dc_token_ring_fifo_dout_hyper |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|                     (u_dout)                                                           |                     dc_token_ring_fifo_dout_hyper |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     empty_synch                                                        |             dc_synchronizer_hyper__parameterized0 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     read_tr                                                            |               dc_token_ring_hyper__parameterized0 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                 u_dc_tx                                                                |                udma_dc_fifo_hyper__parameterized1 |         22 |         22 |       0 |    0 |    35 |      0 |      0 |            0 |
|                   u_din                                                                |      dc_token_ring_fifo_din_hyper__parameterized1 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |            0 |
|                     (u_din)                                                            |      dc_token_ring_fifo_din_hyper__parameterized1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     full                                                               |                         dc_full_detector_hyper__1 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       (full)                                                           |                         dc_full_detector_hyper__1 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       full_synch                                                       |                          dc_synchronizer_hyper__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     write_tr                                                           |                            dc_token_ring_hyper__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                   u_dout                                                               |     dc_token_ring_fifo_dout_hyper__parameterized1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|                     (u_dout)                                                           |     dc_token_ring_fifo_dout_hyper__parameterized1 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     empty_synch                                                        |          dc_synchronizer_hyper__parameterized0__1 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|                     read_tr                                                            |            dc_token_ring_hyper__parameterized0__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|                 u_reg_if                                                               |                          udma_hyper_reg_if_common |         72 |         72 |       0 |    0 |    83 |      0 |      0 |            0 |
|                 udma_cfg_outbuff_i                                                     |                                  udma_cfg_outbuff |         10 |         10 |       0 |    0 |    86 |      0 |      0 |            0 |
|                 udma_hyper_busy_phy_i                                                  |                               udma_hyper_busy_phy |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 udma_hyper_ctrl_i                                                      |                                   udma_hyper_ctrl |        197 |        197 |       0 |    0 |   244 |      0 |      0 |            0 |
|                 udma_rx_buffer_i                                                       |                                     udma_rxbuffer |         70 |         70 |       0 |    0 |    23 |      0 |      0 |            0 |
|                 udma_tx_buffer_i                                                       |                                     udma_txbuffer |         10 |         10 |       0 |    0 |     4 |      0 |      0 |            0 |
|             i_i2c_gen[0].i_i2c                                                         |                                   udma_i2c_top__1 |        621 |        621 |       0 |    0 |   671 |      0 |      0 |            0 |
|               genblk1[0].i_event_sync                                                  |                                edge_propagator__9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__10 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__10 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[1].i_event_sync                                                  |                                edge_propagator__8 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__8 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__8 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__9 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__9 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[2].i_event_sync                                                  |                                edge_propagator__7 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__7 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__7 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__8 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__8 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[3].i_event_sync                                                  |                                edge_propagator__6 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__6 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__7 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__7 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_dc_fifo_tx                                                             |                                   udma_dc_fifo__3 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                  cdc_fifo_gray__3 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized3__3 |         26 |         26 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized3__3 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__25 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__24 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                 binary_to_gray__parameterized0__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized3__3 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized3__3 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized4__3 |         14 |         14 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized4__3 |          8 |          8 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__29 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__28 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__27 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                 binary_to_gray__parameterized0__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_i2c_control                                                            |                               udma_i2c_control__1 |        307 |        307 |       0 |    0 |   135 |      0 |      0 |            0 |
|                 (i_i2c_control)                                                        |                               udma_i2c_control__1 |        201 |        201 |       0 |    0 |    73 |      0 |      0 |            0 |
|                 bus_controller                                                         |                              udma_i2c_bus_ctrl__1 |        107 |        107 |       0 |    0 |    62 |      0 |      0 |            0 |
|               i_i2c_tx_fifo                                                            |                                     io_tx_fifo__1 |         15 |         15 |       0 |    0 |    22 |      0 |      0 |            0 |
|                 (i_i2c_tx_fifo)                                                        |                                     io_tx_fifo__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                                io_generic_fifo__1 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|               i_nack_sync                                                              |                               edge_propagator__11 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__11 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__11 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__12 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__12 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_cmd_fifo                                                               |                     io_tx_fifo__parameterized0__1 |         25 |         25 |       0 |    0 |    60 |      0 |      0 |            0 |
|                 (u_cmd_fifo)                                                           |                     io_tx_fifo__parameterized0__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized0__1 |         20 |         20 |       0 |    0 |    58 |      0 |      0 |            0 |
|               u_dc_cmd                                                                 |                   udma_dc_fifo__parameterized1__1 |         60 |         60 |       0 |    0 |   152 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized1__1 |         60 |         60 |       0 |    0 |   152 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized5__1 |         47 |         47 |       0 |    0 |    55 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized5__1 |         26 |         26 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__32 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__31 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__30 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__1 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__1 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__20 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized6__1 |         13 |         13 |       0 |    0 |    97 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized6__1 |          7 |          7 |       0 |    0 |    91 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__35 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__34 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__33 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__22 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_fifo_rx                                                             |                                   udma_dc_fifo__2 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                  cdc_fifo_gray__2 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized3__2 |         26 |         26 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized3__2 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__18 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                 binary_to_gray__parameterized0__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized3__2 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized3__2 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized4__2 |         13 |         13 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized4__2 |          7 |          7 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__23 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__22 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__21 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                 binary_to_gray__parameterized0__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_eot_ep                                                                 |                               edge_propagator__10 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__10 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__10 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__11 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                udma_i2c_reg_if__1 |        105 |        105 |       0 |    0 |   130 |      0 |      0 |            0 |
|             i_i2c_gen[1].i_i2c                                                         |                                      udma_i2c_top |        623 |        623 |       0 |    0 |   671 |      0 |      0 |            0 |
|               genblk1[0].i_event_sync                                                  |                                edge_propagator__3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__4 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__4 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[1].i_event_sync                                                  |                                edge_propagator__4 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__4 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__5 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__5 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[2].i_event_sync                                                  |                                edge_propagator__5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__6 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__6 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[3].i_event_sync                                                  |                               edge_propagator__12 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__12 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__12 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__13 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__13 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_dc_fifo_tx                                                             |                                   udma_dc_fifo__1 |         41 |         41 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                  cdc_fifo_gray__1 |         41 |         41 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized3__1 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized3__1 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__14 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                 binary_to_gray__parameterized0__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                 gray_to_binary__parameterized0__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized3__1 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized3__1 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                 gray_to_binary__parameterized0__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized4__1 |         14 |         14 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized4__1 |          8 |          8 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__17 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                 binary_to_gray__parameterized0__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_i2c_control                                                            |                                  udma_i2c_control |        306 |        306 |       0 |    0 |   135 |      0 |      0 |            0 |
|                 (i_i2c_control)                                                        |                                  udma_i2c_control |        201 |        201 |       0 |    0 |    73 |      0 |      0 |            0 |
|                 bus_controller                                                         |                                 udma_i2c_bus_ctrl |        105 |        105 |       0 |    0 |    62 |      0 |      0 |            0 |
|               i_i2c_tx_fifo                                                            |                                     io_tx_fifo__2 |         15 |         15 |       0 |    0 |    22 |      0 |      0 |            0 |
|                 (i_i2c_tx_fifo)                                                        |                                     io_tx_fifo__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                                io_generic_fifo__2 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|               i_nack_sync                                                              |                                edge_propagator__1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__2 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_cmd_fifo                                                               |                     io_tx_fifo__parameterized0__2 |         25 |         25 |       0 |    0 |    60 |      0 |      0 |            0 |
|                 (u_cmd_fifo)                                                           |                     io_tx_fifo__parameterized0__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized0__2 |         20 |         20 |       0 |    0 |    58 |      0 |      0 |            0 |
|               u_dc_cmd                                                                 |                   udma_dc_fifo__parameterized1__2 |         62 |         62 |       0 |    0 |   152 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized1__2 |         62 |         62 |       0 |    0 |   152 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized5__2 |         48 |         48 |       0 |    0 |    55 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized5__2 |         26 |         26 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                           sync__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                           sync__8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                           sync__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                 binary_to_gray__parameterized0__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                 gray_to_binary__parameterized0__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__2 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__2 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                 gray_to_binary__parameterized0__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized6__2 |         14 |         14 |       0 |    0 |    97 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized6__2 |          8 |          8 |       0 |    0 |    91 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__36 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                 gray_to_binary__parameterized0__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__24 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_fifo_rx                                                             |                                   udma_dc_fifo__4 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                  cdc_fifo_gray__4 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized3__4 |         26 |         26 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized3__4 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                           sync__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                           sync__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                           sync__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                 binary_to_gray__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                 gray_to_binary__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized3__4 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized3__4 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                 gray_to_binary__parameterized0__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized4__4 |         14 |         14 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized4__4 |          8 |          8 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                           sync__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                           sync__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                           sync__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                 gray_to_binary__parameterized0__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                 binary_to_gray__parameterized0__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                 gray_to_binary__parameterized0__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_eot_ep                                                                 |                                edge_propagator__2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                            edge_propagator_ack__2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                            edge_propagator_ack__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                                pulp_sync_wedge__3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                                pulp_sync_wedge__3 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                      pulp_sync__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                   udma_i2c_reg_if |        105 |        105 |       0 |    0 |   130 |      0 |      0 |            0 |
|             i_i2s_udma                                                                 |                                      udma_i2s_top |       2237 |       2237 |       0 |    0 |  3755 |      0 |      0 |            0 |
|               i_clkws_gen                                                              |                                     i2s_clkws_gen |         75 |         75 |       0 |    0 |    93 |      0 |      0 |            0 |
|                 (i_clkws_gen)                                                          |                                     i2s_clkws_gen |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_clkgen0                                                              |                                    i2s_clk_gen__1 |         18 |         18 |       0 |    0 |    34 |      0 |      0 |            0 |
|                 i_clkgen1                                                              |                                       i2s_clk_gen |         17 |         17 |       0 |    0 |    34 |      0 |      0 |            0 |
|                 i_master_cg                                                            |                             pulp_clock_gating__63 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_master_en_sync                                                       |                      pulp_sync__parameterized0__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_pdm_cg                                                               |                             pulp_clock_gating__62 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_slave_cg                                                             |                             pulp_clock_gating__64 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_slave_en_sync                                                        |                         pulp_sync__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_ws_gen_0                                                             |                                     i2s_ws_gen__1 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |            0 |
|                 i_ws_gen_1                                                             |                                        i2s_ws_gen |         13 |         13 |       0 |    0 |     9 |      0 |      0 |            0 |
|               i_i2s_txrx                                                               |                                          i2s_txrx |       1933 |       1933 |       0 |    0 |  3232 |      0 |      0 |            0 |
|                 (i_i2s_txrx)                                                           |                                          i2s_txrx |         17 |         17 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 i_i2s_master                                                           |                                    i2s_tx_channel |         21 |         21 |       0 |    0 |     8 |      0 |      0 |            0 |
|                 i_i2s_slave                                                            |                                    i2s_rx_channel |        117 |        117 |       0 |    0 |   138 |      0 |      0 |            0 |
|                 i_pdm                                                                  |                                           pdm_top |       1778 |       1778 |       0 |    0 |  3086 |      0 |      0 |            0 |
|                   (i_pdm)                                                              |                                           pdm_top |         16 |         16 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   i_varcic                                                             |                                            varcic |       1762 |       1762 |       0 |    0 |  3073 |      0 |      0 |            0 |
|                     (i_varcic)                                                         |                                            varcic |         53 |         53 |       0 |    0 |    13 |      0 |      0 |            0 |
|                     cic_stages[0].cic_comb_inst                                        |                                       cic_comb__1 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |            0 |
|                     cic_stages[0].cic_integrator_inst                                  |                                 cic_integrator__1 |        132 |        132 |       0 |    0 |   204 |      0 |      0 |            0 |
|                     cic_stages[1].cic_comb_inst                                        |                                       cic_comb__2 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |            0 |
|                     cic_stages[1].cic_integrator_inst                                  |                                 cic_integrator__2 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |            0 |
|                     cic_stages[2].cic_comb_inst                                        |                                       cic_comb__3 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |            0 |
|                     cic_stages[2].cic_integrator_inst                                  |                                 cic_integrator__3 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |            0 |
|                     cic_stages[3].cic_comb_inst                                        |                                       cic_comb__4 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |            0 |
|                     cic_stages[3].cic_integrator_inst                                  |                                 cic_integrator__4 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |            0 |
|                     cic_stages[4].cic_comb_inst                                        |                                          cic_comb |        209 |        209 |       0 |    0 |   408 |      0 |      0 |            0 |
|                     cic_stages[4].cic_integrator_inst                                  |                                    cic_integrator |        133 |        133 |       0 |    0 |   204 |      0 |      0 |            0 |
|               u_dc_fifo_rx                                                             |                      udma_dc_fifo__parameterized1 |         77 |         77 |       0 |    0 |   212 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                     cdc_fifo_gray__parameterized1 |         77 |         77 |       0 |    0 |   212 |      0 |      0 |            0 |
|                   i_dst                                                                |                 cdc_fifo_gray_dst__parameterized5 |         63 |         63 |       0 |    0 |    75 |      0 |      0 |            0 |
|                     (i_dst)                                                            |                 cdc_fifo_gray_dst__parameterized5 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__73 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__74 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__75 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__33 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                    spill_register__parameterized4 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |          spill_register_flushable__parameterized4 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__34 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |                 cdc_fifo_gray_src__parameterized6 |         14 |         14 |       0 |    0 |   137 |      0 |      0 |            0 |
|                     (i_src)                                                            |                 cdc_fifo_gray_src__parameterized6 |          8 |          8 |       0 |    0 |   131 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__76 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__77 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__35 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__36 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_fifo_tx                                                             |                   udma_dc_fifo__parameterized1__5 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized1__5 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized5__5 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized5__5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__94 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__93 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__92 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__20 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__41 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__40 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized6__5 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized6__5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__97 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__96 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__95 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__42 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_fifo                                                                   |                        io_tx_fifo__parameterized0 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 (u_fifo)                                                               |                        io_tx_fifo__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                   io_generic_fifo__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                   udma_i2s_reg_if |        120 |        120 |       0 |    0 |   194 |      0 |      0 |            0 |
|                 (u_reg_if)                                                             |                                   udma_i2s_reg_if |        115 |        115 |       0 |    0 |   188 |      0 |      0 |            0 |
|                 i_edgeprop                                                             |                               edge_propagator__20 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   i_edge_propagator_ack                                                |                           edge_propagator_ack__20 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                     (i_edge_propagator_ack)                                            |                           edge_propagator_ack__20 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     u_sync_clkb                                                        |                               pulp_sync_wedge__24 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                       (u_sync_clkb)                                                    |                               pulp_sync_wedge__24 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       i_pulp_sync                                                      |                                     pulp_sync__24 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             i_sdio                                                                     |                                     udma_sdio_top |        733 |        721 |       0 |   12 |  1058 |      0 |      0 |            0 |
|               (i_sdio)                                                                 |                                     udma_sdio_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               error_int_sync                                                           |                               pulp_sync_wedge__23 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (error_int_sync)                                                       |                               pulp_sync_wedge__23 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_pulp_sync                                                            |                                     pulp_sync__23 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_dc_fifo_tx                                                             |                   udma_dc_fifo__parameterized1__3 |         76 |         76 |       0 |    0 |   212 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized1__3 |         76 |         76 |       0 |    0 |   212 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized5__3 |         63 |         63 |       0 |    0 |    75 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized5__3 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__68 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__67 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__66 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__29 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__6 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__6 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__28 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized6__3 |         13 |         13 |       0 |    0 |   137 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized6__3 |          7 |          7 |       0 |    0 |   131 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__71 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__70 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__69 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__30 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               i_eot_sync                                                               |                               edge_propagator__19 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__19 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__19 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__14 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__14 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__14 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_sdio_tx_fifo                                                           |                     io_tx_fifo__parameterized0__5 |         27 |         27 |       0 |    0 |    70 |      0 |      0 |            0 |
|                 (i_sdio_tx_fifo)                                                       |                     io_tx_fifo__parameterized0__5 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized0__5 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|               i_sdio_txrx                                                              |                                         sdio_txrx |        373 |        361 |       0 |   12 |   311 |      0 |      0 |            0 |
|                 (i_sdio_txrx)                                                          |                                         sdio_txrx |         55 |         55 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_clk_gate_sdio                                                        |                             pulp_clock_gating__61 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_cmd_if                                                               |                                     sdio_txrx_cmd |         93 |         93 |       0 |    0 |   191 |      0 |      0 |            0 |
|                   (i_cmd_if)                                                           |                                     sdio_txrx_cmd |         87 |         87 |       0 |    0 |   184 |      0 |      0 |            0 |
|                   i_cmd_crc                                                            |                                         sdio_crc7 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|                 i_data_if                                                              |                                    sdio_txrx_data |        224 |        212 |       0 |   12 |   113 |      0 |      0 |            0 |
|                   (i_data_if)                                                          |                                    sdio_txrx_data |        185 |        185 |       0 |    0 |    65 |      0 |      0 |            0 |
|                   genblk1[0].i_data_crc                                                |                                     sdio_crc16__1 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |            0 |
|                   genblk1[1].i_data_crc                                                |                                     sdio_crc16__2 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |            0 |
|                   genblk1[2].i_data_crc                                                |                                     sdio_crc16__3 |          9 |          6 |       0 |    3 |    12 |      0 |      0 |            0 |
|                   genblk1[3].i_data_crc                                                |                                        sdio_crc16 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |            0 |
|               i_start_sync                                                             |                               edge_propagator__18 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__18 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__18 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__21 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__21 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__21 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_clockgen                                                               |                                       udma_clkgen |         36 |         36 |       0 |    0 |    33 |      0 |      0 |            0 |
|                 (u_clockgen)                                                           |                                       udma_clkgen |          9 |          9 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__50 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_clkdiv_cnt                                                           |                                  udma_clk_div_cnt |         23 |         23 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 i_edge_prop                                                            |                               pulp_sync_wedge__15 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_edge_prop)                                                        |                               pulp_sync_wedge__15 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_pulp_sync                                                          |                                     pulp_sync__15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_dc_fifo_rx                                                             |                   udma_dc_fifo__parameterized1__4 |         77 |         77 |       0 |    0 |   212 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized1__4 |         77 |         77 |       0 |    0 |   212 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized5__4 |         63 |         63 |       0 |    0 |    75 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized5__4 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__45 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__46 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__47 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__25 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__7 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__7 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__26 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized6__4 |         14 |         14 |       0 |    0 |   137 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized6__4 |          8 |          8 |       0 |    0 |   131 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__48 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__49 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__72 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__27 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__32 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                  udma_sdio_reg_if |        130 |        130 |       0 |    0 |   205 |      0 |      0 |            0 |
|                 (u_reg_if)                                                             |                                  udma_sdio_reg_if |        128 |        128 |       0 |    0 |   202 |      0 |      0 |            0 |
|                 i_edgeprop_soc                                                         |                                edge_propagator_tx |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|             i_spim_gen[0].i_spim                                                       |                                     udma_spim_top |       1350 |       1350 |       0 |    0 |  1755 |      0 |      0 |            0 |
|               genblk1[0].u_eot_ep                                                      |                               edge_propagator__14 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__14 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__14 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__17 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__17 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__17 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[1].u_eot_ep                                                      |                               edge_propagator__15 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__15 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__15 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__18 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__18 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__18 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[2].u_eot_ep                                                      |                               edge_propagator__16 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__16 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__16 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__19 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__19 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               genblk1[3].u_eot_ep                                                      |                               edge_propagator__17 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__17 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__17 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__20 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__20 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_clockgen                                                               |                                    udma_clkgen__1 |         33 |         33 |       0 |    0 |    33 |      0 |      0 |            0 |
|                 (u_clockgen)                                                           |                                    udma_clkgen__1 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__59 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 i_clkdiv_cnt                                                           |                               udma_clk_div_cnt__1 |         22 |         22 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 i_edge_prop                                                            |                               pulp_sync_wedge__22 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (i_edge_prop)                                                        |                               pulp_sync_wedge__22 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   i_pulp_sync                                                          |                                     pulp_sync__22 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_cmd_fifo                                                               |                     io_tx_fifo__parameterized0__3 |         27 |         27 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 (u_cmd_fifo)                                                           |                     io_tx_fifo__parameterized0__3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized0__3 |         22 |         22 |       0 |    0 |    66 |      0 |      0 |            0 |
|               u_dc_cmd                                                                 |                   udma_dc_fifo__parameterized0__1 |        123 |        123 |       0 |    0 |   336 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized0__1 |        123 |        123 |       0 |    0 |   336 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized4__1 |        101 |        101 |       0 |    0 |    76 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized4__1 |         67 |         67 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__53 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__52 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__51 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__50 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                                 binary_to_gray__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                 gray_to_binary__5 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__4 |         24 |         24 |       0 |    0 |    64 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__4 |         24 |         24 |       0 |    0 |    64 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                 gray_to_binary__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized5__1 |         22 |         22 |       0 |    0 |   260 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized5__1 |         13 |         13 |       0 |    0 |   252 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__57 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__56 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__55 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__54 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                 gray_to_binary__7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                                 binary_to_gray__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                 gray_to_binary__6 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_rx                                                                  |                      udma_dc_fifo__parameterized0 |        122 |        122 |       0 |    0 |   346 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                     cdc_fifo_gray__parameterized0 |        122 |        122 |       0 |    0 |   346 |      0 |      0 |            0 |
|                   i_dst                                                                |                 cdc_fifo_gray_dst__parameterized4 |        100 |        100 |       0 |    0 |    78 |      0 |      0 |            0 |
|                     (i_dst)                                                            |                 cdc_fifo_gray_dst__parameterized4 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__37 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__38 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__39 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__40 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                                 binary_to_gray__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                 gray_to_binary__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__3 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__3 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                 gray_to_binary__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |                 cdc_fifo_gray_src__parameterized5 |         23 |         23 |       0 |    0 |   268 |      0 |      0 |            0 |
|                     (i_src)                                                            |                 cdc_fifo_gray_src__parameterized5 |         13 |         13 |       0 |    0 |   260 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__41 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__42 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__43 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__44 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                 gray_to_binary__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                                 binary_to_gray__6 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                gray_to_binary__12 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_tx                                                                  |                   udma_dc_fifo__parameterized0__2 |        122 |        122 |       0 |    0 |   346 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                  cdc_fifo_gray__parameterized0__2 |        122 |        122 |       0 |    0 |   346 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized4__2 |        100 |        100 |       0 |    0 |    78 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized4__2 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__61 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__60 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__59 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__58 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                                 binary_to_gray__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                 gray_to_binary__9 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized4__5 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized4__5 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                 gray_to_binary__8 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized5__2 |         22 |         22 |       0 |    0 |   268 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized5__2 |         13 |         13 |       0 |    0 |   260 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__65 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__64 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__63 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[3].i_sync                                                 |                                          sync__62 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                                gray_to_binary__11 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                                 binary_to_gray__5 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                                gray_to_binary__10 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_eot_ep                                                                 |                               edge_propagator__13 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__13 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__13 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__16 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__16 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_fifo                                                                   |                     io_tx_fifo__parameterized0__4 |         27 |         27 |       0 |    0 |    70 |      0 |      0 |            0 |
|                 (u_fifo)                                                               |                     io_tx_fifo__parameterized0__4 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                io_generic_fifo__parameterized0__4 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                  udma_spim_reg_if |        116 |        116 |       0 |    0 |   130 |      0 |      0 |            0 |
|               u_spictrl                                                                |                                    udma_spim_ctrl |        346 |        346 |       0 |    0 |   284 |      0 |      0 |            0 |
|                 (u_spictrl)                                                            |                                    udma_spim_ctrl |        261 |        261 |       0 |    0 |    79 |      0 |      0 |            0 |
|                 i_edgeprop                                                             |                             edge_propagator_tx__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 i_reply_buffer                                                         |                   io_generic_fifo__parameterized1 |         83 |         83 |       0 |    0 |   202 |      0 |      0 |            0 |
|               u_txrx                                                                   |                                    udma_spim_txrx |        409 |        409 |       0 |    0 |   112 |      0 |      0 |            0 |
|                 (u_txrx)                                                               |                                    udma_spim_txrx |        409 |        409 |       0 |    0 |   112 |      0 |      0 |            0 |
|                 u_clkinv_cpha                                                          |                            pulp_clock_inverter__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_tc_clk_inverter                                                    |                                tc_clk_inverter__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             i_uart_gen[0].i_uart                                                       |                                     udma_uart_top |        290 |        290 |       0 |    0 |   395 |      0 |      0 |            0 |
|               (i_uart_gen[0].i_uart)                                                   |                                     udma_uart_top |          5 |          5 |       0 |    0 |    30 |      0 |      0 |            0 |
|               i_ep_err_overflow                                                        |                               edge_propagator__21 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__21 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__21 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__25 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__25 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__25 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_ep_err_parity                                                          |                               edge_propagator__22 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                           edge_propagator_ack__22 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                           edge_propagator_ack__22 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__26 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__26 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               i_ep_event                                                               |                                   edge_propagator |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 i_edge_propagator_ack                                                  |                               edge_propagator_ack |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|                   (i_edge_propagator_ack)                                              |                               edge_propagator_ack |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   u_sync_clkb                                                          |                               pulp_sync_wedge__27 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     (u_sync_clkb)                                                      |                               pulp_sync_wedge__27 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     i_pulp_sync                                                        |                                     pulp_sync__27 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               u_dc_fifo_rx                                                             |                                      udma_dc_fifo |         32 |         32 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                     cdc_fifo_gray |         32 |         32 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |                 cdc_fifo_gray_dst__parameterized3 |         22 |         22 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |                 cdc_fifo_gray_dst__parameterized3 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__87 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__88 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__89 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__37 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                    spill_register__parameterized3 |          8 |          8 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |          spill_register_flushable__parameterized3 |          8 |          8 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |                 cdc_fifo_gray_src__parameterized4 |         10 |         10 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |                 cdc_fifo_gray_src__parameterized4 |          7 |          7 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                          sync__90 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__91 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                         sync__104 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                    binary_to_gray__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                    gray_to_binary__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_dc_fifo_tx                                                             |                                   udma_dc_fifo__5 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                 i_cdc_fifo                                                             |                                  cdc_fifo_gray__5 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |            0 |
|                   i_dst                                                                |              cdc_fifo_gray_dst__parameterized3__5 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |            0 |
|                     (i_dst)                                                            |              cdc_fifo_gray_dst__parameterized3__5 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                         sync__100 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                          sync__99 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                          sync__98 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_b2g                                                         |                binary_to_gray__parameterized0__22 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__45 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_spill_register                                                   |                 spill_register__parameterized3__5 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                       spill_register_flushable_i                                       |       spill_register_flushable__parameterized3__5 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__44 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_src                                                                |              cdc_fifo_gray_src__parameterized4__5 |         13 |         13 |       0 |    0 |    41 |      0 |      0 |            0 |
|                     (i_src)                                                            |              cdc_fifo_gray_src__parameterized4__5 |          7 |          7 |       0 |    0 |    35 |      0 |      0 |            0 |
|                     gen_sync[0].i_sync                                                 |                                         sync__103 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[1].i_sync                                                 |                                         sync__102 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     gen_sync[2].i_sync                                                 |                                         sync__101 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     i_rptr_g2b                                                         |                gray_to_binary__parameterized0__47 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_b2g                                                         |                binary_to_gray__parameterized0__23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_wptr_g2b                                                         |                gray_to_binary__parameterized0__46 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_fifo                                                                   |                                        io_tx_fifo |         15 |         15 |       0 |    0 |    22 |      0 |      0 |            0 |
|                 (u_fifo)                                                               |                                        io_tx_fifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_fifo                                                                 |                                   io_generic_fifo |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|               u_reg_if                                                                 |                                  udma_uart_reg_if |         87 |         87 |       0 |    0 |   121 |      0 |      0 |            0 |
|               u_uart_rx                                                                |                                      udma_uart_rx |         52 |         52 |       0 |    0 |    36 |      0 |      0 |            0 |
|               u_uart_tx                                                                |                                      udma_uart_tx |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|             i_udmacore                                                                 |                                         udma_core |       2830 |       2830 |       0 |    0 |  1388 |      0 |      0 |            0 |
|               genblk1[0].i_clk_gate_per                                                |                        pulp_clock_gating_async__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[0].i_clk_gate_per)                                            |                        pulp_clock_gating_async__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__20 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[0].i_clk_gate_sys                                                |                              pulp_clock_gating__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[1].i_clk_gate_per                                                |                        pulp_clock_gating_async__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[1].i_clk_gate_per)                                            |                        pulp_clock_gating_async__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__21 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[1].i_clk_gate_sys                                                |                              pulp_clock_gating__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[2].i_clk_gate_per                                                |                        pulp_clock_gating_async__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[2].i_clk_gate_per)                                            |                        pulp_clock_gating_async__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__22 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[2].i_clk_gate_sys                                                |                              pulp_clock_gating__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[3].i_clk_gate_per                                                |                        pulp_clock_gating_async__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[3].i_clk_gate_per)                                            |                        pulp_clock_gating_async__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__23 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[3].i_clk_gate_sys                                                |                              pulp_clock_gating__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[4].i_clk_gate_per                                                |                        pulp_clock_gating_async__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[4].i_clk_gate_per)                                            |                        pulp_clock_gating_async__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__24 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[4].i_clk_gate_sys                                                |                              pulp_clock_gating__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[5].i_clk_gate_per                                                |                        pulp_clock_gating_async__6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[5].i_clk_gate_per)                                            |                        pulp_clock_gating_async__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__25 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[5].i_clk_gate_sys                                                |                              pulp_clock_gating__9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[6].i_clk_gate_sys                                                |                             pulp_clock_gating__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[7].i_clk_gate_sys                                                |                             pulp_clock_gating__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[8].i_clk_gate_per                                                |                        pulp_clock_gating_async__9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (genblk1[8].i_clk_gate_per)                                            |                        pulp_clock_gating_async__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 i_clk_gate                                                             |                             pulp_clock_gating__28 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               genblk1[8].i_clk_gate_sys                                                |                             pulp_clock_gating__12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               i_clk_gate_sys_udma                                                      |                              pulp_clock_gating__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               u_apb_if                                                                 |                                       udma_apb_if |        207 |        207 |       0 |    0 |     0 |      0 |      0 |            0 |
|               u_rx_channels                                                            |                                  udma_rx_channels |       1121 |       1121 |       0 |    0 |   644 |      0 |      0 |            0 |
|                 (u_rx_channels)                                                        |                                  udma_rx_channels |        341 |        341 |       0 |    0 |    64 |      0 |      0 |            0 |
|                 genblk1[0].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__1 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[1].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__2 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[2].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__3 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[3].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__4 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[4].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__5 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[5].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__6 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[6].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__7 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[7].u_rx_ch_ctrl                                                |                                udma_ch_addrgen__8 |         82 |         82 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 u_arbiter                                                              |                      udma_arbiter__parameterized0 |         26 |         26 |       0 |    0 |     9 |      0 |      0 |            0 |
|                 u_fifo                                                                 |                   io_generic_fifo__parameterized4 |         66 |         66 |       0 |    0 |   227 |      0 |      0 |            0 |
|               u_tx_channels                                                            |                                  udma_tx_channels |       1418 |       1418 |       0 |    0 |   647 |      0 |      0 |            0 |
|                 (u_tx_channels)                                                        |                                  udma_tx_channels |        487 |        487 |       0 |    0 |    93 |      0 |      0 |            0 |
|                 genblk1[0].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__17 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[10].u_tx_ch_ctrl                                               |                               udma_ch_addrgen__27 |         81 |         81 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[1].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__18 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[2].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__19 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[3].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__20 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[4].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__21 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[5].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__22 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[6].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__23 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[7].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__24 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 genblk1[8].u_tx_ch_ctrl                                                |                               udma_ch_addrgen__25 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |            0 |
|                 u_arbiter                                                              |                                      udma_arbiter |         44 |         44 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 u_fifo                                                                 |                   io_generic_fifo__parameterized2 |         37 |         37 |       0 |    0 |   111 |      0 |      0 |            0 |
|               u_udma_ctrl                                                              |                                         udma_ctrl |         60 |         60 |       0 |    0 |    66 |      0 |      0 |            0 |
|           periph_bus_i                                                                 |                                   periph_bus_wrap |        706 |        706 |       0 |    0 |     0 |      0 |      0 |            0 |
|             apb_node_wrap_i                                                            |                                     apb_node_wrap |        706 |        706 |       0 |    0 |     0 |      0 |      0 |            0 |
|               apb_node_i                                                               |                                          apb_node |        706 |        706 |       0 |    0 |     0 |      0 |      0 |            0 |
|           u_evnt_gen                                                                   |                               soc_event_generator |       3599 |       3599 |       0 |    0 |  1437 |      0 |      0 |            0 |
|             (u_evnt_gen)                                                               |                               soc_event_generator |       1151 |       1151 |       0 |    0 |   930 |      0 |      0 |            0 |
|             genblk1[0].u_soc_event_queue                                               |                                soc_event_queue__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[100].u_soc_event_queue                                             |                              soc_event_queue__101 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[101].u_soc_event_queue                                             |                              soc_event_queue__102 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[102].u_soc_event_queue                                             |                              soc_event_queue__103 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[103].u_soc_event_queue                                             |                              soc_event_queue__104 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[104].u_soc_event_queue                                             |                              soc_event_queue__105 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[105].u_soc_event_queue                                             |                              soc_event_queue__106 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[106].u_soc_event_queue                                             |                              soc_event_queue__107 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[107].u_soc_event_queue                                             |                              soc_event_queue__108 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[108].u_soc_event_queue                                             |                              soc_event_queue__109 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[109].u_soc_event_queue                                             |                              soc_event_queue__110 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[10].u_soc_event_queue                                              |                               soc_event_queue__11 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[110].u_soc_event_queue                                             |                              soc_event_queue__111 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[111].u_soc_event_queue                                             |                              soc_event_queue__112 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[112].u_soc_event_queue                                             |                              soc_event_queue__113 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[113].u_soc_event_queue                                             |                              soc_event_queue__114 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[114].u_soc_event_queue                                             |                              soc_event_queue__115 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[115].u_soc_event_queue                                             |                              soc_event_queue__116 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[116].u_soc_event_queue                                             |                              soc_event_queue__117 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[117].u_soc_event_queue                                             |                              soc_event_queue__118 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[118].u_soc_event_queue                                             |                              soc_event_queue__119 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[119].u_soc_event_queue                                             |                              soc_event_queue__120 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[11].u_soc_event_queue                                              |                               soc_event_queue__12 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[120].u_soc_event_queue                                             |                              soc_event_queue__121 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[121].u_soc_event_queue                                             |                              soc_event_queue__122 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[122].u_soc_event_queue                                             |                              soc_event_queue__123 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[123].u_soc_event_queue                                             |                              soc_event_queue__124 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[124].u_soc_event_queue                                             |                              soc_event_queue__125 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[125].u_soc_event_queue                                             |                              soc_event_queue__126 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[126].u_soc_event_queue                                             |                              soc_event_queue__127 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[127].u_soc_event_queue                                             |                              soc_event_queue__128 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[128].u_soc_event_queue                                             |                              soc_event_queue__129 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[129].u_soc_event_queue                                             |                              soc_event_queue__130 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[12].u_soc_event_queue                                              |                               soc_event_queue__13 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[130].u_soc_event_queue                                             |                              soc_event_queue__131 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[131].u_soc_event_queue                                             |                              soc_event_queue__132 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[132].u_soc_event_queue                                             |                              soc_event_queue__133 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[133].u_soc_event_queue                                             |                              soc_event_queue__134 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[134].u_soc_event_queue                                             |                              soc_event_queue__135 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[135].u_soc_event_queue                                             |                              soc_event_queue__136 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[136].u_soc_event_queue                                             |                              soc_event_queue__137 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[137].u_soc_event_queue                                             |                              soc_event_queue__138 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[138].u_soc_event_queue                                             |                              soc_event_queue__139 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[139].u_soc_event_queue                                             |                              soc_event_queue__140 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[13].u_soc_event_queue                                              |                               soc_event_queue__14 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[140].u_soc_event_queue                                             |                              soc_event_queue__141 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[141].u_soc_event_queue                                             |                              soc_event_queue__142 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[142].u_soc_event_queue                                             |                              soc_event_queue__143 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[143].u_soc_event_queue                                             |                              soc_event_queue__144 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[144].u_soc_event_queue                                             |                              soc_event_queue__145 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[145].u_soc_event_queue                                             |                              soc_event_queue__146 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[146].u_soc_event_queue                                             |                              soc_event_queue__147 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[147].u_soc_event_queue                                             |                              soc_event_queue__148 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[148].u_soc_event_queue                                             |                              soc_event_queue__149 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[149].u_soc_event_queue                                             |                              soc_event_queue__150 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[14].u_soc_event_queue                                              |                               soc_event_queue__15 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[150].u_soc_event_queue                                             |                              soc_event_queue__151 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[151].u_soc_event_queue                                             |                              soc_event_queue__152 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[152].u_soc_event_queue                                             |                              soc_event_queue__153 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[153].u_soc_event_queue                                             |                              soc_event_queue__154 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[154].u_soc_event_queue                                             |                              soc_event_queue__155 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[155].u_soc_event_queue                                             |                              soc_event_queue__156 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[156].u_soc_event_queue                                             |                              soc_event_queue__157 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[157].u_soc_event_queue                                             |                              soc_event_queue__158 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[158].u_soc_event_queue                                             |                              soc_event_queue__159 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[159].u_soc_event_queue                                             |                              soc_event_queue__160 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[15].u_soc_event_queue                                              |                               soc_event_queue__16 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[160].u_soc_event_queue                                             |                              soc_event_queue__161 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[161].u_soc_event_queue                                             |                              soc_event_queue__162 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[162].u_soc_event_queue                                             |                              soc_event_queue__163 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[163].u_soc_event_queue                                             |                              soc_event_queue__164 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[164].u_soc_event_queue                                             |                              soc_event_queue__165 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[165].u_soc_event_queue                                             |                              soc_event_queue__166 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[166].u_soc_event_queue                                             |                              soc_event_queue__167 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[167].u_soc_event_queue                                             |                              soc_event_queue__168 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[168].u_soc_event_queue                                             |                                   soc_event_queue |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[16].u_soc_event_queue                                              |                               soc_event_queue__17 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[17].u_soc_event_queue                                              |                               soc_event_queue__18 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[18].u_soc_event_queue                                              |                               soc_event_queue__19 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[19].u_soc_event_queue                                              |                               soc_event_queue__20 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[1].u_soc_event_queue                                               |                                soc_event_queue__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[20].u_soc_event_queue                                              |                               soc_event_queue__21 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[21].u_soc_event_queue                                              |                               soc_event_queue__22 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[22].u_soc_event_queue                                              |                               soc_event_queue__23 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[23].u_soc_event_queue                                              |                               soc_event_queue__24 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[24].u_soc_event_queue                                              |                               soc_event_queue__25 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[25].u_soc_event_queue                                              |                               soc_event_queue__26 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[26].u_soc_event_queue                                              |                               soc_event_queue__27 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[27].u_soc_event_queue                                              |                               soc_event_queue__28 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[28].u_soc_event_queue                                              |                               soc_event_queue__29 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[29].u_soc_event_queue                                              |                               soc_event_queue__30 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[2].u_soc_event_queue                                               |                                soc_event_queue__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[30].u_soc_event_queue                                              |                               soc_event_queue__31 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[31].u_soc_event_queue                                              |                               soc_event_queue__32 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[32].u_soc_event_queue                                              |                               soc_event_queue__33 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[33].u_soc_event_queue                                              |                               soc_event_queue__34 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[34].u_soc_event_queue                                              |                               soc_event_queue__35 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[35].u_soc_event_queue                                              |                               soc_event_queue__36 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[36].u_soc_event_queue                                              |                               soc_event_queue__37 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[37].u_soc_event_queue                                              |                               soc_event_queue__38 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[38].u_soc_event_queue                                              |                               soc_event_queue__39 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[39].u_soc_event_queue                                              |                               soc_event_queue__40 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[3].u_soc_event_queue                                               |                                soc_event_queue__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[40].u_soc_event_queue                                              |                               soc_event_queue__41 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[41].u_soc_event_queue                                              |                               soc_event_queue__42 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[42].u_soc_event_queue                                              |                               soc_event_queue__43 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[43].u_soc_event_queue                                              |                               soc_event_queue__44 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[44].u_soc_event_queue                                              |                               soc_event_queue__45 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[45].u_soc_event_queue                                              |                               soc_event_queue__46 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[46].u_soc_event_queue                                              |                               soc_event_queue__47 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[47].u_soc_event_queue                                              |                               soc_event_queue__48 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[48].u_soc_event_queue                                              |                               soc_event_queue__49 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[49].u_soc_event_queue                                              |                               soc_event_queue__50 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[4].u_soc_event_queue                                               |                                soc_event_queue__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[50].u_soc_event_queue                                              |                               soc_event_queue__51 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[51].u_soc_event_queue                                              |                               soc_event_queue__52 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[52].u_soc_event_queue                                              |                               soc_event_queue__53 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[53].u_soc_event_queue                                              |                               soc_event_queue__54 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[54].u_soc_event_queue                                              |                               soc_event_queue__55 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[55].u_soc_event_queue                                              |                               soc_event_queue__56 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[56].u_soc_event_queue                                              |                               soc_event_queue__57 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[57].u_soc_event_queue                                              |                               soc_event_queue__58 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[58].u_soc_event_queue                                              |                               soc_event_queue__59 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[59].u_soc_event_queue                                              |                               soc_event_queue__60 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[5].u_soc_event_queue                                               |                                soc_event_queue__6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[60].u_soc_event_queue                                              |                               soc_event_queue__61 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[61].u_soc_event_queue                                              |                               soc_event_queue__62 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[62].u_soc_event_queue                                              |                               soc_event_queue__63 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[63].u_soc_event_queue                                              |                               soc_event_queue__64 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[64].u_soc_event_queue                                              |                               soc_event_queue__65 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[65].u_soc_event_queue                                              |                               soc_event_queue__66 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[66].u_soc_event_queue                                              |                               soc_event_queue__67 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[67].u_soc_event_queue                                              |                               soc_event_queue__68 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[68].u_soc_event_queue                                              |                               soc_event_queue__69 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[69].u_soc_event_queue                                              |                               soc_event_queue__70 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[6].u_soc_event_queue                                               |                                soc_event_queue__7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[70].u_soc_event_queue                                              |                               soc_event_queue__71 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[71].u_soc_event_queue                                              |                               soc_event_queue__72 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[72].u_soc_event_queue                                              |                               soc_event_queue__73 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[73].u_soc_event_queue                                              |                               soc_event_queue__74 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[74].u_soc_event_queue                                              |                               soc_event_queue__75 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[75].u_soc_event_queue                                              |                               soc_event_queue__76 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[76].u_soc_event_queue                                              |                               soc_event_queue__77 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[77].u_soc_event_queue                                              |                               soc_event_queue__78 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[78].u_soc_event_queue                                              |                               soc_event_queue__79 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[79].u_soc_event_queue                                              |                               soc_event_queue__80 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[7].u_soc_event_queue                                               |                                soc_event_queue__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[80].u_soc_event_queue                                              |                               soc_event_queue__81 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[81].u_soc_event_queue                                              |                               soc_event_queue__82 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[82].u_soc_event_queue                                              |                               soc_event_queue__83 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[83].u_soc_event_queue                                              |                               soc_event_queue__84 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[84].u_soc_event_queue                                              |                               soc_event_queue__85 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[85].u_soc_event_queue                                              |                               soc_event_queue__86 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[86].u_soc_event_queue                                              |                               soc_event_queue__87 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[87].u_soc_event_queue                                              |                               soc_event_queue__88 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[88].u_soc_event_queue                                              |                               soc_event_queue__89 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[89].u_soc_event_queue                                              |                               soc_event_queue__90 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[8].u_soc_event_queue                                               |                                soc_event_queue__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[90].u_soc_event_queue                                              |                               soc_event_queue__91 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[91].u_soc_event_queue                                              |                               soc_event_queue__92 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[92].u_soc_event_queue                                              |                               soc_event_queue__93 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[93].u_soc_event_queue                                              |                               soc_event_queue__94 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[94].u_soc_event_queue                                              |                               soc_event_queue__95 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[95].u_soc_event_queue                                              |                               soc_event_queue__96 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[96].u_soc_event_queue                                              |                               soc_event_queue__97 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[97].u_soc_event_queue                                              |                               soc_event_queue__98 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[98].u_soc_event_queue                                              |                               soc_event_queue__99 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[99].u_soc_event_queue                                              |                              soc_event_queue__100 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             genblk1[9].u_soc_event_queue                                               |                               soc_event_queue__10 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             u_arbiter                                                                  |                                 soc_event_arbiter |       1787 |       1787 |       0 |    0 |   169 |      0 |      0 |            0 |
+----------------------------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


