digraph "CFG for '_Z16mGradient_TwoDimPfS_S_ff' function" {
	label="CFG for '_Z16mGradient_TwoDimPfS_S_ff' function";

	Node0x54a6620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = icmp eq i32 %12, 0\l  %14 = add nsw i32 %11, -1\l  %15 = icmp eq i32 %14, %12\l  %16 = icmp eq i32 %6, 0\l  %17 = icmp eq i32 %6, 479\l  %18 = select i1 %13, i1 true, i1 %15\l  %19 = select i1 %18, i1 true, i1 %16\l  %20 = select i1 %19, i1 true, i1 %17\l  br i1 %20, label %51, label %21\l|{<s0>T|<s1>F}}"];
	Node0x54a6620:s0 -> Node0x54a8950;
	Node0x54a6620:s1 -> Node0x54a89e0;
	Node0x54a89e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%21:\l21:                                               \l  %22 = mul i32 %6, %11\l  %23 = add i32 %22, %12\l  %24 = add nsw i32 %23, -1\l  %25 = add nsw i32 %23, 1\l  %26 = add i32 %23, %11\l  %27 = sub i32 %23, %11\l  %28 = sext i32 %25 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %2, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = sext i32 %24 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %2, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fsub contract float %30, %33\l  %35 = fmul contract float %34, %3\l  %36 = sext i32 %23 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fsub contract float %38, %35\l  store float %39, float addrspace(1)* %37, align 4, !tbaa !7\l  %40 = sext i32 %26 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %2, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = sext i32 %27 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7\l  %46 = fsub contract float %42, %45\l  %47 = fmul contract float %46, %4\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %36\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7\l  %50 = fsub contract float %49, %47\l  store float %50, float addrspace(1)* %48, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x54a89e0 -> Node0x54a8950;
	Node0x54a8950 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
