// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _my_filter_buffer_HH_
#define _my_filter_buffer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "my_filter_buffer_dEe.h"
#include "my_filter_buffer_bkb.h"
#include "my_filter_buffer_CTRL_s_axi.h"
#include "my_filter_buffer_KERNEL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_KERNEL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_KERNEL_BUS_DATA_WIDTH = 32>
struct my_filter_buffer : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<4> > in_stream_TKEEP;
    sc_in< sc_lv<4> > in_stream_TSTRB;
    sc_in< sc_lv<2> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_in< sc_lv<5> > in_stream_TID;
    sc_in< sc_lv<6> > in_stream_TDEST;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<4> > out_stream_TKEEP;
    sc_out< sc_lv<4> > out_stream_TSTRB;
    sc_out< sc_lv<2> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_out< sc_lv<5> > out_stream_TID;
    sc_out< sc_lv<6> > out_stream_TDEST;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_KERNEL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_ADDR_WIDTH> > s_axi_KERNEL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_KERNEL_BUS_WVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH> > s_axi_KERNEL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH/8> > s_axi_KERNEL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_KERNEL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_ADDR_WIDTH> > s_axi_KERNEL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_KERNEL_BUS_RVALID;
    sc_in< sc_logic > s_axi_KERNEL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH> > s_axi_KERNEL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_KERNEL_BUS_RRESP;
    sc_out< sc_logic > s_axi_KERNEL_BUS_BVALID;
    sc_in< sc_logic > s_axi_KERNEL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_KERNEL_BUS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    my_filter_buffer(sc_module_name name);
    SC_HAS_PROCESS(my_filter_buffer);

    ~my_filter_buffer();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    my_filter_buffer_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* my_filter_buffer_CTRL_s_axi_U;
    my_filter_buffer_KERNEL_BUS_s_axi<C_S_AXI_KERNEL_BUS_ADDR_WIDTH,C_S_AXI_KERNEL_BUS_DATA_WIDTH>* my_filter_buffer_KERNEL_BUS_s_axi_U;
    my_filter_buffer_bkb* line_buf_0_U;
    my_filter_buffer_bkb* line_buf_1_U;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U0;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U1;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U2;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U3;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U4;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U5;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U6;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U7;
    my_filter_buffer_dEe<1,3,32,8,32>* my_filter_buffer_dEe_U8;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > in_stream_V_data_V_0_data_out;
    sc_signal< sc_logic > in_stream_V_data_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_data_V_0_vld_out;
    sc_signal< sc_logic > in_stream_V_data_V_0_ack_in;
    sc_signal< sc_logic > in_stream_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > in_stream_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > in_stream_V_data_V_0_payload_B;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel;
    sc_signal< sc_logic > in_stream_V_data_V_0_load_A;
    sc_signal< sc_logic > in_stream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream_V_data_V_0_state;
    sc_signal< sc_logic > in_stream_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_V_dest_V_0_state;
    sc_signal< sc_lv<32> > out_stream_V_data_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_data_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_data_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_data_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > out_stream_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > out_stream_V_data_V_1_payload_B;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel;
    sc_signal< sc_logic > out_stream_V_data_V_1_load_A;
    sc_signal< sc_logic > out_stream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_data_V_1_state;
    sc_signal< sc_logic > out_stream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > out_stream_V_keep_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_keep_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_keep_V_1_state;
    sc_signal< sc_lv<4> > out_stream_V_strb_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_strb_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_strb_V_1_state;
    sc_signal< sc_lv<2> > out_stream_V_user_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_user_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_user_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_user_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_user_V_1_state;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_last_V_1_state;
    sc_signal< sc_lv<5> > out_stream_V_id_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_id_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_id_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_id_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_id_V_1_state;
    sc_signal< sc_lv<6> > out_stream_V_dest_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_dest_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_dest_V_1_state;
    sc_signal< sc_lv<8> > kernel_0;
    sc_signal< sc_lv<8> > kernel_1;
    sc_signal< sc_lv<8> > kernel_2;
    sc_signal< sc_lv<8> > kernel_3;
    sc_signal< sc_lv<8> > kernel_4;
    sc_signal< sc_lv<8> > kernel_5;
    sc_signal< sc_lv<8> > kernel_6;
    sc_signal< sc_lv<8> > kernel_7;
    sc_signal< sc_lv<8> > kernel_8;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond1_reg_1178;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond4_reg_1187;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<1> > icmp_reg_1369;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<10> > x_reg_350;
    sc_signal< sc_lv<10> > x1_reg_362;
    sc_signal< sc_lv<3> > indvar_flatten_reg_374;
    sc_signal< sc_lv<2> > y2_reg_385;
    sc_signal< sc_lv<32> > window_2_2_1_reg_396;
    sc_signal< sc_lv<32> > window_2_1_1_reg_408;
    sc_signal< sc_lv<32> > window_1_2_1_reg_420;
    sc_signal< sc_lv<32> > window_1_1_1_reg_432;
    sc_signal< sc_lv<2> > x3_reg_444;
    sc_signal< sc_lv<19> > indvar_flatten6_reg_455;
    sc_signal< sc_lv<10> > y_assign_reg_466;
    sc_signal< sc_lv<10> > x_assign_reg_478;
    sc_signal< sc_lv<32> > window_1_1_reg_489;
    sc_signal< bool > ap_condition_995;
    sc_signal< sc_lv<32> > window_1_0_reg_500;
    sc_signal< sc_lv<32> > window_2_1_reg_512;
    sc_signal< sc_lv<32> > window_2_0_reg_523;
    sc_signal< sc_lv<32> > window_2_2_reg_535;
    sc_signal< sc_lv<1> > exitcond1_fu_555_p2;
    sc_signal< sc_lv<10> > x_1_fu_561_p2;
    sc_signal< sc_lv<10> > x_1_reg_1182;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond4_fu_572_p2;
    sc_signal< sc_lv<10> > x_2_fu_578_p2;
    sc_signal< sc_lv<10> > x_2_reg_1191;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_589_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1196;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<3> > indvar_flatten_next_fu_595_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > tmp_3_mid2_v_fu_621_p3;
    sc_signal< sc_lv<2> > tmp_3_mid2_v_reg_1205;
    sc_signal< sc_lv<1> > tmp_1_fu_629_p1;
    sc_signal< sc_lv<1> > tmp_1_reg_1210;
    sc_signal< sc_lv<1> > cond_mid2_fu_645_p3;
    sc_signal< sc_lv<1> > cond_mid2_reg_1215;
    sc_signal< sc_lv<1> > cond1_fu_673_p2;
    sc_signal< sc_lv<1> > cond1_reg_1233;
    sc_signal< sc_lv<2> > x_3_fu_679_p2;
    sc_signal< sc_lv<32> > window_2_2_6_fu_720_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > window_2_2_7_fu_727_p3;
    sc_signal< sc_lv<32> > window_2_2_8_fu_734_p3;
    sc_signal< sc_lv<32> > window_2_2_9_fu_741_p3;
    sc_signal< sc_lv<10> > y_fu_759_p2;
    sc_signal< sc_lv<10> > y_reg_1304;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter1_y_reg_1304;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter2_y_reg_1304;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter3_y_reg_1304;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter4_y_reg_1304;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter5_y_reg_1304;
    sc_signal< sc_lv<1> > tmp_3_reg_1309;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_773_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314;
    sc_signal< sc_lv<19> > indvar_flatten_next7_fu_779_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > exitcond2_fu_788_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323;
    sc_signal< sc_lv<1> > tmp_i_i_mid2_fu_808_p3;
    sc_signal< sc_lv<1> > tmp_i_i_mid2_reg_1329;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329;
    sc_signal< sc_lv<10> > y_assign_mid2_fu_816_p3;
    sc_signal< sc_lv<10> > y_assign_mid2_reg_1336;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_830_p2;
    sc_signal< sc_lv<1> > tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342;
    sc_signal< sc_lv<10> > x_4_fu_836_p2;
    sc_signal< sc_lv<10> > x_4_reg_1349;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter1_x_4_reg_1349;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter2_x_4_reg_1349;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter3_x_4_reg_1349;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter4_x_4_reg_1349;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter5_x_4_reg_1349;
    sc_signal< sc_lv<9> > line_buf_0_addr_1_reg_1357;
    sc_signal< sc_lv<9> > line_buf_1_addr_1_reg_1363;
    sc_signal< sc_lv<9> > ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363;
    sc_signal< sc_lv<1> > icmp_fu_852_p2;
    sc_signal< sc_lv<10> > y_assign_1_mid1_fu_899_p2;
    sc_signal< sc_lv<10> > y_assign_1_mid1_reg_1393;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_v_fu_913_p3;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_v_reg_1398;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398;
    sc_signal< sc_lv<8> > kernel_6_read_reg_1404;
    sc_signal< sc_lv<8> > kernel_7_read_reg_1409;
    sc_signal< sc_lv<8> > kernel_8_read_reg_1414;
    sc_signal< sc_lv<32> > line_buf_1_q0;
    sc_signal< sc_lv<32> > window_1_2_reg_1449;
    sc_signal< sc_lv<32> > result_3_0_1_i_fu_1031_p2;
    sc_signal< sc_lv<32> > result_3_0_1_i_reg_1479;
    sc_signal< sc_lv<32> > grp_fu_943_p2;
    sc_signal< sc_lv<32> > tmp_9_0_2_i_reg_1484;
    sc_signal< sc_lv<32> > grp_fu_953_p2;
    sc_signal< sc_lv<32> > tmp_9_1_i_reg_1489;
    sc_signal< sc_lv<32> > grp_fu_963_p2;
    sc_signal< sc_lv<32> > tmp_9_1_1_i_reg_1494;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494;
    sc_signal< sc_lv<32> > grp_fu_973_p2;
    sc_signal< sc_lv<32> > tmp_9_1_2_i_reg_1499;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499;
    sc_signal< sc_lv<32> > result_2_0_2_i_fu_1066_p3;
    sc_signal< sc_lv<32> > result_2_0_2_i_reg_1504;
    sc_signal< sc_lv<32> > result_3_1_i_fu_1074_p2;
    sc_signal< sc_lv<32> > result_3_1_i_reg_1509;
    sc_signal< sc_lv<32> > grp_fu_995_p2;
    sc_signal< sc_lv<32> > tmp_9_2_i_reg_1514;
    sc_signal< sc_lv<32> > grp_fu_1004_p2;
    sc_signal< sc_lv<32> > tmp_9_2_1_i_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519;
    sc_signal< sc_lv<32> > grp_fu_1013_p2;
    sc_signal< sc_lv<32> > tmp_9_2_2_i_reg_1524;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524;
    sc_signal< sc_lv<32> > result_2_1_2_i_fu_1106_p3;
    sc_signal< sc_lv<32> > result_2_1_2_i_reg_1529;
    sc_signal< sc_lv<32> > result_3_2_i_fu_1114_p2;
    sc_signal< sc_lv<32> > result_3_2_i_reg_1535;
    sc_signal< sc_lv<32> > val_out_fu_1169_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_lv<9> > line_buf_0_address0;
    sc_signal< sc_logic > line_buf_0_ce0;
    sc_signal< sc_logic > line_buf_0_we0;
    sc_signal< sc_lv<32> > line_buf_0_q0;
    sc_signal< sc_logic > line_buf_0_ce1;
    sc_signal< sc_logic > line_buf_0_we1;
    sc_signal< sc_lv<9> > line_buf_1_address0;
    sc_signal< sc_logic > line_buf_1_ce0;
    sc_signal< sc_logic > line_buf_1_we0;
    sc_signal< sc_logic > line_buf_1_ce1;
    sc_signal< sc_logic > line_buf_1_we1;
    sc_signal< sc_lv<10> > x_phi_fu_354_p4;
    sc_signal< sc_lv<10> > x1_phi_fu_366_p4;
    sc_signal< sc_lv<2> > y2_phi_fu_389_p4;
    sc_signal< sc_lv<10> > y_assign_phi_fu_470_p4;
    sc_signal< sc_lv<10> > x_assign_phi_fu_482_p4;
    sc_signal< sc_lv<32> > window_1_1_phi_fu_492_p4;
    sc_signal< sc_lv<32> > window_1_0_phi_fu_503_p4;
    sc_signal< sc_lv<32> > window_2_1_phi_fu_515_p4;
    sc_signal< sc_lv<32> > window_2_0_phi_fu_526_p4;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535;
    sc_signal< sc_lv<32> > x_cast7_fu_567_p1;
    sc_signal< sc_lv<32> > x1_cast6_fu_584_p1;
    sc_signal< sc_lv<32> > tmp_cast_fu_667_p1;
    sc_signal< sc_lv<32> > x5_cast1_fu_824_p1;
    sc_signal< sc_lv<32> > window_0_0_read_as_fu_166;
    sc_signal< sc_lv<32> > window_0_0_fu_170;
    sc_signal< sc_lv<32> > window_0_1_fu_174;
    sc_signal< sc_lv<32> > window_1_0_read_as_fu_178;
    sc_signal< sc_lv<32> > window_2_0_read_as_fu_182;
    sc_signal< sc_lv<32> > read_count_1_fu_186;
    sc_signal< sc_lv<32> > read_count_fu_858_p2;
    sc_signal< sc_lv<1> > exitcond_fu_601_p2;
    sc_signal< sc_lv<2> > y9_fu_615_p2;
    sc_signal< sc_lv<1> > cond_mid1_fu_633_p2;
    sc_signal< sc_lv<1> > cond_fu_639_p2;
    sc_signal< sc_lv<2> > x3_mid2_fu_607_p3;
    sc_signal< sc_lv<3> > x3_cast4_cast_fu_653_p1;
    sc_signal< sc_lv<3> > tmp_s_fu_657_p2;
    sc_signal< sc_lv<9> > tmp_cast8_fu_663_p1;
    sc_signal< sc_lv<32> > window_1_1_2_fu_685_p3;
    sc_signal< sc_lv<32> > window_2_2_4_fu_706_p3;
    sc_signal< sc_lv<32> > window_2_2_5_fu_713_p3;
    sc_signal< sc_lv<32> > window_2_2_1_11_fu_692_p3;
    sc_signal< sc_lv<32> > window_2_2_2_fu_699_p3;
    sc_signal< sc_lv<1> > tmp_i_i_mid1_fu_802_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_753_p2;
    sc_signal< sc_lv<10> > x_assign_mid2_fu_794_p3;
    sc_signal< sc_lv<14> > tmp_12_fu_842_p4;
    sc_signal< sc_lv<1> > tmp_7_fu_905_p3;
    sc_signal< sc_lv<8> > grp_fu_923_p1;
    sc_signal< sc_lv<8> > grp_fu_933_p1;
    sc_signal< sc_lv<8> > grp_fu_943_p1;
    sc_signal< sc_lv<8> > grp_fu_953_p1;
    sc_signal< sc_lv<8> > grp_fu_963_p1;
    sc_signal< sc_lv<8> > grp_fu_973_p1;
    sc_signal< sc_lv<8> > grp_fu_995_p1;
    sc_signal< sc_lv<8> > grp_fu_1004_p1;
    sc_signal< sc_lv<8> > grp_fu_1013_p1;
    sc_signal< sc_lv<1> > or_cond1_i_i_fu_1019_p2;
    sc_signal< sc_lv<32> > grp_fu_923_p2;
    sc_signal< sc_lv<32> > grp_fu_933_p2;
    sc_signal< sc_lv<32> > result_2_i_fu_1023_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_1043_p3;
    sc_signal< sc_lv<1> > rev_fu_1050_p2;
    sc_signal< sc_lv<32> > result_2_0_1_i_fu_1037_p3;
    sc_signal< sc_lv<1> > p_i2_i_fu_1056_p2;
    sc_signal< sc_lv<32> > result_3_0_2_i_fu_1061_p2;
    sc_signal< sc_lv<32> > result_2_1_i_fu_1079_p3;
    sc_signal< sc_lv<10> > tmp_5_fu_1089_p2;
    sc_signal< sc_lv<32> > result_3_1_1_i_fu_1084_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_1093_p3;
    sc_signal< sc_lv<32> > result_3_1_2_i_fu_1101_p2;
    sc_signal< sc_lv<1> > tmp_i2_i_mid2_fu_1124_p2;
    sc_signal< sc_lv<1> > or_cond1_i6_i_fu_1129_p2;
    sc_signal< sc_lv<32> > result_2_2_i_fu_1134_p3;
    sc_signal< sc_lv<32> > result_3_2_1_i_fu_1140_p2;
    sc_signal< sc_lv<10> > y_assign_1_mid2_fu_1119_p3;
    sc_signal< sc_lv<10> > tmp_8_fu_1151_p2;
    sc_signal< sc_lv<32> > result_2_2_1_i_fu_1145_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_1156_p3;
    sc_signal< sc_lv<32> > result_3_2_2_i_fu_1164_p2;
    sc_signal< sc_logic > grp_fu_923_ce;
    sc_signal< sc_logic > grp_fu_933_ce;
    sc_signal< sc_logic > grp_fu_943_ce;
    sc_signal< sc_logic > grp_fu_953_ce;
    sc_signal< sc_logic > grp_fu_963_ce;
    sc_signal< sc_logic > grp_fu_973_ce;
    sc_signal< sc_logic > grp_fu_995_ce;
    sc_signal< sc_logic > grp_fu_1004_ce;
    sc_signal< sc_logic > grp_fu_1013_ce;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< bool > ap_condition_1922;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_lv<32> > grp_fu_1004_p10;
    sc_signal< sc_lv<32> > grp_fu_1013_p10;
    sc_signal< sc_lv<32> > grp_fu_923_p10;
    sc_signal< sc_lv<32> > grp_fu_933_p10;
    sc_signal< sc_lv<32> > grp_fu_943_p10;
    sc_signal< sc_lv<32> > grp_fu_953_p10;
    sc_signal< sc_lv<32> > grp_fu_963_p10;
    sc_signal< sc_lv<32> > grp_fu_973_p10;
    sc_signal< sc_lv<32> > grp_fu_995_p10;
    sc_signal< bool > ap_condition_1006;
    sc_signal< bool > ap_condition_1110;
    sc_signal< bool > ap_condition_1238;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state10;
    static const sc_lv<9> ap_ST_fsm_pp3_stage0;
    static const sc_lv<9> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FE;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<32> ap_const_lv32_202;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_condition_1006();
    void thread_ap_condition_1110();
    void thread_ap_condition_1238();
    void thread_ap_condition_1922();
    void thread_ap_condition_995();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_cond1_fu_673_p2();
    void thread_cond_fu_639_p2();
    void thread_cond_mid1_fu_633_p2();
    void thread_cond_mid2_fu_645_p3();
    void thread_exitcond1_fu_555_p2();
    void thread_exitcond2_fu_788_p2();
    void thread_exitcond4_fu_572_p2();
    void thread_exitcond_flatten8_fu_773_p2();
    void thread_exitcond_flatten_fu_589_p2();
    void thread_exitcond_fu_601_p2();
    void thread_grp_fu_1004_ce();
    void thread_grp_fu_1004_p1();
    void thread_grp_fu_1004_p10();
    void thread_grp_fu_1013_ce();
    void thread_grp_fu_1013_p1();
    void thread_grp_fu_1013_p10();
    void thread_grp_fu_923_ce();
    void thread_grp_fu_923_p1();
    void thread_grp_fu_923_p10();
    void thread_grp_fu_933_ce();
    void thread_grp_fu_933_p1();
    void thread_grp_fu_933_p10();
    void thread_grp_fu_943_ce();
    void thread_grp_fu_943_p1();
    void thread_grp_fu_943_p10();
    void thread_grp_fu_953_ce();
    void thread_grp_fu_953_p1();
    void thread_grp_fu_953_p10();
    void thread_grp_fu_963_ce();
    void thread_grp_fu_963_p1();
    void thread_grp_fu_963_p10();
    void thread_grp_fu_973_ce();
    void thread_grp_fu_973_p1();
    void thread_grp_fu_973_p10();
    void thread_grp_fu_995_ce();
    void thread_grp_fu_995_p1();
    void thread_grp_fu_995_p10();
    void thread_icmp_fu_852_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_V_data_V_0_ack_in();
    void thread_in_stream_V_data_V_0_ack_out();
    void thread_in_stream_V_data_V_0_data_out();
    void thread_in_stream_V_data_V_0_load_A();
    void thread_in_stream_V_data_V_0_load_B();
    void thread_in_stream_V_data_V_0_sel();
    void thread_in_stream_V_data_V_0_state_cmp_full();
    void thread_in_stream_V_data_V_0_vld_in();
    void thread_in_stream_V_data_V_0_vld_out();
    void thread_in_stream_V_dest_V_0_ack_out();
    void thread_in_stream_V_dest_V_0_vld_in();
    void thread_indvar_flatten_next7_fu_779_p2();
    void thread_indvar_flatten_next_fu_595_p2();
    void thread_line_buf_0_address0();
    void thread_line_buf_0_ce0();
    void thread_line_buf_0_ce1();
    void thread_line_buf_0_we0();
    void thread_line_buf_0_we1();
    void thread_line_buf_1_address0();
    void thread_line_buf_1_ce0();
    void thread_line_buf_1_ce1();
    void thread_line_buf_1_we0();
    void thread_line_buf_1_we1();
    void thread_or_cond1_i6_i_fu_1129_p2();
    void thread_or_cond1_i_i_fu_1019_p2();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDEST();
    void thread_out_stream_TID();
    void thread_out_stream_TKEEP();
    void thread_out_stream_TLAST();
    void thread_out_stream_TSTRB();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_V_data_V_1_ack_in();
    void thread_out_stream_V_data_V_1_ack_out();
    void thread_out_stream_V_data_V_1_data_out();
    void thread_out_stream_V_data_V_1_load_A();
    void thread_out_stream_V_data_V_1_load_B();
    void thread_out_stream_V_data_V_1_sel();
    void thread_out_stream_V_data_V_1_state_cmp_full();
    void thread_out_stream_V_data_V_1_vld_in();
    void thread_out_stream_V_data_V_1_vld_out();
    void thread_out_stream_V_dest_V_1_ack_in();
    void thread_out_stream_V_dest_V_1_ack_out();
    void thread_out_stream_V_dest_V_1_data_out();
    void thread_out_stream_V_dest_V_1_sel();
    void thread_out_stream_V_dest_V_1_vld_in();
    void thread_out_stream_V_dest_V_1_vld_out();
    void thread_out_stream_V_id_V_1_ack_in();
    void thread_out_stream_V_id_V_1_ack_out();
    void thread_out_stream_V_id_V_1_data_out();
    void thread_out_stream_V_id_V_1_sel();
    void thread_out_stream_V_id_V_1_vld_in();
    void thread_out_stream_V_id_V_1_vld_out();
    void thread_out_stream_V_keep_V_1_ack_in();
    void thread_out_stream_V_keep_V_1_ack_out();
    void thread_out_stream_V_keep_V_1_data_out();
    void thread_out_stream_V_keep_V_1_sel();
    void thread_out_stream_V_keep_V_1_vld_in();
    void thread_out_stream_V_keep_V_1_vld_out();
    void thread_out_stream_V_last_V_1_ack_in();
    void thread_out_stream_V_last_V_1_ack_out();
    void thread_out_stream_V_last_V_1_data_out();
    void thread_out_stream_V_last_V_1_sel();
    void thread_out_stream_V_last_V_1_vld_in();
    void thread_out_stream_V_last_V_1_vld_out();
    void thread_out_stream_V_strb_V_1_ack_in();
    void thread_out_stream_V_strb_V_1_ack_out();
    void thread_out_stream_V_strb_V_1_data_out();
    void thread_out_stream_V_strb_V_1_sel();
    void thread_out_stream_V_strb_V_1_vld_in();
    void thread_out_stream_V_strb_V_1_vld_out();
    void thread_out_stream_V_user_V_1_ack_in();
    void thread_out_stream_V_user_V_1_ack_out();
    void thread_out_stream_V_user_V_1_data_out();
    void thread_out_stream_V_user_V_1_sel();
    void thread_out_stream_V_user_V_1_vld_in();
    void thread_out_stream_V_user_V_1_vld_out();
    void thread_p_i2_i_fu_1056_p2();
    void thread_read_count_fu_858_p2();
    void thread_result_2_0_1_i_fu_1037_p3();
    void thread_result_2_0_2_i_fu_1066_p3();
    void thread_result_2_1_2_i_fu_1106_p3();
    void thread_result_2_1_i_fu_1079_p3();
    void thread_result_2_2_1_i_fu_1145_p3();
    void thread_result_2_2_i_fu_1134_p3();
    void thread_result_2_i_fu_1023_p3();
    void thread_result_3_0_1_i_fu_1031_p2();
    void thread_result_3_0_2_i_fu_1061_p2();
    void thread_result_3_1_1_i_fu_1084_p2();
    void thread_result_3_1_2_i_fu_1101_p2();
    void thread_result_3_1_i_fu_1074_p2();
    void thread_result_3_2_1_i_fu_1140_p2();
    void thread_result_3_2_2_i_fu_1164_p2();
    void thread_result_3_2_i_fu_1114_p2();
    void thread_rev_fu_1050_p2();
    void thread_tmp_10_fu_1093_p3();
    void thread_tmp_11_fu_1156_p3();
    void thread_tmp_12_fu_842_p4();
    void thread_tmp_1_fu_629_p1();
    void thread_tmp_3_i_i_fu_830_p2();
    void thread_tmp_3_mid2_v_fu_621_p3();
    void thread_tmp_5_fu_1089_p2();
    void thread_tmp_7_fu_905_p3();
    void thread_tmp_8_fu_1151_p2();
    void thread_tmp_9_fu_1043_p3();
    void thread_tmp_cast8_fu_663_p1();
    void thread_tmp_cast_fu_667_p1();
    void thread_tmp_i2_i_mid2_fu_1124_p2();
    void thread_tmp_i2_i_mid2_v_fu_913_p3();
    void thread_tmp_i_i_fu_753_p2();
    void thread_tmp_i_i_mid1_fu_802_p2();
    void thread_tmp_i_i_mid2_fu_808_p3();
    void thread_tmp_s_fu_657_p2();
    void thread_val_out_fu_1169_p3();
    void thread_window_1_0_phi_fu_503_p4();
    void thread_window_1_1_2_fu_685_p3();
    void thread_window_1_1_phi_fu_492_p4();
    void thread_window_2_0_phi_fu_526_p4();
    void thread_window_2_1_phi_fu_515_p4();
    void thread_window_2_2_1_11_fu_692_p3();
    void thread_window_2_2_2_fu_699_p3();
    void thread_window_2_2_4_fu_706_p3();
    void thread_window_2_2_5_fu_713_p3();
    void thread_window_2_2_6_fu_720_p3();
    void thread_window_2_2_7_fu_727_p3();
    void thread_window_2_2_8_fu_734_p3();
    void thread_window_2_2_9_fu_741_p3();
    void thread_x1_cast6_fu_584_p1();
    void thread_x1_phi_fu_366_p4();
    void thread_x3_cast4_cast_fu_653_p1();
    void thread_x3_mid2_fu_607_p3();
    void thread_x5_cast1_fu_824_p1();
    void thread_x_1_fu_561_p2();
    void thread_x_2_fu_578_p2();
    void thread_x_3_fu_679_p2();
    void thread_x_4_fu_836_p2();
    void thread_x_assign_mid2_fu_794_p3();
    void thread_x_assign_phi_fu_482_p4();
    void thread_x_cast7_fu_567_p1();
    void thread_x_phi_fu_354_p4();
    void thread_y2_phi_fu_389_p4();
    void thread_y9_fu_615_p2();
    void thread_y_assign_1_mid1_fu_899_p2();
    void thread_y_assign_1_mid2_fu_1119_p3();
    void thread_y_assign_mid2_fu_816_p3();
    void thread_y_assign_phi_fu_470_p4();
    void thread_y_fu_759_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
