[06/26 15:52:50      0s] 
[06/26 15:52:50      0s] Cadence Innovus(TM) Implementation System.
[06/26 15:52:50      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/26 15:52:50      0s] 
[06/26 15:52:50      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/26 15:52:50      0s] Options:	
[06/26 15:52:50      0s] Date:		Wed Jun 26 15:52:50 2019
[06/26 15:52:50      0s] Host:		lab513-pc1 (x86_64 w/Linux 3.10.0-693.21.1.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz 6144KB)
[06/26 15:52:50      0s] OS:		Scientific Linux release 7.4 (Nitrogen)
[06/26 15:52:50      0s] 
[06/26 15:52:50      0s] License:
[06/26 15:52:50      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/26 15:52:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/26 15:53:14      8s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/26 15:53:14      8s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/26 15:53:14      8s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/26 15:53:14      8s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/26 15:53:14      8s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/26 15:53:14      8s] @(#)CDS: CPE v17.11-s095
[06/26 15:53:14      8s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/26 15:53:14      8s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/26 15:53:14      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/26 15:53:14      8s] @(#)CDS: RCDB 11.10
[06/26 15:53:14      8s] --- Running on lab513-pc1 (x86_64 w/Linux 3.10.0-693.21.1.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz 6144KB) ---
[06/26 15:53:14      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p.

[06/26 15:53:14      8s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[06/26 15:53:14      8s] 
[06/26 15:53:14      8s] **INFO:  MMMC transition support version v31-84 
[06/26 15:53:14      8s] 
[06/26 15:53:14      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/26 15:53:14      8s] <CMD> suppressMessage ENCEXT-2799
[06/26 15:53:15      8s] <CMD> getDrawView
[06/26 15:53:15      8s] <CMD> loadWorkspace -name Physical
[06/26 15:53:16      8s] <CMD> win
[06/26 15:54:29     11s] <CMD> set init_gnd_net VSS
[06/26 15:54:29     11s] <CMD> set init_lef_file {/tools/DesignKits/pssw/LEF/tsmc13fsg_8lm_tech.lef /tools/DesignKits/pssw/LEF/tsmc13g_m_macros.lef /tools/DesignKits/pssw/LEF/tsmc13hvt_m_macros.lef}
[06/26 15:54:29     11s] <CMD> set init_verilog ../genus_2/elevator_RTL.v
[06/26 15:54:29     11s] <CMD> set init_mmmc_file ../genus_2/genus_invs_des/genus.mmode.tcl
[06/26 15:54:29     11s] <CMD> set init_top_cell elevator
[06/26 15:54:29     11s] <CMD> set init_pwr_net VDD
[06/26 15:54:29     11s] <CMD> init_design
[06/26 15:54:29     11s] #% Begin Load MMMC data ... (date=06/26 15:54:29, mem=458.0M)
[06/26 15:54:29     11s] Extraction setup Delayed 
[06/26 15:54:29     11s] #% End Load MMMC data ... (date=06/26 15:54:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=458.1M, current mem=458.1M)
[06/26 15:54:29     11s] 
[06/26 15:54:29     11s] Loading LEF file /tools/DesignKits/pssw/LEF/tsmc13fsg_8lm_tech.lef ...
[06/26 15:54:29     11s] 
[06/26 15:54:29     11s] Loading LEF file /tools/DesignKits/pssw/LEF/tsmc13g_m_macros.lef ...
[06/26 15:54:29     11s] Set DBUPerIGU to M2 pitch 820.
[06/26 15:54:30     11s] 
[06/26 15:54:30     11s] Loading LEF file /tools/DesignKits/pssw/LEF/tsmc13hvt_m_macros.lef ...
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLMTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLMTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX1MTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1MTH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-201' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNAMTH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-200' for more detail.
[06/26 15:54:30     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/26 15:54:30     11s] To increase the message display limit, refer to the product command reference manual.
[06/26 15:54:30     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 15:54:30     11s] Type 'man IMPLF-201' for more detail.
[06/26 15:54:30     11s] 
[06/26 15:54:30     11s] viaInitial starts at Wed Jun 26 15:54:30 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[06/26 15:54:30     11s] Type 'man IMPPP-557' for more detail.
[06/26 15:54:30     11s] viaInitial ends at Wed Jun 26 15:54:30 2019
Loading view definition file from ../genus_2/genus_invs_des/genus.mmode.tcl
[06/26 15:54:30     11s] Reading default_library_set timing library '/tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib' ...
[06/26 15:54:30     11s] **WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib, Line 136)
[06/26 15:54:30     11s] **WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib, Line 140)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/26 15:54:30     12s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis. (File /tools/DesignKits/pssw/TIMING13/tt_g_1v20_25c.lib)
[06/26 15:54:30     12s] Read 618 cells in library 'tt_g_1v20_25c' 
[06/26 15:54:30     12s] Reading default_library_set timing library '/tools/DesignKits/pssw/TIMING13/tt_hvt_1v20_25c.lib' ...
[06/26 15:54:30     12s] **WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /tools/DesignKits/pssw/TIMING13/tt_hvt_1v20_25c.lib, Line 137)
[06/26 15:54:30     12s] **WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /tools/DesignKits/pssw/TIMING13/tt_hvt_1v20_25c.lib, Line 141)
[06/26 15:54:31     12s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1MTH'. The cell will only be used for analysis. (File /tools/DesignKits/pssw/TIMING13/tt_hvt_1v20_25c.lib)
[06/26 15:54:31     12s] Read 618 cells in library 'tt_hvt_1v20_25c' 
[06/26 15:54:31     12s] *** End library_loading (cpu=0.02min, real=0.02min, mem=18.1M, fe_cpu=0.21min, fe_real=1.68min, fe_mem=557.2M) ***
[06/26 15:54:31     12s] #% Begin Load netlist data ... (date=06/26 15:54:31, mem=546.9M)
[06/26 15:54:31     12s] *** Begin netlist parsing (mem=557.2M) ***
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[06/26 15:54:31     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/26 15:54:31     12s] To increase the message display limit, refer to the product command reference manual.
[06/26 15:54:31     12s] Created 1236 new cells from 2 timing libraries.
[06/26 15:54:31     12s] Reading netlist ...
[06/26 15:54:31     12s] Backslashed names will retain backslash and a trailing blank character.
[06/26 15:54:31     12s] Reading verilog netlist '../genus_2/elevator_RTL.v'
[06/26 15:54:31     12s] 
[06/26 15:54:31     12s] *** Memory Usage v#1 (Current mem = 557.230M, initial mem = 179.691M) ***
[06/26 15:54:31     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=557.2M) ***
[06/26 15:54:31     12s] #% End Load netlist data ... (date=06/26 15:54:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=546.9M, current mem=496.6M)
[06/26 15:54:31     12s] Set top cell to elevator.
[06/26 15:54:31     13s] Hooked 1236 DB cells to tlib cells.
[06/26 15:54:31     13s] Starting recursive module instantiation check.
[06/26 15:54:31     13s] No recursion found.
[06/26 15:54:31     13s] Building hierarchical netlist for Cell elevator ...
[06/26 15:54:31     13s] *** Netlist is unique.
[06/26 15:54:31     13s] ** info: there are 1266 modules.
[06/26 15:54:31     13s] ** info: there are 750 stdCell insts.
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] *** Memory Usage v#1 (Current mem = 579.895M, initial mem = 179.691M) ***
[06/26 15:54:31     13s] Set Default Net Delay as 1000 ps.
[06/26 15:54:31     13s] Set Default Net Load as 0.5 pF. 
[06/26 15:54:31     13s] Set Default Input Pin Transition as 0.1 ps.
[06/26 15:54:31     13s] Extraction setup Delayed 
[06/26 15:54:31     13s] *Info: initialize multi-corner CTS.
[06/26 15:54:31     13s] Reading timing constraints file 'genus._default_constraint_mode_.sdc' ...
[06/26 15:54:31     13s] Current (total cpu=0:00:13.2, real=0:01:41, peak res=636.4M, current mem=636.4M)
[06/26 15:54:31     13s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File genus._default_constraint_mode_.sdc, Line 51).
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] INFO (CTE): Reading of timing constraints file genus._default_constraint_mode_.sdc completed, with 1 WARNING
[06/26 15:54:31     13s] WARNING (CTE-25): Line: 9, 10 of File genus._default_constraint_mode_.sdc : Skipped unsupported command: set_units
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.8M, current mem=649.8M)
[06/26 15:54:31     13s] Current (total cpu=0:00:13.3, real=0:01:41, peak res=649.8M, current mem=649.8M)
[06/26 15:54:31     13s] Creating Cell Server ...(0, 1, 1, 1)
[06/26 15:54:31     13s] Summary for sequential cells identification: 
[06/26 15:54:31     13s]   Identified SBFF number: 292
[06/26 15:54:31     13s]   Identified MBFF number: 0
[06/26 15:54:31     13s]   Identified SB Latch number: 0
[06/26 15:54:31     13s]   Identified MB Latch number: 0
[06/26 15:54:31     13s]   Not identified SBFF number: 0
[06/26 15:54:31     13s]   Not identified MBFF number: 0
[06/26 15:54:31     13s]   Not identified SB Latch number: 0
[06/26 15:54:31     13s]   Not identified MB Latch number: 0
[06/26 15:54:31     13s]   Number of sequential cells which are not FFs: 56
[06/26 15:54:31     13s] Total number of combinational cells: 868
[06/26 15:54:31     13s] Total number of sequential cells: 348
[06/26 15:54:31     13s] Total number of tristate cells: 20
[06/26 15:54:31     13s] Total number of level shifter cells: 0
[06/26 15:54:31     13s] Total number of power gating cells: 0
[06/26 15:54:31     13s] Total number of isolation cells: 0
[06/26 15:54:31     13s] Total number of power switch cells: 0
[06/26 15:54:31     13s] Total number of pulse generator cells: 0
[06/26 15:54:31     13s] Total number of always on buffers: 0
[06/26 15:54:31     13s] Total number of retention cells: 0
[06/26 15:54:31     13s] List of usable buffers: BUFX2MTH BUFX10MTH BUFX12MTH BUFX14MTH BUFX16MTH BUFX18MTH BUFX20MTH BUFX24MTH BUFX32MTH BUFX3MTH CLKBUFX1MTH BUFX4MTH BUFX5MTH BUFX6MTH BUFX8MTH CLKBUFX12MTH CLKBUFX16MTH CLKBUFX20MTH CLKBUFX24MTH CLKBUFX2MTH CLKBUFX3MTH CLKBUFX32MTH CLKBUFX40MTH CLKBUFX4MTH CLKBUFX6MTH CLKBUFX8MTH BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M DLY1X4M
[06/26 15:54:31     13s] Total number of usable buffers: 53
[06/26 15:54:31     13s] List of unusable buffers:
[06/26 15:54:31     13s] Total number of unusable buffers: 0
[06/26 15:54:31     13s] List of usable inverters: CLKINVX1MTH CLKINVX12MTH CLKINVX16MTH CLKINVX20MTH CLKINVX24MTH CLKINVX2MTH CLKINVX3MTH CLKINVX32MTH CLKINVX40MTH CLKINVX4MTH CLKINVX6MTH CLKINVX8MTH INVX10MTH INVX12MTH INVX14MTH INVX16MTH INVX18MTH INVX2MTH INVX1MTH INVX20MTH INVX24MTH INVX32MTH INVX4MTH INVX3MTH INVX6MTH INVX5MTH INVX8MTH CLKINVX1M INVXLMTH CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[06/26 15:54:31     13s] Total number of usable inverters: 56
[06/26 15:54:31     13s] List of unusable inverters:
[06/26 15:54:31     13s] Total number of unusable inverters: 0
[06/26 15:54:31     13s] List of identified usable delay cells: DLY1X1MTH DLY1X4MTH DLY2X1MTH DLY2X4MTH DLY3X1MTH DLY3X4MTH DLY4X1MTH DLY4X4MTH DLY1X1M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[06/26 15:54:31     13s] Total number of identified usable delay cells: 15
[06/26 15:54:31     13s] List of identified unusable delay cells:
[06/26 15:54:31     13s] Total number of identified unusable delay cells: 0
[06/26 15:54:31     13s] Creating Cell Server, finished. 
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] Deleting Cell Server ...
[06/26 15:54:31     13s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/26 15:54:31     13s] Extraction setup Started 
[06/26 15:54:31     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/26 15:54:31     13s] Reading Capacitance Table File /tools/DesignKits/pssw/tsmc13fsg.capTbl ...
[06/26 15:54:31     13s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2773' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (EMS-42):	Message (IMPEXT-2799) has been suppressed from output.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2773' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/26 15:54:31     13s] Type 'man IMPEXT-2776' for more detail.
[06/26 15:54:31     13s] Importing multi-corner RC tables ... 
[06/26 15:54:31     13s] Summary of Active RC-Corners : 
[06/26 15:54:31     13s]  
[06/26 15:54:31     13s]  Analysis View: _default_view_
[06/26 15:54:31     13s]     RC-Corner Name        : _default_rc_corner_
[06/26 15:54:31     13s]     RC-Corner Index       : 0
[06/26 15:54:31     13s]     RC-Corner Temperature : 25 Celsius
[06/26 15:54:31     13s]     RC-Corner Cap Table   : '/tools/DesignKits/pssw/tsmc13fsg.capTbl'
[06/26 15:54:31     13s]     RC-Corner PreRoute Res Factor         : 1
[06/26 15:54:31     13s]     RC-Corner PreRoute Cap Factor         : 1
[06/26 15:54:31     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/26 15:54:31     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/26 15:54:31     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/26 15:54:31     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/26 15:54:31     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/26 15:54:31     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/26 15:54:31     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/26 15:54:31     13s] 
[06/26 15:54:31     13s] *** Summary of all messages that are not suppressed in this session:
[06/26 15:54:31     13s] Severity  ID               Count  Summary                                  
[06/26 15:54:31     13s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/26 15:54:31     13s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/26 15:54:31     13s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/26 15:54:31     13s] WARNING   IMPEXT-2776         14  The via resistance between layers %s and...
[06/26 15:54:31     13s] WARNING   IMPEXT-2801          1  Resistance values are not provided in th...
[06/26 15:54:31     13s] WARNING   IMPVL-159         2472  Pin '%s' of cell '%s' is defined in LEF ...
[06/26 15:54:31     13s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[06/26 15:54:31     13s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[06/26 15:54:31     13s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/26 15:54:31     13s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/26 15:54:31     13s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[06/26 15:54:31     13s] *** Message Summary: 2548 warning(s), 0 error(s)
[06/26 15:54:31     13s] 
[06/26 15:54:53     14s] <CMD> getIoFlowFlag
[06/26 15:55:02     14s] <CMD> setIoFlowFlag 0
[06/26 15:55:02     14s] <CMD> floorPlan -site TSM130NMMETROSITE -r 0.989053314413 0.699989 30.0 30.0 30.0 30.0
[06/26 15:55:02     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/26 15:55:02     14s] <CMD> uiSetTool select
[06/26 15:55:02     14s] <CMD> getIoFlowFlag
[06/26 15:55:02     14s] <CMD> fit
[06/26 15:57:34     28s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[06/26 15:57:42     29s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingOffset 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingThreshold 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingLayers {}
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingOffset 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingThreshold 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeRingLayers {}
[06/26 15:58:28     31s] <CMD> set sprCreateIeStripeWidth 10.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeStripeWidth 10.0
[06/26 15:58:28     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/26 15:58:28     32s] <CMD> set sprCreateIeRingOffset 1.0
[06/26 15:58:28     32s] <CMD> set sprCreateIeRingThreshold 1.0
[06/26 15:58:28     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/26 15:58:28     32s] <CMD> set sprCreateIeRingLayers {}
[06/26 15:58:28     32s] <CMD> set sprCreateIeStripeWidth 10.0
[06/26 15:58:28     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/26 15:58:50     33s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/26 15:58:50     33s] The ring targets are set to core/block ring wires.
[06/26 15:58:50     33s] addRing command will consider rows while creating rings.
[06/26 15:58:50     33s] addRing command will disallow rings to go over rows.
[06/26 15:58:50     33s] addRing command will ignore shorts while creating rings.
[06/26 15:58:50     33s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 9.9 bottom 9.9 left 9.9 right 9.9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/26 15:58:50     33s] 
[06/26 15:58:50     33s] Ring generation is complete.
[06/26 15:58:50     33s] vias are now being generated.
[06/26 15:58:50     33s] addRing created 8 wires.
[06/26 15:58:50     33s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/26 15:58:50     33s] +--------+----------------+----------------+
[06/26 15:58:50     33s] |  Layer |     Created    |     Deleted    |
[06/26 15:58:50     33s] +--------+----------------+----------------+
[06/26 15:58:50     33s] | METAL1 |        4       |       NA       |
[06/26 15:58:50     33s] |  VIA12 |        8       |        0       |
[06/26 15:58:50     33s] | METAL2 |        4       |       NA       |
[06/26 15:58:50     33s] +--------+----------------+----------------+
[06/26 16:00:17     40s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/26 16:00:17     40s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL8(8) }
[06/26 16:00:17     40s] *** Begin SPECIAL ROUTE on Wed Jun 26 16:00:17 2019 ***
[06/26 16:00:17     40s] SPECIAL ROUTE ran on directory: /home/student/DYPLOM/dyrdol/magisterka/el_inno
[06/26 16:00:17     40s] SPECIAL ROUTE ran on machine: lab513-pc1 (Linux 3.10.0-693.21.1.el7.x86_64 x86_64 1.90Ghz)
[06/26 16:00:17     40s] 
[06/26 16:00:17     40s] Begin option processing ...
[06/26 16:00:17     40s] srouteConnectPowerBump set to false
[06/26 16:00:17     40s] routeSelectNet set to "VSS VDD"
[06/26 16:00:17     40s] routeSpecial set to true
[06/26 16:00:17     40s] srouteBlockPin set to "useLef"
[06/26 16:00:17     40s] srouteBottomLayerLimit set to 1
[06/26 16:00:17     40s] srouteBottomTargetLayerLimit set to 1
[06/26 16:00:17     40s] srouteConnectConverterPin set to false
[06/26 16:00:17     40s] srouteCrossoverViaBottomLayer set to 1
[06/26 16:00:17     40s] srouteCrossoverViaTopLayer set to 8
[06/26 16:00:17     40s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/26 16:00:17     40s] srouteFollowCorePinEnd set to 3
[06/26 16:00:17     40s] srouteJogControl set to "preferWithChanges differentLayer"
[06/26 16:00:17     40s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/26 16:00:17     40s] sroutePadPinAllPorts set to true
[06/26 16:00:17     40s] sroutePreserveExistingRoutes set to true
[06/26 16:00:17     40s] srouteRoutePowerBarPortOnBothDir set to true
[06/26 16:00:17     40s] srouteStopBlockPin set to "nearestTarget"
[06/26 16:00:17     40s] srouteTopLayerLimit set to 8
[06/26 16:00:17     40s] srouteTopTargetLayerLimit set to 8
[06/26 16:00:17     40s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1713.00 megs.
[06/26 16:00:17     40s] 
[06/26 16:00:17     40s] Reading DB technology information...
[06/26 16:00:17     40s] Finished reading DB technology information.
[06/26 16:00:17     40s] Reading floorplan and netlist information...
[06/26 16:00:17     40s] Finished reading floorplan and netlist information.
[06/26 16:00:18     41s] Read in 16 layers, 8 routing layers, 1 overlap layer
[06/26 16:00:18     41s] Read in 1264 macros, 76 used
[06/26 16:00:18     41s] Read in 74 components
[06/26 16:00:18     41s]   74 core components: 74 unplaced, 0 placed, 0 fixed
[06/26 16:00:18     41s] Read in 44 logical pins
[06/26 16:00:18     41s] Read in 44 nets
[06/26 16:00:18     41s] Read in 2 special nets, 2 routed
[06/26 16:00:18     41s] Read in 148 terminals
[06/26 16:00:18     41s] 2 nets selected.
[06/26 16:00:18     41s] 
[06/26 16:00:18     41s] Begin power routing ...
[06/26 16:00:18     41s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[06/26 16:00:18     41s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/26 16:00:18     41s] Type 'man IMPSR-1256' for more detail.
[06/26 16:00:18     41s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/26 16:00:18     41s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[06/26 16:00:18     41s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/26 16:00:18     41s] Type 'man IMPSR-1256' for more detail.
[06/26 16:00:18     41s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/26 16:00:18     41s] CPU time for FollowPin 0 seconds
[06/26 16:00:18     41s] CPU time for FollowPin 0 seconds
[06/26 16:00:18     41s]   Number of IO ports routed: 0
[06/26 16:00:18     41s]   Number of Block ports routed: 0
[06/26 16:00:18     41s]   Number of Stripe ports routed: 0
[06/26 16:00:18     41s]   Number of Core ports routed: 68
[06/26 16:00:18     41s]   Number of Pad ports routed: 0
[06/26 16:00:18     41s]   Number of Power Bump ports routed: 0
[06/26 16:00:18     41s]   Number of Followpin connections: 34
[06/26 16:00:18     41s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1731.00 megs.
[06/26 16:00:18     41s] 
[06/26 16:00:18     41s] 
[06/26 16:00:18     41s] 
[06/26 16:00:18     41s]  Begin updating DB with routing results ...
[06/26 16:00:18     41s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/26 16:00:18     41s] Pin and blockage extraction finished
[06/26 16:00:18     41s] 
[06/26 16:00:18     41s] sroute created 102 wires.
[06/26 16:00:18     41s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[06/26 16:00:18     41s] +--------+----------------+----------------+
[06/26 16:00:18     41s] |  Layer |     Created    |     Deleted    |
[06/26 16:00:18     41s] +--------+----------------+----------------+
[06/26 16:00:18     41s] | METAL1 |       102      |       NA       |
[06/26 16:00:18     41s] |  VIA12 |       68       |        0       |
[06/26 16:00:18     41s] +--------+----------------+----------------+
[06/26 16:00:56     43s] <CMD> setPlaceMode -fp false
[06/26 16:00:56     43s] <CMD> placeDesign
[06/26 16:00:56     43s] [check_scan_connected]: number of scan connected with missing definition = 3, number of scan = 4, number of sequential = 100, percentage of missing scan cell = 3.00% (3 / 100)
[06/26 16:00:56     43s] *** Starting placeDesign default flow ***
[06/26 16:00:56     43s] *** Start deleteBufferTree ***
[06/26 16:00:56     43s] Info: Detect buffers to remove automatically.
[06/26 16:00:56     43s] Analyzing netlist ...
[06/26 16:00:56     43s] Updating netlist
[06/26 16:00:56     43s] 
[06/26 16:00:56     43s] AAE DB initialization (MEM=968.012 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/26 16:00:56     43s] siFlow : Timing analysis mode is single, using late cdB files
[06/26 16:00:56     43s] Start AAE Lib Loading. (MEM=968.012)
[06/26 16:00:56     44s] End AAE Lib Loading. (MEM=1168.29 CPU=0:00:00.0 Real=0:00:00.0)
[06/26 16:00:56     44s] *summary: 4 instances (buffers/inverters) removed
[06/26 16:00:56     44s] *** Finish deleteBufferTree (0:00:00.2) ***
[06/26 16:00:56     44s] **INFO: Enable pre-place timing setting for timing analysis
[06/26 16:00:56     44s] Set Using Default Delay Limit as 101.
[06/26 16:00:56     44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/26 16:00:56     44s] Set Default Net Delay as 0 ps.
[06/26 16:00:56     44s] Set Default Net Load as 0 pF. 
[06/26 16:00:56     44s] **INFO: Analyzing IO path groups for slack adjustment
[06/26 16:00:56     44s] Effort level <high> specified for reg2reg_tmp.31094 path_group
[06/26 16:00:56     44s] #################################################################################
[06/26 16:00:56     44s] # Design Stage: PreRoute
[06/26 16:00:56     44s] # Design Name: elevator
[06/26 16:00:56     44s] # Design Mode: 90nm
[06/26 16:00:56     44s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:00:56     44s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:00:56     44s] # Signoff Settings: SI Off 
[06/26 16:00:56     44s] #################################################################################
[06/26 16:00:56     44s] Calculate delays in Single mode...
[06/26 16:00:56     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 1171.3M, InitMEM = 1171.3M)
[06/26 16:00:56     44s] Start delay calculation (fullDC) (1 T). (MEM=1171.31)
[06/26 16:00:56     44s] End AAE Lib Interpolated Model. (MEM=1187.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:00:56     44s] First Iteration Infinite Tw... 
[06/26 16:00:56     44s] Total number of fetched objects 809
[06/26 16:00:56     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:00:56     44s] End delay calculation. (MEM=1259.62 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:00:56     44s] End delay calculation (fullDC). (MEM=1162.25 CPU=0:00:00.2 REAL=0:00:00.0)
[06/26 16:00:56     44s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1162.2M) ***
[06/26 16:00:56     44s] **INFO: Disable pre-place timing setting for timing analysis
[06/26 16:00:56     44s] Set Using Default Delay Limit as 1000.
[06/26 16:00:56     44s] Set Default Net Delay as 1000 ps.
[06/26 16:00:56     44s] Set Default Net Load as 0.5 pF. 
[06/26 16:00:56     44s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/26 16:00:56     44s] Deleted 0 physical inst  (cell - / prefix -).
[06/26 16:00:56     44s] *** Starting "NanoPlace(TM) placement v#10 (mem=1148.1M)" ...
[06/26 16:00:56     44s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:00:56     44s] Summary for sequential cells identification: 
[06/26 16:00:56     44s]   Identified SBFF number: 292
[06/26 16:00:56     44s]   Identified MBFF number: 0
[06/26 16:00:56     44s]   Identified SB Latch number: 0
[06/26 16:00:56     44s]   Identified MB Latch number: 0
[06/26 16:00:56     44s]   Not identified SBFF number: 0
[06/26 16:00:56     44s]   Not identified MBFF number: 0
[06/26 16:00:56     44s]   Not identified SB Latch number: 0
[06/26 16:00:56     44s]   Not identified MB Latch number: 0
[06/26 16:00:56     44s]   Number of sequential cells which are not FFs: 56
[06/26 16:00:56     44s] Creating Cell Server, finished. 
[06/26 16:00:56     44s] 
[06/26 16:00:56     44s] total jobs 4302
[06/26 16:00:56     44s] multi thread init TemplateIndex for each ta. thread num 1
[06/26 16:00:56     44s] Wait...
[06/26 16:00:57     44s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.4 mem=1148.1M) ***
[06/26 16:00:58     45s] *** Build Virtual Sizing Timing Model
[06/26 16:00:58     45s] (cpu=0:00:01.1 mem=1148.1M) ***
[06/26 16:00:58     45s] No user setting net weight.
[06/26 16:00:58     45s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/26 16:00:58     45s] Scan chains were not defined.
[06/26 16:00:58     45s] #std cell=748 (0 fixed + 748 movable) #block=0 (0 floating + 0 preplaced)
[06/26 16:00:58     45s] #ioInst=0 #net=794 #term=2882 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=44
[06/26 16:00:58     45s] stdCell: 748 single + 0 double + 0 multi
[06/26 16:00:58     45s] Total standard cell length = 2.3456 (mm), area = 0.0067 (mm^2)
[06/26 16:00:58     45s] Core basic site is TSM130NMMETROSITE
[06/26 16:00:58     45s] Estimated cell power/ground rail width = 0.314 um
[06/26 16:00:58     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:00:58     45s] Apply auto density screen in pre-place stage.
[06/26 16:00:58     45s] Auto density screen increases utilization from 0.699 to 0.699
[06/26 16:00:58     45s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1148.1M
[06/26 16:00:58     45s] Average module density = 0.699.
[06/26 16:00:58     45s] Density for the design = 0.699.
[06/26 16:00:58     45s]        = stdcell_area 5721 sites (6732 um^2) / alloc_area 8184 sites (9630 um^2).
[06/26 16:00:58     45s] Pin Density = 0.3522.
[06/26 16:00:58     45s]             = total # of pins 2882 / total area 8184.
[06/26 16:00:58     45s] Initial padding reaches pin density 0.600 for top
[06/26 16:00:58     45s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.900
[06/26 16:00:58     45s] Initial padding increases density from 0.699 to 0.824 for top
[06/26 16:00:58     45s] === lastAutoLevel = 6 
[06/26 16:00:58     45s] [adp] 0:1:0:1
[06/26 16:00:58     45s] Clock gating cells determined by native netlist tracing.
[06/26 16:00:58     45s] Effort level <high> specified for reg2reg path_group
[06/26 16:00:59     45s] Iteration  1: Total net bbox = 3.794e-11 (0.00e+00 3.79e-11)
[06/26 16:00:59     45s]               Est.  stn bbox = 4.085e-11 (0.00e+00 4.09e-11)
[06/26 16:00:59     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1157.1M
[06/26 16:00:59     45s] Iteration  2: Total net bbox = 3.794e-11 (0.00e+00 3.79e-11)
[06/26 16:00:59     45s]               Est.  stn bbox = 4.085e-11 (0.00e+00 4.09e-11)
[06/26 16:00:59     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1157.1M
[06/26 16:00:59     45s] exp_mt_sequential is set from setPlaceMode option to 1
[06/26 16:00:59     45s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/26 16:00:59     45s] place_exp_mt_interval set to default 32
[06/26 16:00:59     45s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/26 16:00:59     45s] Iteration  3: Total net bbox = 2.837e+01 (1.29e+01 1.55e+01)
[06/26 16:00:59     45s]               Est.  stn bbox = 3.869e+01 (1.87e+01 2.00e+01)
[06/26 16:00:59     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1174.1M
[06/26 16:00:59     45s] Total number of setup views is 1.
[06/26 16:00:59     45s] Total number of active setup views is 1.
[06/26 16:00:59     45s] Active setup views:
[06/26 16:00:59     45s]     _default_view_
[06/26 16:00:59     46s] Iteration  4: Total net bbox = 1.185e+04 (6.15e+03 5.70e+03)
[06/26 16:00:59     46s]               Est.  stn bbox = 1.399e+04 (7.25e+03 6.74e+03)
[06/26 16:00:59     46s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1174.1M
[06/26 16:00:59     46s] Iteration  5: Total net bbox = 1.221e+04 (6.06e+03 6.15e+03)
[06/26 16:00:59     46s]               Est.  stn bbox = 1.446e+04 (7.15e+03 7.31e+03)
[06/26 16:00:59     46s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1174.1M
[06/26 16:00:59     46s] Iteration  6: Total net bbox = 1.278e+04 (6.47e+03 6.31e+03)
[06/26 16:00:59     46s]               Est.  stn bbox = 1.505e+04 (7.57e+03 7.48e+03)
[06/26 16:00:59     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] Iteration  7: Total net bbox = 1.346e+04 (6.87e+03 6.59e+03)
[06/26 16:01:00     46s]               Est.  stn bbox = 1.576e+04 (7.99e+03 7.77e+03)
[06/26 16:01:00     46s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1174.1M
[06/26 16:01:00     46s] Iteration  8: Total net bbox = 1.398e+04 (7.16e+03 6.82e+03)
[06/26 16:01:00     46s]               Est.  stn bbox = 1.628e+04 (8.28e+03 8.00e+03)
[06/26 16:01:00     46s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] Starting Early Global Route rough congestion estimation: mem = 1174.1M
[06/26 16:01:00     46s] (I)       Reading DB...
[06/26 16:01:00     46s] (I)       before initializing RouteDB syMemory usage = 1174.1 MB
[06/26 16:01:00     46s] (I)       congestionReportName   : 
[06/26 16:01:00     46s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:00     46s] (I)       buildTerm2TermWires    : 1
[06/26 16:01:00     46s] (I)       doTrackAssignment      : 1
[06/26 16:01:00     46s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:00     46s] (I)       numThreads             : 1
[06/26 16:01:00     46s] (I)       bufferingAwareRouting  : false
[06/26 16:01:00     46s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:00     46s] (I)       honorPin               : false
[06/26 16:01:00     46s] (I)       honorPinGuide          : true
[06/26 16:01:00     46s] (I)       honorPartition         : false
[06/26 16:01:00     46s] (I)       allowPartitionCrossover: false
[06/26 16:01:00     46s] (I)       honorSingleEntry       : true
[06/26 16:01:00     46s] (I)       honorSingleEntryStrong : true
[06/26 16:01:00     46s] (I)       handleViaSpacingRule   : false
[06/26 16:01:00     46s] (I)       handleEolSpacingRule   : false
[06/26 16:01:00     46s] (I)       PDConstraint           : none
[06/26 16:01:00     46s] (I)       expBetterNDRHandling   : false
[06/26 16:01:00     46s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:00     46s] (I)       routingEffortLevel     : 3
[06/26 16:01:00     46s] (I)       effortLevel            : standard
[06/26 16:01:00     46s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:00     46s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:00     46s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:00     46s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:00     46s] (I)       numRowsPerGCell        : 3
[06/26 16:01:00     46s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:00     46s] (I)       multiThreadingTA       : 1
[06/26 16:01:00     46s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:00     46s] (I)       optimizationMode       : false
[06/26 16:01:00     46s] (I)       routeSecondPG          : false
[06/26 16:01:00     46s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:00     46s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:00     46s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:00     46s] (I)       scenicBound            : 1.15
[06/26 16:01:00     46s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:00     46s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:00     46s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:00     46s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:00     46s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:00     46s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:00     46s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:00     46s] (I)       localRouteEffort       : 1.00
[06/26 16:01:00     46s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:00     46s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:00     46s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:00     46s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:00     46s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:00     46s] (I)       routeVias              : 
[06/26 16:01:00     46s] (I)       readTROption           : true
[06/26 16:01:00     46s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:00     46s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:00     46s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:00     46s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:00     46s] (I)       extraDemandForClocks   : 0
[06/26 16:01:00     46s] (I)       steinerRemoveLayers    : false
[06/26 16:01:00     46s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:00     46s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:00     46s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:00     46s] (I)       spanningTreeRefinement : false
[06/26 16:01:00     46s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:00     46s] (I)       starting read tracks
[06/26 16:01:00     46s] (I)       build grid graph
[06/26 16:01:00     46s] (I)       build grid graph start
[06/26 16:01:00     46s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:00     46s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:00     46s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:00     46s] (I)       build grid graph end
[06/26 16:01:00     46s] (I)       numViaLayers=8
[06/26 16:01:00     46s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:00     46s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:00     46s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:00     46s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:00     46s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:00     46s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:00     46s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:00     46s] (I)       end build via table
[06/26 16:01:00     46s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:00     46s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:00     46s] (I)       readDataFromPlaceDB
[06/26 16:01:00     46s] (I)       Read net information..
[06/26 16:01:00     46s] [NR-eGR] Read numTotalNets=788  numIgnoredNets=0
[06/26 16:01:00     46s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:00     46s] 
[06/26 16:01:00     46s] (I)       read default dcut vias
[06/26 16:01:00     46s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:00     46s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:00     46s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:00     46s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:00     46s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:00     46s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:00     46s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:00     46s] (I)       build grid graph start
[06/26 16:01:00     46s] (I)       build grid graph end
[06/26 16:01:00     46s] (I)       Model blockage into capacity
[06/26 16:01:00     46s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:00     46s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:00     46s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:00     46s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:00     46s] 
[06/26 16:01:00     46s] (I)       Number of ignored nets = 0
[06/26 16:01:00     46s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:00     46s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:00     46s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:00     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:00     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:00     46s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1174.1 MB
[06/26 16:01:00     46s] (I)       Ndr track 0 does not exist
[06/26 16:01:00     46s] (I)       Layer1  viaCost=300.00
[06/26 16:01:00     46s] (I)       Layer2  viaCost=100.00
[06/26 16:01:00     46s] (I)       Layer3  viaCost=100.00
[06/26 16:01:00     46s] (I)       Layer4  viaCost=100.00
[06/26 16:01:00     46s] (I)       Layer5  viaCost=100.00
[06/26 16:01:00     46s] (I)       Layer6  viaCost=100.00
[06/26 16:01:00     46s] (I)       Layer7  viaCost=200.00
[06/26 16:01:00     46s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:00     46s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:00     46s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:00     46s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:00     46s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:00     46s] (I)       GCell Width         : 17220  (dbu)
[06/26 16:01:00     46s] (I)       GCell Height        : 17220  (dbu)
[06/26 16:01:00     46s] (I)       grid                :    19    18     8
[06/26 16:01:00     46s] (I)       vertical capacity   :     0 17220     0 17220     0 17220     0 17220
[06/26 16:01:00     46s] (I)       horizontal capacity :     0     0 17220     0 17220     0 17220     0
[06/26 16:01:00     46s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:00     46s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:00     46s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:00     46s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:00     46s] (I)       Num tracks per GCell: 25.32 21.00 21.00 21.00 21.00 21.00 21.00 10.50
[06/26 16:01:00     46s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:00     46s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:00     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:00     46s] (I)       --------------------------------------------------------
[06/26 16:01:00     46s] 
[06/26 16:01:00     46s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:00     46s] [NR-eGR] Rule id 0. Nets 788 
[06/26 16:01:00     46s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:00     46s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:00     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:00     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:00     46s] [NR-eGR] ========================================
[06/26 16:01:00     46s] [NR-eGR] 
[06/26 16:01:00     46s] (I)       After initializing earlyGlobalRoute syMemory usage = 1174.1 MB
[06/26 16:01:00     46s] (I)       Loading and dumping file time : 0.01 seconds
[06/26 16:01:00     46s] (I)       ============= Initialization =============
[06/26 16:01:00     46s] (I)       numLocalWires=1308  numGlobalNetBranches=479  numLocalNetBranches=178
[06/26 16:01:00     46s] (I)       totalPins=2832  totalGlobalPin=2020 (71.33%)
[06/26 16:01:00     46s] (I)       total 2D Cap : 44935 = (21603 H, 23332 V)
[06/26 16:01:00     46s] (I)       ============  Phase 1a Route ============
[06/26 16:01:00     46s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:00     46s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/26 16:01:00     46s] (I)       Usage: 1956 = (1004 H, 952 V) = (4.65% H, 4.08% V) = (8.644e+03um H, 8.197e+03um V)
[06/26 16:01:00     46s] (I)       
[06/26 16:01:00     46s] (I)       ============  Phase 1b Route ============
[06/26 16:01:00     46s] (I)       Usage: 1956 = (1004 H, 952 V) = (4.65% H, 4.08% V) = (8.644e+03um H, 8.197e+03um V)
[06/26 16:01:00     46s] (I)       
[06/26 16:01:00     46s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/26 16:01:00     46s] 
[06/26 16:01:00     46s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:00     46s] Finished Early Global Route rough congestion estimation: mem = 1174.1M
[06/26 16:01:00     46s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/26 16:01:00     46s] Congestion driven padding in post-place stage.
[06/26 16:01:00     46s] Congestion driven padding increases utilization from 0.824 to 0.824
[06/26 16:01:00     46s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] Global placement CDP skipped at cutLevel 7.
[06/26 16:01:00     46s] Iteration  9: Total net bbox = 2.160e+04 (1.13e+04 1.03e+04)
[06/26 16:01:00     46s]               Est.  stn bbox = 2.442e+04 (1.27e+04 1.18e+04)
[06/26 16:01:00     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] Iteration 10: Total net bbox = 2.160e+04 (1.13e+04 1.03e+04)
[06/26 16:01:00     46s]               Est.  stn bbox = 2.442e+04 (1.27e+04 1.18e+04)
[06/26 16:01:00     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] Iteration 11: Total net bbox = 2.160e+04 (1.13e+04 1.03e+04)
[06/26 16:01:00     46s]               Est.  stn bbox = 2.442e+04 (1.27e+04 1.18e+04)
[06/26 16:01:00     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.1M
[06/26 16:01:00     46s] *** cost = 2.160e+04 (1.13e+04 1.03e+04) (cpu for global=0:00:01.2) real=0:00:02.0***
[06/26 16:01:00     46s] Info: 0 clock gating cells identified, 0 (on average) moved
[06/26 16:01:00     46s] Solver runtime cpu: 0:00:01.1 real: 0:00:01.1
[06/26 16:01:00     46s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[06/26 16:01:00     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/26 16:01:00     46s] Type 'man IMPSP-9025' for more detail.
[06/26 16:01:00     46s] #spOpts: mergeVia=F 
[06/26 16:01:00     46s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:00     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:00     46s] *** Starting refinePlace (0:00:46.9 mem=1174.1M) ***
[06/26 16:01:00     46s] Total net bbox length = 2.160e+04 (1.128e+04 1.032e+04) (ext = 7.120e+03)
[06/26 16:01:00     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:00     46s] Starting refinePlace ...
[06/26 16:01:00     46s] default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
[06/26 16:01:00     46s] Density distribution unevenness ratio = 2.180%
[06/26 16:01:00     46s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 16:01:00     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1174.1MB) @(0:00:46.9 - 0:00:46.9).
[06/26 16:01:00     46s] Move report: preRPlace moves 748 insts, mean move: 0.80 um, max move: 4.08 um
[06/26 16:01:00     46s] 	Max move on inst (buttons_inst/active_out_down_levels_reg[3]): (120.26, 95.27) --> (117.26, 96.35)
[06/26 16:01:00     46s] 	Length: 14 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: TLATX2M
[06/26 16:01:00     46s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 16:01:00     46s] Placement tweakage begins.
[06/26 16:01:00     46s] wire length = 1.786e+04
[06/26 16:01:00     46s] wire length = 1.695e+04
[06/26 16:01:00     46s] Placement tweakage ends.
[06/26 16:01:00     46s] Move report: tweak moves 196 insts, mean move: 5.06 um, max move: 45.51 um
[06/26 16:01:00     46s] 	Max move on inst (bell_out_reg): (106.19, 30.34) --> (60.68, 30.34)
[06/26 16:01:00     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:00     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1174.1MB) @(0:00:47.0 - 0:00:47.0).
[06/26 16:01:00     46s] Move report: Detail placement moves 748 insts, mean move: 2.00 um, max move: 45.82 um
[06/26 16:01:00     46s] 	Max move on inst (bell_out_reg): (106.30, 30.54) --> (60.68, 30.34)
[06/26 16:01:00     46s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1174.1MB
[06/26 16:01:00     46s] Statistics of distance of Instance movement in refine placement:
[06/26 16:01:00     46s]   maximum (X+Y) =        45.82 um
[06/26 16:01:00     46s]   inst (bell_out_reg) with max move: (106.301, 30.5435) -> (60.68, 30.34)
[06/26 16:01:00     46s]   mean    (X+Y) =         2.00 um
[06/26 16:01:00     46s] Total instances flipped for WireLenOpt: 43
[06/26 16:01:00     46s] Summary Report:
[06/26 16:01:00     46s] Instances move: 748 (out of 748 movable)
[06/26 16:01:00     46s] Instances flipped: 0
[06/26 16:01:00     46s] Mean displacement: 2.00 um
[06/26 16:01:00     46s] Max displacement: 45.82 um (Instance: bell_out_reg) (106.301, 30.5435) -> (60.68, 30.34)
[06/26 16:01:00     46s] 	Length: 22 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: DFFRQX2M
[06/26 16:01:00     46s] Total instances moved : 748
[06/26 16:01:00     46s] Total net bbox length = 2.064e+04 (1.040e+04 1.024e+04) (ext = 6.932e+03)
[06/26 16:01:00     46s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1174.1MB
[06/26 16:01:00     46s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1174.1MB) @(0:00:46.9 - 0:00:47.0).
[06/26 16:01:00     46s] *** Finished refinePlace (0:00:47.0 mem=1174.1M) ***
[06/26 16:01:00     47s] *** End of Placement (cpu=0:00:02.6, real=0:00:04.0, mem=1174.1M) ***
[06/26 16:01:00     47s] #spOpts: mergeVia=F 
[06/26 16:01:00     47s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:00     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:00     47s] default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
[06/26 16:01:00     47s] Density distribution unevenness ratio = 2.547%
[06/26 16:01:00     47s] *** Free Virtual Timing Model ...(mem=1174.1M)
[06/26 16:01:00     47s] Starting congestion repair ...
[06/26 16:01:00     47s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/26 16:01:00     47s] Starting Early Global Route congestion estimation: mem = 1159.9M
[06/26 16:01:00     47s] (I)       Reading DB...
[06/26 16:01:00     47s] (I)       before initializing RouteDB syMemory usage = 1159.9 MB
[06/26 16:01:00     47s] (I)       congestionReportName   : 
[06/26 16:01:00     47s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:00     47s] (I)       buildTerm2TermWires    : 1
[06/26 16:01:00     47s] (I)       doTrackAssignment      : 1
[06/26 16:01:00     47s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:00     47s] (I)       numThreads             : 1
[06/26 16:01:00     47s] (I)       bufferingAwareRouting  : false
[06/26 16:01:00     47s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:00     47s] (I)       honorPin               : false
[06/26 16:01:00     47s] (I)       honorPinGuide          : true
[06/26 16:01:00     47s] (I)       honorPartition         : false
[06/26 16:01:00     47s] (I)       allowPartitionCrossover: false
[06/26 16:01:00     47s] (I)       honorSingleEntry       : true
[06/26 16:01:00     47s] (I)       honorSingleEntryStrong : true
[06/26 16:01:00     47s] (I)       handleViaSpacingRule   : false
[06/26 16:01:00     47s] (I)       handleEolSpacingRule   : false
[06/26 16:01:00     47s] (I)       PDConstraint           : none
[06/26 16:01:00     47s] (I)       expBetterNDRHandling   : false
[06/26 16:01:00     47s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:00     47s] (I)       routingEffortLevel     : 3
[06/26 16:01:00     47s] (I)       effortLevel            : standard
[06/26 16:01:00     47s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:00     47s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:00     47s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:00     47s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:00     47s] (I)       numRowsPerGCell        : 1
[06/26 16:01:00     47s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:00     47s] (I)       multiThreadingTA       : 1
[06/26 16:01:00     47s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:00     47s] (I)       optimizationMode       : false
[06/26 16:01:00     47s] (I)       routeSecondPG          : false
[06/26 16:01:00     47s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:00     47s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:00     47s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:00     47s] (I)       scenicBound            : 1.15
[06/26 16:01:00     47s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:00     47s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:00     47s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:00     47s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:00     47s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:00     47s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:00     47s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:00     47s] (I)       localRouteEffort       : 1.00
[06/26 16:01:00     47s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:00     47s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:00     47s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:00     47s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:00     47s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:00     47s] (I)       routeVias              : 
[06/26 16:01:00     47s] (I)       readTROption           : true
[06/26 16:01:00     47s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:00     47s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:00     47s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:00     47s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:00     47s] (I)       extraDemandForClocks   : 0
[06/26 16:01:00     47s] (I)       steinerRemoveLayers    : false
[06/26 16:01:00     47s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:00     47s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:00     47s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:00     47s] (I)       spanningTreeRefinement : false
[06/26 16:01:00     47s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:00     47s] (I)       starting read tracks
[06/26 16:01:00     47s] (I)       build grid graph
[06/26 16:01:00     47s] (I)       build grid graph start
[06/26 16:01:00     47s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:00     47s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:00     47s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:00     47s] (I)       build grid graph end
[06/26 16:01:00     47s] (I)       numViaLayers=8
[06/26 16:01:00     47s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:00     47s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:00     47s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:00     47s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:00     47s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:00     47s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:00     47s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:00     47s] (I)       end build via table
[06/26 16:01:00     47s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:00     47s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:00     47s] (I)       readDataFromPlaceDB
[06/26 16:01:00     47s] (I)       Read net information..
[06/26 16:01:00     47s] [NR-eGR] Read numTotalNets=788  numIgnoredNets=0
[06/26 16:01:00     47s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:00     47s] 
[06/26 16:01:00     47s] (I)       read default dcut vias
[06/26 16:01:00     47s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:00     47s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:00     47s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:00     47s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:00     47s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:00     47s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:00     47s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:00     47s] (I)       build grid graph start
[06/26 16:01:00     47s] (I)       build grid graph end
[06/26 16:01:00     47s] (I)       Model blockage into capacity
[06/26 16:01:00     47s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:00     47s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:00     47s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:00     47s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:00     47s] 
[06/26 16:01:00     47s] (I)       Number of ignored nets = 0
[06/26 16:01:00     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:00     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:00     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:00     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:00     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:00     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1159.9 MB
[06/26 16:01:00     47s] (I)       Ndr track 0 does not exist
[06/26 16:01:00     47s] (I)       Layer1  viaCost=300.00
[06/26 16:01:00     47s] (I)       Layer2  viaCost=100.00
[06/26 16:01:00     47s] (I)       Layer3  viaCost=100.00
[06/26 16:01:00     47s] (I)       Layer4  viaCost=100.00
[06/26 16:01:00     47s] (I)       Layer5  viaCost=100.00
[06/26 16:01:00     47s] (I)       Layer6  viaCost=100.00
[06/26 16:01:00     47s] (I)       Layer7  viaCost=200.00
[06/26 16:01:00     47s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:00     47s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:00     47s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:00     47s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:00     47s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:00     47s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:00     47s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:00     47s] (I)       grid                :    56    54     8
[06/26 16:01:00     47s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:00     47s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:00     47s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:00     47s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:00     47s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:00     47s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:00     47s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:00     47s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:00     47s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:00     47s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:00     47s] (I)       --------------------------------------------------------
[06/26 16:01:00     47s] 
[06/26 16:01:00     47s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:00     47s] [NR-eGR] Rule id 0. Nets 788 
[06/26 16:01:00     47s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:00     47s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:00     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:00     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:00     47s] [NR-eGR] ========================================
[06/26 16:01:00     47s] [NR-eGR] 
[06/26 16:01:00     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1159.9 MB
[06/26 16:01:00     47s] (I)       Loading and dumping file time : 0.00 seconds
[06/26 16:01:00     47s] (I)       ============= Initialization =============
[06/26 16:01:00     47s] (I)       totalPins=2832  totalGlobalPin=2765 (97.63%)
[06/26 16:01:00     47s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:00     47s] [NR-eGR] Layer group 1: route 788 net(s) in layer range [2, 8]
[06/26 16:01:00     47s] (I)       ============  Phase 1a Route ============
[06/26 16:01:00     47s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:00     47s] (I)       Usage: 5596 = (2764 H, 2832 V) = (4.34% H, 4.04% V) = (7.933e+03um H, 8.128e+03um V)
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] (I)       ============  Phase 1b Route ============
[06/26 16:01:00     47s] (I)       Usage: 5596 = (2764 H, 2832 V) = (4.34% H, 4.04% V) = (7.933e+03um H, 8.128e+03um V)
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.606052e+04um
[06/26 16:01:00     47s] (I)       ============  Phase 1c Route ============
[06/26 16:01:00     47s] (I)       Usage: 5596 = (2764 H, 2832 V) = (4.34% H, 4.04% V) = (7.933e+03um H, 8.128e+03um V)
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] (I)       ============  Phase 1d Route ============
[06/26 16:01:00     47s] (I)       Usage: 5596 = (2764 H, 2832 V) = (4.34% H, 4.04% V) = (7.933e+03um H, 8.128e+03um V)
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] (I)       ============  Phase 1e Route ============
[06/26 16:01:00     47s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:00     47s] (I)       Usage: 5596 = (2764 H, 2832 V) = (4.34% H, 4.04% V) = (7.933e+03um H, 8.128e+03um V)
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.606052e+04um
[06/26 16:01:00     47s] [NR-eGR] 
[06/26 16:01:00     47s] (I)       ============  Phase 1l Route ============
[06/26 16:01:00     47s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:00     47s] (I)       
[06/26 16:01:00     47s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:00     47s] [NR-eGR]                OverCon            
[06/26 16:01:00     47s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:00     47s] [NR-eGR] Layer              (0)    OverCon 
[06/26 16:01:00     47s] [NR-eGR] ------------------------------------
[06/26 16:01:00     47s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] ------------------------------------
[06/26 16:01:00     47s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[06/26 16:01:00     47s] [NR-eGR] 
[06/26 16:01:00     47s] (I)       Total Global Routing Runtime: 0.00 seconds
[06/26 16:01:00     47s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:00     47s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:00     47s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:00     47s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1159.9M
[06/26 16:01:00     47s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:00     47s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:01:00     47s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:00     47s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:01:00     47s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:00     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:01:00     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:01:00     47s] Skipped repairing congestion.
[06/26 16:01:00     47s] Starting Early Global Route wiring: mem = 1159.9M
[06/26 16:01:00     47s] (I)       ============= track Assignment ============
[06/26 16:01:00     47s] (I)       extract Global 3D Wires
[06/26 16:01:00     47s] (I)       Extract Global WL : time=0.00
[06/26 16:01:00     47s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/26 16:01:00     47s] (I)       Initialization real time=0.00 seconds
[06/26 16:01:00     47s] (I)       Run Multi-thread track assignment
[06/26 16:01:00     47s] (I)       merging nets...
[06/26 16:01:00     47s] (I)       merging nets done
[06/26 16:01:00     47s] (I)       Kernel real time=0.01 seconds
[06/26 16:01:00     47s] (I)       End Greedy Track Assignment
[06/26 16:01:00     47s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:00     47s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 2832
[06/26 16:01:00     47s] [NR-eGR] Layer2(METAL2)(V) length: 6.229623e+03um, number of vias: 3945
[06/26 16:01:00     47s] [NR-eGR] Layer3(METAL3)(H) length: 6.834495e+03um, number of vias: 494
[06/26 16:01:00     47s] [NR-eGR] Layer4(METAL4)(V) length: 2.423189e+03um, number of vias: 160
[06/26 16:01:00     47s] [NR-eGR] Layer5(METAL5)(H) length: 1.365915e+03um, number of vias: 10
[06/26 16:01:00     47s] [NR-eGR] Layer6(METAL6)(V) length: 7.626000e+01um, number of vias: 2
[06/26 16:01:00     47s] [NR-eGR] Layer7(METAL7)(H) length: 4.797000e+01um, number of vias: 0
[06/26 16:01:00     47s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[06/26 16:01:00     47s] [NR-eGR] Total length: 1.697745e+04um, number of vias: 7443
[06/26 16:01:00     47s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:00     47s] [NR-eGR] Total clock nets wire length: 6.605100e+02um 
[06/26 16:01:00     47s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:00     47s] Early Global Route wiring runtime: 0.01 seconds, mem = 1120.2M
[06/26 16:01:00     47s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/26 16:01:00     47s] *** Finishing placeDesign default flow ***
[06/26 16:01:00     47s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 1120.2M **
[06/26 16:01:00     47s] 
[06/26 16:01:00     47s] *** Summary of all messages that are not suppressed in this session:
[06/26 16:01:00     47s] Severity  ID               Count  Summary                                  
[06/26 16:01:00     47s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/26 16:01:00     47s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/26 16:01:00     47s] *** Message Summary: 2 warning(s), 0 error(s)
[06/26 16:01:00     47s] 
[06/26 16:01:18     48s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/26 16:01:18     48s] <CMD> optDesign -preCTS
[06/26 16:01:18     48s] **WARN: (IMPOPT-576):	44 nets have unplaced terms. 
[06/26 16:01:18     48s] Type 'man IMPOPT-576' for more detail.
[06/26 16:01:18     48s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/26 16:01:18     48s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:18     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:18     48s] #spOpts: mergeVia=F 
[06/26 16:01:18     48s] GigaOpt running with 1 threads.
[06/26 16:01:18     48s] Info: 1 threads available for lower-level modules during optimization.
[06/26 16:01:18     48s] #spOpts: mergeVia=F 
[06/26 16:01:18     48s] Updating RC grid for preRoute extraction ...
[06/26 16:01:18     48s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:18     48s] Initializing multi-corner resistance tables ...
[06/26 16:01:18     48s] 
[06/26 16:01:18     48s] Creating Lib Analyzer ...
[06/26 16:01:18     48s] 
[06/26 16:01:18     48s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:18     48s]   
[06/26 16:01:18     48s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:18     48s]   Total number of usable buffers from Lib Analyzer: 53 ( CLKBUFX2MTH CLKBUFX1MTH BUFX2MTH CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4MTH CLKBUFX3MTH BUFX4MTH BUFX3MTH CLKBUFX4M CLKBUFX3M BUFX4M BUFX3M CLKBUFX6MTH BUFX5MTH CLKBUFX6M BUFX5M BUFX6MTH BUFX6M CLKBUFX8MTH BUFX8MTH CLKBUFX8M BUFX8M BUFX10MTH DLY1X4M BUFX10M CLKBUFX12MTH CLKBUFX12M BUFX12MTH BUFX12M CLKBUFX16MTH CLKBUFX16M BUFX14MTH BUFX14M BUFX16MTH BUFX16M CLKBUFX20MTH CLKBUFX20M CLKBUFX24MTH BUFX18MTH CLKBUFX24M BUFX18M BUFX20MTH BUFX20M CLKBUFX32MTH CLKBUFX32M BUFX24MTH BUFX24M CLKBUFX40MTH CLKBUFX40M BUFX32MTH BUFX32M)
[06/26 16:01:18     48s] Total number of usable inverters from Lib Analyzer: 56 ( INVXLMTH INVX2MTH INVX1MTH CLKINVX2MTH CLKINVX1MTH INVXLM INVX2M INVX1M CLKINVX2M CLKINVX1M INVX4MTH INVX3MTH CLKINVX4MTH CLKINVX3MTH INVX4M INVX3M CLKINVX4M CLKINVX3M INVX6MTH INVX5MTH CLKINVX6MTH INVX6M INVX5M CLKINVX6M INVX8MTH CLKINVX8MTH INVX8M CLKINVX8M INVX10MTH CLKINVX12MTH INVX10M CLKINVX12M INVX12MTH INVX12M INVX14MTH CLKINVX16MTH INVX14M CLKINVX16M INVX16MTH CLKINVX20MTH INVX16M CLKINVX20M INVX18MTH INVX18M INVX20MTH CLKINVX24MTH INVX20M CLKINVX24M INVX24MTH INVX24M CLKINVX32MTH CLKINVX32M INVX32MTH CLKINVX40MTH INVX32M CLKINVX40M)
[06/26 16:01:18     48s] Total number of usable delay cells from Lib Analyzer: 15 ( DLY4X1MTH DLY3X1MTH DLY2X1MTH DLY1X1MTH DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4MTH DLY3X4MTH DLY2X4MTH DLY1X4MTH DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:01:18     48s] 
[06/26 16:01:19     49s] Creating Lib Analyzer, finished. 
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	an_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	buttons_block : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	open_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	close_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	overload : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	bell : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	sensor_up : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	sensor_down : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	sensor_inside : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	sensor_door[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	sensor_door[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (IMPOPT-665):	btn_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:01:19     49s] Type 'man IMPOPT-665' for more detail.
[06/26 16:01:19     49s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/26 16:01:19     49s] To increase the message display limit, refer to the product command reference manual.
[06/26 16:01:19     49s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/26 16:01:19     49s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/26 16:01:19     49s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 915.2M, totSessionCpu=0:00:50 **
[06/26 16:01:19     49s] Added -handlePreroute to trialRouteMode
[06/26 16:01:19     49s] *** optDesign -preCTS ***
[06/26 16:01:19     49s] DRC Margin: user margin 0.0; extra margin 0.2
[06/26 16:01:19     49s] Setup Target Slack: user slack 0; extra slack 0.1
[06/26 16:01:19     49s] Hold Target Slack: user slack 0
[06/26 16:01:19     49s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/26 16:01:19     49s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/26 16:01:19     49s] Type 'man IMPOPT-3195' for more detail.
[06/26 16:01:19     49s] Deleting Cell Server ...
[06/26 16:01:19     49s] Deleting Lib Analyzer.
[06/26 16:01:19     49s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:19     49s] Summary for sequential cells identification: 
[06/26 16:01:19     49s]   Identified SBFF number: 292
[06/26 16:01:19     49s]   Identified MBFF number: 0
[06/26 16:01:19     49s]   Identified SB Latch number: 0
[06/26 16:01:19     49s]   Identified MB Latch number: 0
[06/26 16:01:19     49s]   Not identified SBFF number: 0
[06/26 16:01:19     49s]   Not identified MBFF number: 0
[06/26 16:01:19     49s]   Not identified SB Latch number: 0
[06/26 16:01:19     49s]   Not identified MB Latch number: 0
[06/26 16:01:19     49s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:19     49s] Creating Cell Server, finished. 
[06/26 16:01:19     49s] 
[06/26 16:01:19     49s] 
[06/26 16:01:19     49s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:19     49s]   
[06/26 16:01:19     49s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:19     49s]   Deleting Cell Server ...
[06/26 16:01:20     49s] Start to check current routing status for nets...
[06/26 16:01:20     49s] All nets are already routed correctly.
[06/26 16:01:20     49s] End to check current routing status for nets (mem=1128.8M)
[06/26 16:01:20     49s] Extraction called for design 'elevator' of instances=748 and nets=816 using extraction engine 'preRoute' .
[06/26 16:01:20     49s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 16:01:20     49s] Type 'man IMPEXT-3530' for more detail.
[06/26 16:01:20     49s] PreRoute RC Extraction called for design elevator.
[06/26 16:01:20     49s] RC Extraction called in multi-corner(1) mode.
[06/26 16:01:20     49s] RCMode: PreRoute
[06/26 16:01:20     49s]       RC Corner Indexes            0   
[06/26 16:01:20     49s] Capacitance Scaling Factor   : 1.00000 
[06/26 16:01:20     49s] Resistance Scaling Factor    : 1.00000 
[06/26 16:01:20     49s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 16:01:20     49s] Clock Res. Scaling Factor    : 1.00000 
[06/26 16:01:20     49s] Shrink Factor                : 1.00000
[06/26 16:01:20     49s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 16:01:20     49s] Using capacitance table file ...
[06/26 16:01:20     49s] Updating RC grid for preRoute extraction ...
[06/26 16:01:20     49s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:20     49s] Initializing multi-corner resistance tables ...
[06/26 16:01:20     49s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1122.719M)
[06/26 16:01:20     49s] #################################################################################
[06/26 16:01:20     49s] # Design Stage: PreRoute
[06/26 16:01:20     49s] # Design Name: elevator
[06/26 16:01:20     49s] # Design Mode: 90nm
[06/26 16:01:20     49s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:01:20     49s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:01:20     49s] # Signoff Settings: SI Off 
[06/26 16:01:20     49s] #################################################################################
[06/26 16:01:20     49s] Calculate delays in Single mode...
[06/26 16:01:20     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1123.7M, InitMEM = 1123.7M)
[06/26 16:01:20     49s] Start delay calculation (fullDC) (1 T). (MEM=1123.73)
[06/26 16:01:20     50s] End AAE Lib Interpolated Model. (MEM=1139.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:20     50s] Total number of fetched objects 809
[06/26 16:01:20     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:20     50s] End delay calculation. (MEM=1215.1 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:01:20     50s] End delay calculation (fullDC). (MEM=1215.1 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:01:20     50s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1215.1M) ***
[06/26 16:01:20     50s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:50.1 mem=1215.1M)
[06/26 16:01:20     50s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99797.5 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   184   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (38)      |   -0.022   |     2 (124)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.905%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 958.1M, totSessionCpu=0:00:50 **
[06/26 16:01:20     50s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/26 16:01:20     50s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:20     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=1157.9M
[06/26 16:01:20     50s] #spOpts: mergeVia=F 
[06/26 16:01:20     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.1 mem=1157.9M
[06/26 16:01:20     50s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:20     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=1157.9M
[06/26 16:01:20     50s] #spOpts: mergeVia=F 
[06/26 16:01:20     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.1 mem=1157.9M
[06/26 16:01:20     50s] *** Starting optimizing excluded clock nets MEM= 1157.9M) ***
[06/26 16:01:20     50s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1157.9M) ***
[06/26 16:01:20     50s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:20     50s] Summary for sequential cells identification: 
[06/26 16:01:20     50s]   Identified SBFF number: 292
[06/26 16:01:20     50s]   Identified MBFF number: 0
[06/26 16:01:20     50s]   Identified SB Latch number: 0
[06/26 16:01:20     50s]   Identified MB Latch number: 0
[06/26 16:01:20     50s]   Not identified SBFF number: 0
[06/26 16:01:20     50s]   Not identified MBFF number: 0
[06/26 16:01:20     50s]   Not identified SB Latch number: 0
[06/26 16:01:20     50s]   Not identified MB Latch number: 0
[06/26 16:01:20     50s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:20     50s] Creating Cell Server, finished. 
[06/26 16:01:20     50s] 
[06/26 16:01:20     50s] 
[06/26 16:01:20     50s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:20     50s]   
[06/26 16:01:20     50s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:20     50s]   The useful skew maximum allowed delay is: 0.3
[06/26 16:01:20     50s] Deleting Cell Server ...
[06/26 16:01:20     50s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:20     50s] Summary for sequential cells identification: 
[06/26 16:01:20     50s]   Identified SBFF number: 292
[06/26 16:01:20     50s]   Identified MBFF number: 0
[06/26 16:01:20     50s]   Identified SB Latch number: 0
[06/26 16:01:20     50s]   Identified MB Latch number: 0
[06/26 16:01:20     50s]   Not identified SBFF number: 0
[06/26 16:01:20     50s]   Not identified MBFF number: 0
[06/26 16:01:20     50s]   Not identified SB Latch number: 0
[06/26 16:01:20     50s]   Not identified MB Latch number: 0
[06/26 16:01:20     50s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:20     50s] Creating Cell Server, finished. 
[06/26 16:01:20     50s] 
[06/26 16:01:20     50s] 
[06/26 16:01:20     50s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:20     50s]   
[06/26 16:01:20     50s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:20     50s]   Deleting Cell Server ...
[06/26 16:01:20     50s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:20     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.3 mem=1161.9M
[06/26 16:01:21     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.2 mem=1161.9M
[06/26 16:01:21     51s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:21     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.2 mem=1169.9M
[06/26 16:01:21     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.2 mem=1169.9M
[06/26 16:01:21     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.2 mem=1169.9M
[06/26 16:01:21     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.2 mem=1169.9M
[06/26 16:01:21     51s] 
[06/26 16:01:21     51s] Footprint cell infomation for calculating maxBufDist
[06/26 16:01:21     51s] *info: There are 20 candidate Buffer cells
[06/26 16:01:21     51s] *info: There are 17 candidate Inverter cells
[06/26 16:01:21     51s] 
[06/26 16:01:21     51s] 
[06/26 16:01:21     51s] Creating Lib Analyzer ...
[06/26 16:01:21     51s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4M BUFX4M CLKBUFX6M BUFX5M BUFX6M CLKBUFX8M BUFX8M BUFX10M CLKBUFX12M CLKBUFX16M BUFX14M CLKBUFX20M CLKBUFX24M BUFX20M CLKBUFX32M CLKBUFX40M BUFX32M)
[06/26 16:01:21     51s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLM INVX2M CLKINVX2M CLKINVX1M INVX4M CLKINVX4M CLKINVX3M INVX6M CLKINVX6M INVX8M CLKINVX8M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX32M CLKINVX40M)
[06/26 16:01:21     51s] Total number of usable delay cells from Lib Analyzer: 7 ( DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:01:21     51s] 
[06/26 16:01:22     52s] Creating Lib Analyzer, finished. 
[06/26 16:01:22     52s] 
[06/26 16:01:22     52s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.8500} {7, 0.077, 0.4800} {8, 0.077, 0.4800} 
[06/26 16:01:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.5 mem=1291.7M
[06/26 16:01:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.5 mem=1291.7M
[06/26 16:01:22     52s] 
[06/26 16:01:22     52s] Netlist preparation processing... 
[06/26 16:01:22     52s] Removed 0 instance
[06/26 16:01:22     52s] *info: Marking 0 isolation instances dont touch
[06/26 16:01:22     52s] *info: Marking 0 level shifter instances dont touch
[06/26 16:01:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.7 mem=1231.0M
[06/26 16:01:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.7 mem=1231.0M
[06/26 16:01:22     52s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/26 16:01:22     52s] [NR-eGR] Started earlyGlobalRoute kernel
[06/26 16:01:22     52s] [NR-eGR] Initial Peak syMemory usage = 1231.0 MB
[06/26 16:01:22     52s] (I)       Reading DB...
[06/26 16:01:22     52s] (I)       before initializing RouteDB syMemory usage = 1231.0 MB
[06/26 16:01:22     52s] (I)       congestionReportName   : 
[06/26 16:01:22     52s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:22     52s] (I)       buildTerm2TermWires    : 1
[06/26 16:01:22     52s] (I)       doTrackAssignment      : 1
[06/26 16:01:22     52s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:22     52s] (I)       numThreads             : 1
[06/26 16:01:22     52s] (I)       bufferingAwareRouting  : false
[06/26 16:01:22     52s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:22     52s] (I)       honorPin               : false
[06/26 16:01:22     52s] (I)       honorPinGuide          : true
[06/26 16:01:22     52s] (I)       honorPartition         : false
[06/26 16:01:22     52s] (I)       allowPartitionCrossover: false
[06/26 16:01:22     52s] (I)       honorSingleEntry       : true
[06/26 16:01:22     52s] (I)       honorSingleEntryStrong : true
[06/26 16:01:22     52s] (I)       handleViaSpacingRule   : false
[06/26 16:01:22     52s] (I)       handleEolSpacingRule   : false
[06/26 16:01:22     52s] (I)       PDConstraint           : none
[06/26 16:01:22     52s] (I)       expBetterNDRHandling   : false
[06/26 16:01:22     52s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:22     52s] (I)       routingEffortLevel     : 3
[06/26 16:01:22     52s] (I)       effortLevel            : standard
[06/26 16:01:22     52s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:22     52s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:22     52s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:22     52s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:22     52s] (I)       numRowsPerGCell        : 1
[06/26 16:01:22     52s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:22     52s] (I)       multiThreadingTA       : 1
[06/26 16:01:22     52s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:22     52s] (I)       optimizationMode       : false
[06/26 16:01:22     52s] (I)       routeSecondPG          : false
[06/26 16:01:22     52s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:22     52s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:22     52s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:22     52s] (I)       scenicBound            : 1.15
[06/26 16:01:22     52s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:22     52s] (I)       source-to-sink ratio   : 0.30
[06/26 16:01:22     52s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:22     52s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:22     52s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:22     52s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:22     52s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:22     52s] (I)       localRouteEffort       : 1.00
[06/26 16:01:22     52s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:22     52s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:22     52s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:22     52s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:22     52s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:22     52s] (I)       routeVias              : 
[06/26 16:01:22     52s] (I)       readTROption           : true
[06/26 16:01:22     52s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:22     52s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:22     52s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:22     52s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:22     52s] (I)       extraDemandForClocks   : 0
[06/26 16:01:22     52s] (I)       steinerRemoveLayers    : false
[06/26 16:01:22     52s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:22     52s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:22     52s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:22     52s] (I)       spanningTreeRefinement : false
[06/26 16:01:22     52s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:22     52s] (I)       starting read tracks
[06/26 16:01:22     52s] (I)       build grid graph
[06/26 16:01:22     52s] (I)       build grid graph start
[06/26 16:01:22     52s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:22     52s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:22     52s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:22     52s] (I)       build grid graph end
[06/26 16:01:22     52s] (I)       numViaLayers=8
[06/26 16:01:22     52s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:22     52s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:22     52s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:22     52s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:22     52s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:22     52s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:22     52s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:22     52s] (I)       end build via table
[06/26 16:01:22     52s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:22     52s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:22     52s] (I)       readDataFromPlaceDB
[06/26 16:01:22     52s] (I)       Read net information..
[06/26 16:01:22     52s] [NR-eGR] Read numTotalNets=788  numIgnoredNets=0
[06/26 16:01:22     52s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:22     52s] 
[06/26 16:01:22     52s] (I)       read default dcut vias
[06/26 16:01:22     52s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:22     52s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:22     52s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:22     52s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:22     52s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:22     52s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:22     52s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:22     52s] (I)       build grid graph start
[06/26 16:01:22     52s] (I)       build grid graph end
[06/26 16:01:22     52s] (I)       Model blockage into capacity
[06/26 16:01:22     52s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:22     52s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:22     52s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:22     52s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:22     52s] 
[06/26 16:01:22     52s] (I)       Number of ignored nets = 0
[06/26 16:01:22     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:22     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:22     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:22     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:22     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:22     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1231.0 MB
[06/26 16:01:22     52s] (I)       Ndr track 0 does not exist
[06/26 16:01:22     52s] (I)       Layer1  viaCost=300.00
[06/26 16:01:22     52s] (I)       Layer2  viaCost=100.00
[06/26 16:01:22     52s] (I)       Layer3  viaCost=100.00
[06/26 16:01:22     52s] (I)       Layer4  viaCost=100.00
[06/26 16:01:22     52s] (I)       Layer5  viaCost=100.00
[06/26 16:01:22     52s] (I)       Layer6  viaCost=100.00
[06/26 16:01:22     52s] (I)       Layer7  viaCost=200.00
[06/26 16:01:22     52s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:22     52s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:22     52s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:22     52s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:22     52s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:22     52s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:22     52s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:22     52s] (I)       grid                :    56    54     8
[06/26 16:01:22     52s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:22     52s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:22     52s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:22     52s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:22     52s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:22     52s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:22     52s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:22     52s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:22     52s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:22     52s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:22     52s] (I)       --------------------------------------------------------
[06/26 16:01:22     52s] 
[06/26 16:01:22     52s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:22     52s] [NR-eGR] Rule id 0. Nets 788 
[06/26 16:01:22     52s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:22     52s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:22     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:22     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:22     52s] [NR-eGR] ========================================
[06/26 16:01:22     52s] [NR-eGR] 
[06/26 16:01:22     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 1231.0 MB
[06/26 16:01:22     52s] (I)       Loading and dumping file time : 0.01 seconds
[06/26 16:01:22     52s] (I)       ============= Initialization =============
[06/26 16:01:22     52s] (I)       totalPins=2832  totalGlobalPin=2765 (97.63%)
[06/26 16:01:22     52s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:22     52s] (I)       numBigBoxes = 0
[06/26 16:01:22     52s] [NR-eGR] Layer group 1: route 788 net(s) in layer range [2, 8]
[06/26 16:01:22     52s] (I)       ============  Phase 1a Route ============
[06/26 16:01:22     52s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:22     52s] (I)       Usage: 5646 = (2833 H, 2813 V) = (4.45% H, 4.01% V) = (8.131e+03um H, 8.073e+03um V)
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] (I)       ============  Phase 1b Route ============
[06/26 16:01:22     52s] (I)       Usage: 5646 = (2833 H, 2813 V) = (4.45% H, 4.01% V) = (8.131e+03um H, 8.073e+03um V)
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.620402e+04um
[06/26 16:01:22     52s] (I)       ============  Phase 1c Route ============
[06/26 16:01:22     52s] (I)       Usage: 5646 = (2833 H, 2813 V) = (4.45% H, 4.01% V) = (8.131e+03um H, 8.073e+03um V)
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] (I)       ============  Phase 1d Route ============
[06/26 16:01:22     52s] (I)       Usage: 5646 = (2833 H, 2813 V) = (4.45% H, 4.01% V) = (8.131e+03um H, 8.073e+03um V)
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] (I)       ============  Phase 1e Route ============
[06/26 16:01:22     52s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:22     52s] (I)       Usage: 5646 = (2833 H, 2813 V) = (4.45% H, 4.01% V) = (8.131e+03um H, 8.073e+03um V)
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.620402e+04um
[06/26 16:01:22     52s] [NR-eGR] 
[06/26 16:01:22     52s] (I)       ============  Phase 1l Route ============
[06/26 16:01:22     52s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:22     52s] (I)       
[06/26 16:01:22     52s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:22     52s] [NR-eGR]                OverCon            
[06/26 16:01:22     52s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:22     52s] [NR-eGR] Layer              (0)    OverCon 
[06/26 16:01:22     52s] [NR-eGR] ------------------------------------
[06/26 16:01:22     52s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] ------------------------------------
[06/26 16:01:22     52s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[06/26 16:01:22     52s] [NR-eGR] 
[06/26 16:01:22     52s] (I)       Total Global Routing Runtime: 0.00 seconds
[06/26 16:01:22     52s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:22     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:22     52s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:22     52s] (I)       ============= track Assignment ============
[06/26 16:01:22     52s] (I)       extract Global 3D Wires
[06/26 16:01:22     52s] (I)       Extract Global WL : time=0.00
[06/26 16:01:22     52s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/26 16:01:22     52s] (I)       Initialization real time=0.00 seconds
[06/26 16:01:22     52s] (I)       Run Multi-thread track assignment
[06/26 16:01:22     52s] (I)       merging nets...
[06/26 16:01:22     52s] (I)       merging nets done
[06/26 16:01:22     52s] (I)       Kernel real time=0.01 seconds
[06/26 16:01:22     52s] (I)       End Greedy Track Assignment
[06/26 16:01:22     52s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:22     52s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 2832
[06/26 16:01:22     52s] [NR-eGR] Layer2(METAL2)(V) length: 6.205789e+03um, number of vias: 3962
[06/26 16:01:22     52s] [NR-eGR] Layer3(METAL3)(H) length: 7.063481e+03um, number of vias: 489
[06/26 16:01:22     52s] [NR-eGR] Layer4(METAL4)(V) length: 2.406789e+03um, number of vias: 188
[06/26 16:01:22     52s] [NR-eGR] Layer5(METAL5)(H) length: 1.386004e+03um, number of vias: 8
[06/26 16:01:22     52s] [NR-eGR] Layer6(METAL6)(V) length: 7.667000e+01um, number of vias: 0
[06/26 16:01:22     52s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[06/26 16:01:22     52s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[06/26 16:01:22     52s] [NR-eGR] Total length: 1.713873e+04um, number of vias: 7479
[06/26 16:01:22     52s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:22     52s] [NR-eGR] Total clock nets wire length: 7.457900e+02um 
[06/26 16:01:22     52s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:22     52s] [NR-eGR] End Peak syMemory usage = 1210.1 MB
[06/26 16:01:22     52s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[06/26 16:01:22     52s] Extraction called for design 'elevator' of instances=748 and nets=816 using extraction engine 'preRoute' .
[06/26 16:01:22     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 16:01:22     52s] Type 'man IMPEXT-3530' for more detail.
[06/26 16:01:22     52s] PreRoute RC Extraction called for design elevator.
[06/26 16:01:22     52s] RC Extraction called in multi-corner(1) mode.
[06/26 16:01:22     52s] RCMode: PreRoute
[06/26 16:01:22     52s]       RC Corner Indexes            0   
[06/26 16:01:22     52s] Capacitance Scaling Factor   : 1.00000 
[06/26 16:01:22     52s] Resistance Scaling Factor    : 1.00000 
[06/26 16:01:22     52s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 16:01:22     52s] Clock Res. Scaling Factor    : 1.00000 
[06/26 16:01:22     52s] Shrink Factor                : 1.00000
[06/26 16:01:22     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 16:01:22     52s] Using capacitance table file ...
[06/26 16:01:22     52s] Updating RC grid for preRoute extraction ...
[06/26 16:01:22     52s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:22     52s] Initializing multi-corner resistance tables ...
[06/26 16:01:22     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1210.062M)
[06/26 16:01:22     52s] #################################################################################
[06/26 16:01:22     52s] # Design Stage: PreRoute
[06/26 16:01:22     52s] # Design Name: elevator
[06/26 16:01:22     52s] # Design Mode: 90nm
[06/26 16:01:22     52s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:01:22     52s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:01:22     52s] # Signoff Settings: SI Off 
[06/26 16:01:22     52s] #################################################################################
[06/26 16:01:22     52s] AAE_INFO: 1 threads acquired from CTE.
[06/26 16:01:22     52s] Calculate delays in Single mode...
[06/26 16:01:22     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 1213.1M, InitMEM = 1213.1M)
[06/26 16:01:22     52s] Start delay calculation (fullDC) (1 T). (MEM=1213.09)
[06/26 16:01:23     52s] End AAE Lib Interpolated Model. (MEM=1229.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:23     52s] Total number of fetched objects 809
[06/26 16:01:23     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:23     52s] End delay calculation. (MEM=1288.45 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:01:23     52s] End delay calculation (fullDC). (MEM=1288.45 CPU=0:00:00.1 REAL=0:00:01.0)
[06/26 16:01:23     52s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1288.5M) ***
[06/26 16:01:23     52s] Deleting Cell Server ...
[06/26 16:01:23     52s] Deleting Lib Analyzer.
[06/26 16:01:23     53s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:23     53s] Summary for sequential cells identification: 
[06/26 16:01:23     53s]   Identified SBFF number: 292
[06/26 16:01:23     53s]   Identified MBFF number: 0
[06/26 16:01:23     53s]   Identified SB Latch number: 0
[06/26 16:01:23     53s]   Identified MB Latch number: 0
[06/26 16:01:23     53s]   Not identified SBFF number: 0
[06/26 16:01:23     53s]   Not identified MBFF number: 0
[06/26 16:01:23     53s]   Not identified SB Latch number: 0
[06/26 16:01:23     53s]   Not identified MB Latch number: 0
[06/26 16:01:23     53s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:23     53s] Creating Cell Server, finished. 
[06/26 16:01:23     53s] 
[06/26 16:01:23     53s] 
[06/26 16:01:23     53s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:23     53s]   
[06/26 16:01:23     53s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:23     53s]   Deleting Cell Server ...
[06/26 16:01:23     53s] Begin: GigaOpt high fanout net optimization
[06/26 16:01:23     53s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:23     53s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:23     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.0 mem=1288.5M
[06/26 16:01:23     53s] #spOpts: mergeVia=F 
[06/26 16:01:23     53s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:23     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:23     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.1 mem=1288.5M
[06/26 16:01:23     53s] 
[06/26 16:01:23     53s] Creating Lib Analyzer ...
[06/26 16:01:23     53s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:23     53s] Summary for sequential cells identification: 
[06/26 16:01:23     53s]   Identified SBFF number: 292
[06/26 16:01:23     53s]   Identified MBFF number: 0
[06/26 16:01:23     53s]   Identified SB Latch number: 0
[06/26 16:01:23     53s]   Identified MB Latch number: 0
[06/26 16:01:23     53s]   Not identified SBFF number: 0
[06/26 16:01:23     53s]   Not identified MBFF number: 0
[06/26 16:01:23     53s]   Not identified SB Latch number: 0
[06/26 16:01:23     53s]   Not identified MB Latch number: 0
[06/26 16:01:23     53s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:23     53s] Creating Cell Server, finished. 
[06/26 16:01:23     53s] 
[06/26 16:01:23     53s] 
[06/26 16:01:23     53s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:23     53s]   
[06/26 16:01:23     53s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:23     53s]   Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4M BUFX4M CLKBUFX6M BUFX5M BUFX6M CLKBUFX8M BUFX8M BUFX10M CLKBUFX12M CLKBUFX16M BUFX14M CLKBUFX20M CLKBUFX24M BUFX20M CLKBUFX32M CLKBUFX40M BUFX32M)
[06/26 16:01:23     53s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLM INVX2M CLKINVX2M CLKINVX1M INVX4M CLKINVX4M CLKINVX3M INVX6M CLKINVX6M INVX8M CLKINVX8M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX32M CLKINVX40M)
[06/26 16:01:23     53s] Total number of usable delay cells from Lib Analyzer: 7 ( DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:01:23     53s] 
[06/26 16:01:24     53s] Creating Lib Analyzer, finished. 
[06/26 16:01:24     53s] 
[06/26 16:01:24     53s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.6952} {7, 0.077, 0.3840} {8, 0.077, 0.3840} 
[06/26 16:01:24     53s] ### Creating LA Mngr. totSessionCpu=0:00:54.0 mem=1288.5M
[06/26 16:01:24     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.0 mem=1288.5M
[06/26 16:01:25     54s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:25     54s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 16:01:25     54s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:25     54s] |    69.90%|        -|   0.100|   0.000|   0:00:00.0| 1383.8M|
[06/26 16:01:25     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:25     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:25     54s] |    69.90%|        -|   0.100|   0.000|   0:00:00.0| 1383.8M|
[06/26 16:01:25     54s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:25     54s] 
[06/26 16:01:25     54s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1383.8M) ***
[06/26 16:01:25     54s] **** Begin NDR-Layer Usage Statistics ****
[06/26 16:01:25     54s] 0 Ndr or Layer constraints added by optimization 
[06/26 16:01:25     54s] **** End NDR-Layer Usage Statistics ****
[06/26 16:01:25     54s] End: GigaOpt high fanout net optimization
[06/26 16:01:25     54s] Begin: GigaOpt DRV Optimization
[06/26 16:01:25     54s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:25     54s] PhyDesignGrid: maxLocalDensity 3.00
[06/26 16:01:25     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.9 mem=1364.8M
[06/26 16:01:25     54s] #spOpts: mergeVia=F 
[06/26 16:01:25     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=1364.8M
[06/26 16:01:25     54s] 
[06/26 16:01:25     54s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.6952} {7, 0.077, 0.3840} {8, 0.077, 0.3840} 
[06/26 16:01:25     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.9 mem=1364.8M
[06/26 16:01:25     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.9 mem=1364.8M
[06/26 16:01:25     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:25     55s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 16:01:25     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:25     55s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 16:01:25     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:25     55s] Info: violation cost 10.984414 (cap = 0.167381, tran = 10.817034, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:25     55s] |     3|    47|    -0.22|     1|     1|    -0.02|     0|     0|     0|     0| 99797.49|     0.00|       0|       0|       0|  69.90|          |         |
[06/26 16:01:25     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:25     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0| 99797.49|     0.00|       1|       0|       3|  70.06| 0:00:00.0|  1385.8M|
[06/26 16:01:25     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:25     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0| 99797.49|     0.00|       0|       0|       0|  70.06| 0:00:00.0|  1385.8M|
[06/26 16:01:25     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:25     55s] **** Begin NDR-Layer Usage Statistics ****
[06/26 16:01:25     55s] 0 Ndr or Layer constraints added by optimization 
[06/26 16:01:25     55s] **** End NDR-Layer Usage Statistics ****
[06/26 16:01:25     55s] 
[06/26 16:01:25     55s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1385.8M) ***
[06/26 16:01:25     55s] 
[06/26 16:01:25     55s] End: GigaOpt DRV Optimization
[06/26 16:01:25     55s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 16:01:25     55s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1053.2M, totSessionCpu=0:00:56 **
[06/26 16:01:25     55s] Deleting Cell Server ...
[06/26 16:01:25     55s] Deleting Lib Analyzer.
[06/26 16:01:25     55s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:26     55s] Summary for sequential cells identification: 
[06/26 16:01:26     55s]   Identified SBFF number: 292
[06/26 16:01:26     55s]   Identified MBFF number: 0
[06/26 16:01:26     55s]   Identified SB Latch number: 0
[06/26 16:01:26     55s]   Identified MB Latch number: 0
[06/26 16:01:26     55s]   Not identified SBFF number: 0
[06/26 16:01:26     55s]   Not identified MBFF number: 0
[06/26 16:01:26     55s]   Not identified SB Latch number: 0
[06/26 16:01:26     55s]   Not identified MB Latch number: 0
[06/26 16:01:26     55s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:26     55s] Creating Cell Server, finished. 
[06/26 16:01:26     55s] 
[06/26 16:01:26     55s] 
[06/26 16:01:26     55s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:26     55s]   
[06/26 16:01:26     55s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:26     55s]   Deleting Cell Server ...
[06/26 16:01:26     55s] Begin: GigaOpt Global Optimization
[06/26 16:01:26     55s] *info: use new DP (enabled)
[06/26 16:01:26     55s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:26     55s] PhyDesignGrid: maxLocalDensity 1.20
[06/26 16:01:26     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.9 mem=1243.8M
[06/26 16:01:26     55s] #spOpts: mergeVia=F 
[06/26 16:01:26     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.9 mem=1243.8M
[06/26 16:01:26     55s] 
[06/26 16:01:26     55s] Creating Lib Analyzer ...
[06/26 16:01:26     55s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:26     55s] Summary for sequential cells identification: 
[06/26 16:01:26     55s]   Identified SBFF number: 292
[06/26 16:01:26     55s]   Identified MBFF number: 0
[06/26 16:01:26     55s]   Identified SB Latch number: 0
[06/26 16:01:26     55s]   Identified MB Latch number: 0
[06/26 16:01:26     55s]   Not identified SBFF number: 0
[06/26 16:01:26     55s]   Not identified MBFF number: 0
[06/26 16:01:26     55s]   Not identified SB Latch number: 0
[06/26 16:01:26     55s]   Not identified MB Latch number: 0
[06/26 16:01:26     55s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:26     55s] Creating Cell Server, finished. 
[06/26 16:01:26     55s] 
[06/26 16:01:26     55s] 
[06/26 16:01:26     55s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:26     55s]   
[06/26 16:01:26     55s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:26     55s]   Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4M BUFX4M CLKBUFX6M BUFX5M BUFX6M CLKBUFX8M BUFX8M BUFX10M CLKBUFX12M CLKBUFX16M BUFX14M CLKBUFX20M CLKBUFX24M BUFX20M CLKBUFX32M CLKBUFX40M BUFX32M)
[06/26 16:01:26     55s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLM INVX2M CLKINVX2M CLKINVX1M INVX4M CLKINVX4M CLKINVX3M INVX6M CLKINVX6M INVX8M CLKINVX8M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX32M CLKINVX40M)
[06/26 16:01:26     55s] Total number of usable delay cells from Lib Analyzer: 7 ( DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:01:26     55s] 
[06/26 16:01:26     56s] Creating Lib Analyzer, finished. 
[06/26 16:01:26     56s] 
[06/26 16:01:26     56s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.8500} {7, 0.077, 0.4800} {8, 0.077, 0.4800} 
[06/26 16:01:26     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.8 mem=1243.8M
[06/26 16:01:26     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.8 mem=1243.8M
[06/26 16:01:29     59s] *info: 1 clock net excluded
[06/26 16:01:29     59s] *info: 2 special nets excluded.
[06/26 16:01:29     59s] *info: 7 no-driver nets excluded.
[06/26 16:01:31     60s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/26 16:01:31     60s] +--------+--------+----------+------------+--------+--------------+---------+-----------------------------------------------+
[06/26 16:01:31     60s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                   End Point                   |
[06/26 16:01:31     60s] +--------+--------+----------+------------+--------+--------------+---------+-----------------------------------------------+
[06/26 16:01:31     60s] |   0.000|   0.000|    70.06%|   0:00:00.0| 1411.3M|_default_view_|       NA| NA                                            |
[06/26 16:01:31     60s] +--------+--------+----------+------------+--------+--------------+---------+-----------------------------------------------+
[06/26 16:01:31     60s] 
[06/26 16:01:31     60s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1411.3M) ***
[06/26 16:01:31     60s] 
[06/26 16:01:31     60s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1411.3M) ***
[06/26 16:01:31     60s] **** Begin NDR-Layer Usage Statistics ****
[06/26 16:01:31     60s] 0 Ndr or Layer constraints added by optimization 
[06/26 16:01:31     60s] **** End NDR-Layer Usage Statistics ****
[06/26 16:01:31     60s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/26 16:01:31     61s] End: GigaOpt Global Optimization
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] Active setup views:
[06/26 16:01:31     61s]  _default_view_
[06/26 16:01:31     61s]   Dominating endpoints: 0
[06/26 16:01:31     61s]   Dominating TNS: -0.000
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] *** Timing Is met
[06/26 16:01:31     61s] *** Check timing (0:00:00.0)
[06/26 16:01:31     61s] Deleting Cell Server ...
[06/26 16:01:31     61s] Deleting Lib Analyzer.
[06/26 16:01:31     61s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:31     61s] Summary for sequential cells identification: 
[06/26 16:01:31     61s]   Identified SBFF number: 292
[06/26 16:01:31     61s]   Identified MBFF number: 0
[06/26 16:01:31     61s]   Identified SB Latch number: 0
[06/26 16:01:31     61s]   Identified MB Latch number: 0
[06/26 16:01:31     61s]   Not identified SBFF number: 0
[06/26 16:01:31     61s]   Not identified MBFF number: 0
[06/26 16:01:31     61s]   Not identified SB Latch number: 0
[06/26 16:01:31     61s]   Not identified MB Latch number: 0
[06/26 16:01:31     61s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:31     61s] Creating Cell Server, finished. 
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:31     61s]   
[06/26 16:01:31     61s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:31     61s]   Deleting Cell Server ...
[06/26 16:01:31     61s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:31     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1259.8M
[06/26 16:01:31     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1259.8M
[06/26 16:01:31     61s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:01:31     61s] Summary for sequential cells identification: 
[06/26 16:01:31     61s]   Identified SBFF number: 292
[06/26 16:01:31     61s]   Identified MBFF number: 0
[06/26 16:01:31     61s]   Identified SB Latch number: 0
[06/26 16:01:31     61s]   Identified MB Latch number: 0
[06/26 16:01:31     61s]   Not identified SBFF number: 0
[06/26 16:01:31     61s]   Not identified MBFF number: 0
[06/26 16:01:31     61s]   Not identified SB Latch number: 0
[06/26 16:01:31     61s]   Not identified MB Latch number: 0
[06/26 16:01:31     61s]   Number of sequential cells which are not FFs: 56
[06/26 16:01:31     61s] Creating Cell Server, finished. 
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:31     61s]   
[06/26 16:01:31     61s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:01:31     61s]   **INFO: Flow update: Design is easy to close.
[06/26 16:01:31     61s] setup target slack: 0.1
[06/26 16:01:31     61s] extra slack: 0.1
[06/26 16:01:31     61s] std delay: 0.0268
[06/26 16:01:31     61s] real setup target slack: 0.0268
[06/26 16:01:31     61s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:31     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1255.8M
[06/26 16:01:31     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1255.8M
[06/26 16:01:31     61s] incrSKP preserve mode is on...
[06/26 16:01:31     61s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/26 16:01:31     61s] [NR-eGR] Started earlyGlobalRoute kernel
[06/26 16:01:31     61s] [NR-eGR] Initial Peak syMemory usage = 1255.8 MB
[06/26 16:01:31     61s] (I)       Reading DB...
[06/26 16:01:31     61s] (I)       before initializing RouteDB syMemory usage = 1255.8 MB
[06/26 16:01:31     61s] (I)       congestionReportName   : 
[06/26 16:01:31     61s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:31     61s] (I)       buildTerm2TermWires    : 0
[06/26 16:01:31     61s] (I)       doTrackAssignment      : 1
[06/26 16:01:31     61s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:31     61s] (I)       numThreads             : 1
[06/26 16:01:31     61s] (I)       bufferingAwareRouting  : false
[06/26 16:01:31     61s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:31     61s] (I)       honorPin               : false
[06/26 16:01:31     61s] (I)       honorPinGuide          : true
[06/26 16:01:31     61s] (I)       honorPartition         : false
[06/26 16:01:31     61s] (I)       allowPartitionCrossover: false
[06/26 16:01:31     61s] (I)       honorSingleEntry       : true
[06/26 16:01:31     61s] (I)       honorSingleEntryStrong : true
[06/26 16:01:31     61s] (I)       handleViaSpacingRule   : false
[06/26 16:01:31     61s] (I)       handleEolSpacingRule   : false
[06/26 16:01:31     61s] (I)       PDConstraint           : none
[06/26 16:01:31     61s] (I)       expBetterNDRHandling   : false
[06/26 16:01:31     61s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:31     61s] (I)       routingEffortLevel     : 3
[06/26 16:01:31     61s] (I)       effortLevel            : standard
[06/26 16:01:31     61s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:31     61s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:31     61s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:31     61s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:31     61s] (I)       numRowsPerGCell        : 1
[06/26 16:01:31     61s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:31     61s] (I)       multiThreadingTA       : 1
[06/26 16:01:31     61s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:31     61s] (I)       optimizationMode       : false
[06/26 16:01:31     61s] (I)       routeSecondPG          : false
[06/26 16:01:31     61s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:31     61s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:31     61s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:31     61s] (I)       scenicBound            : 1.15
[06/26 16:01:31     61s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:31     61s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:31     61s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:31     61s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:31     61s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:31     61s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:31     61s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:31     61s] (I)       localRouteEffort       : 1.00
[06/26 16:01:31     61s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:31     61s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:31     61s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:31     61s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:31     61s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:31     61s] (I)       routeVias              : 
[06/26 16:01:31     61s] (I)       readTROption           : true
[06/26 16:01:31     61s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:31     61s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:31     61s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:31     61s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:31     61s] (I)       extraDemandForClocks   : 0
[06/26 16:01:31     61s] (I)       steinerRemoveLayers    : false
[06/26 16:01:31     61s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:31     61s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:31     61s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:31     61s] (I)       spanningTreeRefinement : false
[06/26 16:01:31     61s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:31     61s] (I)       starting read tracks
[06/26 16:01:31     61s] (I)       build grid graph
[06/26 16:01:31     61s] (I)       build grid graph start
[06/26 16:01:31     61s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:31     61s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:31     61s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:31     61s] (I)       build grid graph end
[06/26 16:01:31     61s] (I)       numViaLayers=8
[06/26 16:01:31     61s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:31     61s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:31     61s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:31     61s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:31     61s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:31     61s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:31     61s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:31     61s] (I)       end build via table
[06/26 16:01:31     61s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:31     61s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:31     61s] (I)       readDataFromPlaceDB
[06/26 16:01:31     61s] (I)       Read net information..
[06/26 16:01:31     61s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=0
[06/26 16:01:31     61s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] (I)       read default dcut vias
[06/26 16:01:31     61s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:31     61s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:31     61s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:31     61s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:31     61s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:31     61s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:31     61s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:31     61s] (I)       build grid graph start
[06/26 16:01:31     61s] (I)       build grid graph end
[06/26 16:01:31     61s] (I)       Model blockage into capacity
[06/26 16:01:31     61s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:31     61s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:31     61s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:31     61s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] (I)       Number of ignored nets = 0
[06/26 16:01:31     61s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:31     61s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:31     61s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:31     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:31     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:31     61s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1255.8 MB
[06/26 16:01:31     61s] (I)       Ndr track 0 does not exist
[06/26 16:01:31     61s] (I)       Layer1  viaCost=300.00
[06/26 16:01:31     61s] (I)       Layer2  viaCost=100.00
[06/26 16:01:31     61s] (I)       Layer3  viaCost=100.00
[06/26 16:01:31     61s] (I)       Layer4  viaCost=100.00
[06/26 16:01:31     61s] (I)       Layer5  viaCost=100.00
[06/26 16:01:31     61s] (I)       Layer6  viaCost=100.00
[06/26 16:01:31     61s] (I)       Layer7  viaCost=200.00
[06/26 16:01:31     61s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:31     61s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:31     61s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:31     61s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:31     61s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:31     61s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:31     61s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:31     61s] (I)       grid                :    56    54     8
[06/26 16:01:31     61s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:31     61s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:31     61s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:31     61s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:31     61s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:31     61s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:31     61s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:31     61s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:31     61s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:31     61s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:31     61s] (I)       --------------------------------------------------------
[06/26 16:01:31     61s] 
[06/26 16:01:31     61s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:31     61s] [NR-eGR] Rule id 0. Nets 789 
[06/26 16:01:31     61s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:31     61s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:31     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:31     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:31     61s] [NR-eGR] ========================================
[06/26 16:01:31     61s] [NR-eGR] 
[06/26 16:01:31     61s] (I)       After initializing earlyGlobalRoute syMemory usage = 1255.8 MB
[06/26 16:01:31     61s] (I)       Loading and dumping file time : 0.01 seconds
[06/26 16:01:31     61s] (I)       ============= Initialization =============
[06/26 16:01:31     61s] (I)       totalPins=2834  totalGlobalPin=2767 (97.64%)
[06/26 16:01:31     61s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:31     61s] [NR-eGR] Layer group 1: route 789 net(s) in layer range [2, 8]
[06/26 16:01:31     61s] (I)       ============  Phase 1a Route ============
[06/26 16:01:31     61s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:31     61s] (I)       Usage: 5604 = (2769 H, 2835 V) = (4.35% H, 4.05% V) = (7.947e+03um H, 8.136e+03um V)
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] (I)       ============  Phase 1b Route ============
[06/26 16:01:31     61s] (I)       Usage: 5604 = (2769 H, 2835 V) = (4.35% H, 4.05% V) = (7.947e+03um H, 8.136e+03um V)
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.608348e+04um
[06/26 16:01:31     61s] (I)       ============  Phase 1c Route ============
[06/26 16:01:31     61s] (I)       Usage: 5604 = (2769 H, 2835 V) = (4.35% H, 4.05% V) = (7.947e+03um H, 8.136e+03um V)
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] (I)       ============  Phase 1d Route ============
[06/26 16:01:31     61s] (I)       Usage: 5604 = (2769 H, 2835 V) = (4.35% H, 4.05% V) = (7.947e+03um H, 8.136e+03um V)
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] (I)       ============  Phase 1e Route ============
[06/26 16:01:31     61s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:31     61s] (I)       Usage: 5604 = (2769 H, 2835 V) = (4.35% H, 4.05% V) = (7.947e+03um H, 8.136e+03um V)
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.608348e+04um
[06/26 16:01:31     61s] [NR-eGR] 
[06/26 16:01:31     61s] (I)       ============  Phase 1l Route ============
[06/26 16:01:31     61s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:31     61s] (I)       
[06/26 16:01:31     61s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:31     61s] [NR-eGR]                OverCon            
[06/26 16:01:31     61s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:31     61s] [NR-eGR] Layer              (0)    OverCon 
[06/26 16:01:31     61s] [NR-eGR] ------------------------------------
[06/26 16:01:31     61s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] ------------------------------------
[06/26 16:01:31     61s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[06/26 16:01:31     61s] [NR-eGR] 
[06/26 16:01:31     61s] (I)       Total Global Routing Runtime: 0.00 seconds
[06/26 16:01:31     61s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:31     61s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:31     61s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:31     61s] [NR-eGR] End Peak syMemory usage = 1255.8 MB
[06/26 16:01:31     61s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[06/26 16:01:31     61s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:31     61s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:01:31     61s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:31     61s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:01:31     61s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:31     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:01:31     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:01:31     61s] Apply auto density screen in post-place stage.
[06/26 16:01:31     61s] Auto density screen increases utilization from 0.701 to 0.701
[06/26 16:01:31     61s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1255.8M
[06/26 16:01:31     61s] *** Starting refinePlace (0:01:01 mem=1255.8M) ***
[06/26 16:01:31     61s] Total net bbox length = 2.075e+04 (1.050e+04 1.025e+04) (ext = 6.932e+03)
[06/26 16:01:31     61s] default core: bins with density >  0.75 =   25 % ( 4 / 16 )
[06/26 16:01:31     61s] Density distribution unevenness ratio = 3.207%
[06/26 16:01:31     61s] RPlace IncrNP: Rollback Lev = -5
[06/26 16:01:31     61s] RPlace: Density =0.800000, incremental np is triggered.
[06/26 16:01:31     61s] incr SKP is on..., with optDC mode
[06/26 16:01:31     61s] total jobs 4302
[06/26 16:01:31     61s] multi thread init TemplateIndex for each ta. thread num 1
[06/26 16:01:31     61s] (cpu=0:00:00.4 mem=1264.0M) ***
[06/26 16:01:31     61s] total jobs 0 -> 4194
[06/26 16:01:31     61s] multi thread init TemplateIndex for each ta. thread num 1
[06/26 16:01:31     61s] finished multi-thread init
[06/26 16:01:32     62s] *** Build Virtual Sizing Timing Model
[06/26 16:01:32     62s] (cpu=0:00:01.1 mem=1283.0M) ***
[06/26 16:01:32     62s] Persistent padding is off here.
[06/26 16:01:32     62s] Congestion driven padding in post-place stage.
[06/26 16:01:32     62s] Congestion driven padding increases utilization from 0.917 to 0.915
[06/26 16:01:32     62s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1291.0M
[06/26 16:01:32     62s] limitMaxMove 0, priorityInstMaxMove -1
[06/26 16:01:32     62s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/26 16:01:32     62s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[06/26 16:01:32     62s] No instances found in the vector
[06/26 16:01:32     62s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1292.0M, DRC: 0)
[06/26 16:01:32     62s] 0 (out of 0) MH cells were successfully legalized.
[06/26 16:01:33     62s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/26 16:01:33     62s] No instances found in the vector
[06/26 16:01:33     62s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1294.0M, DRC: 0)
[06/26 16:01:33     62s] 0 (out of 0) MH cells were successfully legalized.
[06/26 16:01:33     63s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/26 16:01:33     63s] No instances found in the vector
[06/26 16:01:33     63s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1294.0M, DRC: 0)
[06/26 16:01:33     63s] 0 (out of 0) MH cells were successfully legalized.
[06/26 16:01:33     63s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/26 16:01:33     63s] No instances found in the vector
[06/26 16:01:33     63s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1294.0M, DRC: 0)
[06/26 16:01:33     63s] 0 (out of 0) MH cells were successfully legalized.
[06/26 16:01:33     63s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/26 16:01:33     63s] No instances found in the vector
[06/26 16:01:33     63s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1294.0M, DRC: 0)
[06/26 16:01:33     63s] 0 (out of 0) MH cells were successfully legalized.
[06/26 16:01:34     63s] default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
[06/26 16:01:34     63s] Density distribution unevenness ratio = 2.509%
[06/26 16:01:34     63s] RPlace postIncrNP: Density = 0.800000 -> 0.795714.
[06/26 16:01:34     63s] RPlace postIncrNP Info: Density distribution changes:
[06/26 16:01:34     63s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[06/26 16:01:34     63s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.6, real=0:00:03.0, mem=1262.0MB) @(0:01:01 - 0:01:04).
[06/26 16:01:34     63s] Move report: incrNP moves 725 insts, mean move: 4.72 um, max move: 35.26 um
[06/26 16:01:34     63s] 	Max move on inst (g19177): (86.92, 93.48) --> (99.22, 116.44)
[06/26 16:01:34     63s] Move report: Timing Driven Placement moves 725 insts, mean move: 4.72 um, max move: 35.26 um
[06/26 16:01:34     63s] 	Max move on inst (g19177): (86.92, 93.48) --> (99.22, 116.44)
[06/26 16:01:34     63s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1262.0MB
[06/26 16:01:34     63s] Starting refinePlace ...
[06/26 16:01:34     63s] default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
[06/26 16:01:34     63s] Density distribution unevenness ratio = 2.389%
[06/26 16:01:34     63s]   Spread Effort: high, pre-route mode, useDDP on.
[06/26 16:01:34     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1262.0MB) @(0:01:04 - 0:01:04).
[06/26 16:01:34     63s] Move report: preRPlace moves 103 insts, mean move: 0.83 um, max move: 3.69 um
[06/26 16:01:34     63s] 	Max move on inst (g39945): (84.87, 67.65) --> (85.69, 70.52)
[06/26 16:01:34     63s] 	Length: 5 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: AND2X2M
[06/26 16:01:34     63s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 16:01:34     63s] Placement tweakage begins.
[06/26 16:01:34     63s] wire length = 1.803e+04
[06/26 16:01:34     63s] wire length = 1.703e+04
[06/26 16:01:34     63s] Placement tweakage ends.
[06/26 16:01:34     63s] Move report: tweak moves 136 insts, mean move: 3.88 um, max move: 28.70 um
[06/26 16:01:34     63s] 	Max move on inst (bell_out_reg): (59.45, 30.34) --> (30.75, 30.34)
[06/26 16:01:34     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:34     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1262.0MB) @(0:01:04 - 0:01:04).
[06/26 16:01:34     63s] Move report: Detail placement moves 216 insts, mean move: 2.72 um, max move: 28.70 um
[06/26 16:01:34     63s] 	Max move on inst (bell_out_reg): (59.45, 30.34) --> (30.75, 30.34)
[06/26 16:01:34     63s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1262.0MB
[06/26 16:01:34     63s] Statistics of distance of Instance movement in refine placement:
[06/26 16:01:34     63s]   maximum (X+Y) =        29.93 um
[06/26 16:01:34     63s]   inst (bell_out_reg) with max move: (60.68, 30.34) -> (30.75, 30.34)
[06/26 16:01:34     63s]   mean    (X+Y) =         4.87 um
[06/26 16:01:34     63s] Total instances flipped for WireLenOpt: 44
[06/26 16:01:34     63s] Total instances flipped, including legalization: 3
[06/26 16:01:34     63s] Summary Report:
[06/26 16:01:34     63s] Instances move: 728 (out of 749 movable)
[06/26 16:01:34     63s] Instances flipped: 3
[06/26 16:01:34     63s] Mean displacement: 4.87 um
[06/26 16:01:34     63s] Max displacement: 29.93 um (Instance: bell_out_reg) (60.68, 30.34) -> (30.75, 30.34)
[06/26 16:01:34     63s] 	Length: 22 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: DFFRQX2M
[06/26 16:01:34     63s] Total instances moved : 728
[06/26 16:01:34     63s] Total net bbox length = 2.088e+04 (1.046e+04 1.042e+04) (ext = 6.927e+03)
[06/26 16:01:34     63s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1262.0MB
[06/26 16:01:34     63s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=1262.0MB) @(0:01:01 - 0:01:04).
[06/26 16:01:34     63s] *** Finished refinePlace (0:01:04 mem=1262.0M) ***
[06/26 16:01:34     64s] default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
[06/26 16:01:34     64s] Density distribution unevenness ratio = 2.381%
[06/26 16:01:34     64s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/26 16:01:34     64s] Type 'man IMPSP-9025' for more detail.
[06/26 16:01:34     64s] Trial Route Overflow 0(H) 0(V)
[06/26 16:01:34     64s] Starting congestion repair ...
[06/26 16:01:34     64s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/26 16:01:34     64s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/26 16:01:34     64s] Starting Early Global Route congestion estimation: mem = 1262.0M
[06/26 16:01:34     64s] (I)       Reading DB...
[06/26 16:01:34     64s] (I)       before initializing RouteDB syMemory usage = 1262.0 MB
[06/26 16:01:34     64s] (I)       congestionReportName   : 
[06/26 16:01:34     64s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:34     64s] (I)       buildTerm2TermWires    : 1
[06/26 16:01:34     64s] (I)       doTrackAssignment      : 1
[06/26 16:01:34     64s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:34     64s] (I)       numThreads             : 1
[06/26 16:01:34     64s] (I)       bufferingAwareRouting  : false
[06/26 16:01:34     64s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:34     64s] (I)       honorPin               : false
[06/26 16:01:34     64s] (I)       honorPinGuide          : true
[06/26 16:01:34     64s] (I)       honorPartition         : false
[06/26 16:01:34     64s] (I)       allowPartitionCrossover: false
[06/26 16:01:34     64s] (I)       honorSingleEntry       : true
[06/26 16:01:34     64s] (I)       honorSingleEntryStrong : true
[06/26 16:01:34     64s] (I)       handleViaSpacingRule   : false
[06/26 16:01:34     64s] (I)       handleEolSpacingRule   : false
[06/26 16:01:34     64s] (I)       PDConstraint           : none
[06/26 16:01:34     64s] (I)       expBetterNDRHandling   : false
[06/26 16:01:34     64s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:34     64s] (I)       routingEffortLevel     : 3
[06/26 16:01:34     64s] (I)       effortLevel            : standard
[06/26 16:01:34     64s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:34     64s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:34     64s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:34     64s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:34     64s] (I)       numRowsPerGCell        : 1
[06/26 16:01:34     64s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:34     64s] (I)       multiThreadingTA       : 1
[06/26 16:01:34     64s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:34     64s] (I)       optimizationMode       : false
[06/26 16:01:34     64s] (I)       routeSecondPG          : false
[06/26 16:01:34     64s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:34     64s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:34     64s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:34     64s] (I)       scenicBound            : 1.15
[06/26 16:01:34     64s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:34     64s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:34     64s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:34     64s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:34     64s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:34     64s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:34     64s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:34     64s] (I)       localRouteEffort       : 1.00
[06/26 16:01:34     64s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:34     64s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:34     64s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:34     64s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:34     64s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:34     64s] (I)       routeVias              : 
[06/26 16:01:34     64s] (I)       readTROption           : true
[06/26 16:01:34     64s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:34     64s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:34     64s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:34     64s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:34     64s] (I)       extraDemandForClocks   : 0
[06/26 16:01:34     64s] (I)       steinerRemoveLayers    : false
[06/26 16:01:34     64s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:34     64s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:34     64s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:34     64s] (I)       spanningTreeRefinement : false
[06/26 16:01:34     64s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:34     64s] (I)       starting read tracks
[06/26 16:01:34     64s] (I)       build grid graph
[06/26 16:01:34     64s] (I)       build grid graph start
[06/26 16:01:34     64s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:34     64s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:34     64s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:34     64s] (I)       build grid graph end
[06/26 16:01:34     64s] (I)       numViaLayers=8
[06/26 16:01:34     64s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:34     64s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:34     64s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:34     64s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:34     64s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:34     64s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:34     64s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:34     64s] (I)       end build via table
[06/26 16:01:34     64s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:34     64s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:34     64s] (I)       readDataFromPlaceDB
[06/26 16:01:34     64s] (I)       Read net information..
[06/26 16:01:34     64s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=0
[06/26 16:01:34     64s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:34     64s] 
[06/26 16:01:34     64s] (I)       read default dcut vias
[06/26 16:01:34     64s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:34     64s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:34     64s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:34     64s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:34     64s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:34     64s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:34     64s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:34     64s] (I)       build grid graph start
[06/26 16:01:34     64s] (I)       build grid graph end
[06/26 16:01:34     64s] (I)       Model blockage into capacity
[06/26 16:01:34     64s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:34     64s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:34     64s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:34     64s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:34     64s] 
[06/26 16:01:34     64s] (I)       Number of ignored nets = 0
[06/26 16:01:34     64s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:34     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:34     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:34     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:34     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:34     64s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1262.0 MB
[06/26 16:01:34     64s] (I)       Ndr track 0 does not exist
[06/26 16:01:34     64s] (I)       Layer1  viaCost=300.00
[06/26 16:01:34     64s] (I)       Layer2  viaCost=100.00
[06/26 16:01:34     64s] (I)       Layer3  viaCost=100.00
[06/26 16:01:34     64s] (I)       Layer4  viaCost=100.00
[06/26 16:01:34     64s] (I)       Layer5  viaCost=100.00
[06/26 16:01:34     64s] (I)       Layer6  viaCost=100.00
[06/26 16:01:34     64s] (I)       Layer7  viaCost=200.00
[06/26 16:01:34     64s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:34     64s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:34     64s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:34     64s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:34     64s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:34     64s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:34     64s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:34     64s] (I)       grid                :    56    54     8
[06/26 16:01:34     64s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:34     64s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:34     64s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:34     64s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:34     64s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:34     64s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:34     64s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:34     64s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:34     64s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:34     64s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:34     64s] (I)       --------------------------------------------------------
[06/26 16:01:34     64s] 
[06/26 16:01:34     64s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:34     64s] [NR-eGR] Rule id 0. Nets 789 
[06/26 16:01:34     64s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:34     64s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:34     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:34     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:34     64s] [NR-eGR] ========================================
[06/26 16:01:34     64s] [NR-eGR] 
[06/26 16:01:34     64s] (I)       After initializing earlyGlobalRoute syMemory usage = 1262.0 MB
[06/26 16:01:34     64s] (I)       Loading and dumping file time : 0.00 seconds
[06/26 16:01:34     64s] (I)       ============= Initialization =============
[06/26 16:01:34     64s] (I)       totalPins=2834  totalGlobalPin=2762 (97.46%)
[06/26 16:01:34     64s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:34     64s] [NR-eGR] Layer group 1: route 789 net(s) in layer range [2, 8]
[06/26 16:01:34     64s] (I)       ============  Phase 1a Route ============
[06/26 16:01:34     64s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:34     64s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] (I)       ============  Phase 1b Route ============
[06/26 16:01:34     64s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:34     64s] (I)       ============  Phase 1c Route ============
[06/26 16:01:34     64s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] (I)       ============  Phase 1d Route ============
[06/26 16:01:34     64s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] (I)       ============  Phase 1e Route ============
[06/26 16:01:34     64s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:34     64s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:34     64s] [NR-eGR] 
[06/26 16:01:34     64s] (I)       ============  Phase 1l Route ============
[06/26 16:01:34     64s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:34     64s] (I)       
[06/26 16:01:34     64s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:34     64s] [NR-eGR]                OverCon            
[06/26 16:01:34     64s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:34     64s] [NR-eGR] Layer              (1)    OverCon 
[06/26 16:01:34     64s] [NR-eGR] ------------------------------------
[06/26 16:01:34     64s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer2       2( 0.08%)   ( 0.08%) 
[06/26 16:01:34     64s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:34     64s] [NR-eGR] ------------------------------------
[06/26 16:01:34     64s] [NR-eGR] Total        2( 0.01%)   ( 0.01%) 
[06/26 16:01:34     64s] [NR-eGR] 
[06/26 16:01:34     64s] (I)       Total Global Routing Runtime: 0.01 seconds
[06/26 16:01:34     64s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:34     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:34     64s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:34     64s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1262.0M
[06/26 16:01:34     64s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:34     64s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:01:34     64s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:34     64s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:01:34     64s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:34     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:01:34     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:01:34     64s] Skipped repairing congestion.
[06/26 16:01:34     64s] Starting Early Global Route wiring: mem = 1262.0M
[06/26 16:01:34     64s] (I)       ============= track Assignment ============
[06/26 16:01:34     64s] (I)       extract Global 3D Wires
[06/26 16:01:34     64s] (I)       Extract Global WL : time=0.00
[06/26 16:01:34     64s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/26 16:01:34     64s] (I)       Initialization real time=0.00 seconds
[06/26 16:01:34     64s] (I)       Run Multi-thread track assignment
[06/26 16:01:34     64s] (I)       merging nets...
[06/26 16:01:34     64s] (I)       merging nets done
[06/26 16:01:34     64s] (I)       Kernel real time=0.01 seconds
[06/26 16:01:34     64s] (I)       End Greedy Track Assignment
[06/26 16:01:34     64s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:34     64s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 2834
[06/26 16:01:34     64s] [NR-eGR] Layer2(METAL2)(V) length: 6.069494e+03um, number of vias: 3959
[06/26 16:01:34     64s] [NR-eGR] Layer3(METAL3)(H) length: 6.912806e+03um, number of vias: 541
[06/26 16:01:34     64s] [NR-eGR] Layer4(METAL4)(V) length: 2.491778e+03um, number of vias: 187
[06/26 16:01:34     64s] [NR-eGR] Layer5(METAL5)(H) length: 1.413679e+03um, number of vias: 18
[06/26 16:01:34     64s] [NR-eGR] Layer6(METAL6)(V) length: 1.617450e+02um, number of vias: 4
[06/26 16:01:34     64s] [NR-eGR] Layer7(METAL7)(H) length: 9.307000e+01um, number of vias: 0
[06/26 16:01:34     64s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[06/26 16:01:34     64s] [NR-eGR] Total length: 1.714257e+04um, number of vias: 7543
[06/26 16:01:34     64s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:34     64s] [NR-eGR] Total clock nets wire length: 6.539500e+02um 
[06/26 16:01:34     64s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:34     64s] Early Global Route wiring runtime: 0.02 seconds, mem = 1244.6M
[06/26 16:01:34     64s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/26 16:01:34     64s] Start to check current routing status for nets...
[06/26 16:01:34     64s] All nets are already routed correctly.
[06/26 16:01:34     64s] End to check current routing status for nets (mem=1244.6M)
[06/26 16:01:34     64s] Extraction called for design 'elevator' of instances=749 and nets=817 using extraction engine 'preRoute' .
[06/26 16:01:34     64s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 16:01:34     64s] Type 'man IMPEXT-3530' for more detail.
[06/26 16:01:34     64s] PreRoute RC Extraction called for design elevator.
[06/26 16:01:34     64s] RC Extraction called in multi-corner(1) mode.
[06/26 16:01:34     64s] RCMode: PreRoute
[06/26 16:01:34     64s]       RC Corner Indexes            0   
[06/26 16:01:34     64s] Capacitance Scaling Factor   : 1.00000 
[06/26 16:01:34     64s] Resistance Scaling Factor    : 1.00000 
[06/26 16:01:34     64s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 16:01:34     64s] Clock Res. Scaling Factor    : 1.00000 
[06/26 16:01:34     64s] Shrink Factor                : 1.00000
[06/26 16:01:34     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 16:01:34     64s] Using capacitance table file ...
[06/26 16:01:34     64s] Updating RC grid for preRoute extraction ...
[06/26 16:01:34     64s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:34     64s] Initializing multi-corner resistance tables ...
[06/26 16:01:34     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1244.637M)
[06/26 16:01:34     64s] Compute RC Scale Done ...
[06/26 16:01:34     64s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1073.6M, totSessionCpu=0:01:04 **
[06/26 16:01:34     64s] #################################################################################
[06/26 16:01:34     64s] # Design Stage: PreRoute
[06/26 16:01:34     64s] # Design Name: elevator
[06/26 16:01:34     64s] # Design Mode: 90nm
[06/26 16:01:34     64s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:01:34     64s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:01:34     64s] # Signoff Settings: SI Off 
[06/26 16:01:34     64s] #################################################################################
[06/26 16:01:34     64s] AAE_INFO: 1 threads acquired from CTE.
[06/26 16:01:34     64s] Calculate delays in Single mode...
[06/26 16:01:34     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1242.6M, InitMEM = 1242.6M)
[06/26 16:01:34     64s] Start delay calculation (fullDC) (1 T). (MEM=1242.64)
[06/26 16:01:34     64s] End AAE Lib Interpolated Model. (MEM=1258.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:34     64s] Total number of fetched objects 810
[06/26 16:01:34     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:34     64s] End delay calculation. (MEM=1316.01 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:01:34     64s] End delay calculation (fullDC). (MEM=1316.01 CPU=0:00:00.2 REAL=0:00:00.0)
[06/26 16:01:34     64s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1316.0M) ***
[06/26 16:01:34     64s] *** Timing Is met
[06/26 16:01:34     64s] *** Check timing (0:00:00.0)
[06/26 16:01:34     64s] *** Timing Is met
[06/26 16:01:34     64s] *** Check timing (0:00:00.0)
[06/26 16:01:34     64s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:34     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1316.0M
[06/26 16:01:34     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1316.0M
[06/26 16:01:34     64s] Begin: Area Reclaim Optimization
[06/26 16:01:34     64s] 
[06/26 16:01:34     64s] Creating Lib Analyzer ...
[06/26 16:01:34     64s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4M BUFX4M BUFX3M CLKBUFX6M BUFX5M BUFX6M BUFX8MTH CLKBUFX8M BUFX8M BUFX10M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M BUFX32M)
[06/26 16:01:34     64s] Total number of usable inverters from Lib Analyzer: 20 ( INVXLM INVX2M CLKINVX2M CLKINVX1M INVX4M CLKINVX4M CLKINVX3M INVX6M CLKINVX6M CLKINVX8MTH INVX8M CLKINVX8M INVX10M CLKINVX12M INVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX32M CLKINVX40M)
[06/26 16:01:34     64s] Total number of usable delay cells from Lib Analyzer: 15 ( DLY4X1MTH DLY3X1MTH DLY2X1MTH DLY1X1MTH DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4MTH DLY3X4MTH DLY2X4MTH DLY1X4MTH DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:01:34     64s] 
[06/26 16:01:35     65s] Creating Lib Analyzer, finished. 
[06/26 16:01:35     65s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:35     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1414.3M
[06/26 16:01:35     65s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:35     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:35     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1414.3M
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.8500} {7, 0.077, 0.4800} {8, 0.077, 0.4800} 
[06/26 16:01:35     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1414.3M
[06/26 16:01:35     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1414.3M
[06/26 16:01:35     65s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
[06/26 16:01:35     65s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:35     65s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 16:01:35     65s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:35     65s] |    70.06%|        -|   0.000|   0.000|   0:00:00.0| 1414.3M|
[06/26 16:01:35     65s] #optDebug: <stH: 2.8700 MiSeL: 67.3375>
[06/26 16:01:35     65s] |    70.06%|        0|   0.000|   0.000|   0:00:00.0| 1414.3M|
[06/26 16:01:35     65s] |    70.06%|        0|   0.000|   0.000|   0:00:00.0| 1414.3M|
[06/26 16:01:35     65s] |    70.06%|        0|   0.000|   0.000|   0:00:00.0| 1414.3M|
[06/26 16:01:35     65s] #optDebug: <stH: 2.8700 MiSeL: 67.3375>
[06/26 16:01:35     65s] |    70.06%|        0|   0.000|   0.000|   0:00:00.0| 1414.3M|
[06/26 16:01:35     65s] +----------+---------+--------+--------+------------+--------+
[06/26 16:01:35     65s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.06
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/26 16:01:35     65s] --------------------------------------------------------------
[06/26 16:01:35     65s] |                                   | Total     | Sequential |
[06/26 16:01:35     65s] --------------------------------------------------------------
[06/26 16:01:35     65s] | Num insts resized                 |       0  |       0    |
[06/26 16:01:35     65s] | Num insts undone                  |       0  |       0    |
[06/26 16:01:35     65s] | Num insts Downsized               |       0  |       0    |
[06/26 16:01:35     65s] | Num insts Samesized               |       0  |       0    |
[06/26 16:01:35     65s] | Num insts Upsized                 |       0  |       0    |
[06/26 16:01:35     65s] | Num multiple commits+uncommits    |       0  |       -    |
[06/26 16:01:35     65s] --------------------------------------------------------------
[06/26 16:01:35     65s] **** Begin NDR-Layer Usage Statistics ****
[06/26 16:01:35     65s] 0 Ndr or Layer constraints added by optimization 
[06/26 16:01:35     65s] **** End NDR-Layer Usage Statistics ****
[06/26 16:01:35     65s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[06/26 16:01:35     65s] *** Starting refinePlace (0:01:06 mem=1414.3M) ***
[06/26 16:01:35     65s] Total net bbox length = 2.088e+04 (1.046e+04 1.042e+04) (ext = 6.927e+03)
[06/26 16:01:35     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:35     65s] Starting refinePlace ...
[06/26 16:01:35     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:35     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1414.3MB) @(0:01:06 - 0:01:06).
[06/26 16:01:35     65s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 16:01:35     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.3MB
[06/26 16:01:35     65s] Statistics of distance of Instance movement in refine placement:
[06/26 16:01:35     65s]   maximum (X+Y) =         0.00 um
[06/26 16:01:35     65s]   mean    (X+Y) =         0.00 um
[06/26 16:01:35     65s] Summary Report:
[06/26 16:01:35     65s] Instances move: 0 (out of 749 movable)
[06/26 16:01:35     65s] Instances flipped: 0
[06/26 16:01:35     65s] Mean displacement: 0.00 um
[06/26 16:01:35     65s] Max displacement: 0.00 um 
[06/26 16:01:35     65s] Total instances moved : 0
[06/26 16:01:35     65s] Total net bbox length = 2.088e+04 (1.046e+04 1.042e+04) (ext = 6.927e+03)
[06/26 16:01:35     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.3MB
[06/26 16:01:35     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1414.3MB) @(0:01:06 - 0:01:06).
[06/26 16:01:35     65s] *** Finished refinePlace (0:01:06 mem=1414.3M) ***
[06/26 16:01:35     65s] *** maximum move = 0.00 um ***
[06/26 16:01:35     65s] *** Finished re-routing un-routed nets (1414.3M) ***
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1414.3M) ***
[06/26 16:01:35     65s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1264.79M, totSessionCpu=0:01:06).
[06/26 16:01:35     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1264.8M
[06/26 16:01:35     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1264.8M
[06/26 16:01:35     65s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/26 16:01:35     65s] [PSP]     Started earlyGlobalRoute kernel
[06/26 16:01:35     65s] [PSP]     Initial Peak syMemory usage = 1264.8 MB
[06/26 16:01:35     65s] (I)       Reading DB...
[06/26 16:01:35     65s] (I)       before initializing RouteDB syMemory usage = 1264.8 MB
[06/26 16:01:35     65s] (I)       congestionReportName   : 
[06/26 16:01:35     65s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:35     65s] (I)       buildTerm2TermWires    : 1
[06/26 16:01:35     65s] (I)       doTrackAssignment      : 1
[06/26 16:01:35     65s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:35     65s] (I)       numThreads             : 1
[06/26 16:01:35     65s] (I)       bufferingAwareRouting  : false
[06/26 16:01:35     65s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:35     65s] (I)       honorPin               : false
[06/26 16:01:35     65s] (I)       honorPinGuide          : true
[06/26 16:01:35     65s] (I)       honorPartition         : false
[06/26 16:01:35     65s] (I)       allowPartitionCrossover: false
[06/26 16:01:35     65s] (I)       honorSingleEntry       : true
[06/26 16:01:35     65s] (I)       honorSingleEntryStrong : true
[06/26 16:01:35     65s] (I)       handleViaSpacingRule   : false
[06/26 16:01:35     65s] (I)       handleEolSpacingRule   : false
[06/26 16:01:35     65s] (I)       PDConstraint           : none
[06/26 16:01:35     65s] (I)       expBetterNDRHandling   : false
[06/26 16:01:35     65s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:35     65s] (I)       routingEffortLevel     : 3
[06/26 16:01:35     65s] (I)       effortLevel            : standard
[06/26 16:01:35     65s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:35     65s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:35     65s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:35     65s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:35     65s] (I)       numRowsPerGCell        : 1
[06/26 16:01:35     65s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:35     65s] (I)       multiThreadingTA       : 1
[06/26 16:01:35     65s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:35     65s] (I)       optimizationMode       : false
[06/26 16:01:35     65s] (I)       routeSecondPG          : false
[06/26 16:01:35     65s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:35     65s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:35     65s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:35     65s] (I)       scenicBound            : 1.15
[06/26 16:01:35     65s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:35     65s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:35     65s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:35     65s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:35     65s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:35     65s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:35     65s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:35     65s] (I)       localRouteEffort       : 1.00
[06/26 16:01:35     65s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:35     65s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:35     65s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:35     65s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:35     65s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:35     65s] (I)       routeVias              : 
[06/26 16:01:35     65s] (I)       readTROption           : true
[06/26 16:01:35     65s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:35     65s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:35     65s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:35     65s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:35     65s] (I)       extraDemandForClocks   : 0
[06/26 16:01:35     65s] (I)       steinerRemoveLayers    : false
[06/26 16:01:35     65s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:35     65s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:35     65s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:35     65s] (I)       spanningTreeRefinement : false
[06/26 16:01:35     65s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:35     65s] (I)       starting read tracks
[06/26 16:01:35     65s] (I)       build grid graph
[06/26 16:01:35     65s] (I)       build grid graph start
[06/26 16:01:35     65s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:35     65s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:35     65s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:35     65s] (I)       build grid graph end
[06/26 16:01:35     65s] (I)       numViaLayers=8
[06/26 16:01:35     65s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:35     65s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:35     65s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:35     65s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:35     65s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:35     65s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:35     65s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:35     65s] (I)       end build via table
[06/26 16:01:35     65s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:35     65s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:35     65s] (I)       readDataFromPlaceDB
[06/26 16:01:35     65s] (I)       Read net information..
[06/26 16:01:35     65s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=0
[06/26 16:01:35     65s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] (I)       read default dcut vias
[06/26 16:01:35     65s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:35     65s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:35     65s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:35     65s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:35     65s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:35     65s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:35     65s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:35     65s] (I)       build grid graph start
[06/26 16:01:35     65s] (I)       build grid graph end
[06/26 16:01:35     65s] (I)       Model blockage into capacity
[06/26 16:01:35     65s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:35     65s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:35     65s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:35     65s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] (I)       Number of ignored nets = 0
[06/26 16:01:35     65s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:35     65s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:35     65s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:35     65s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:35     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:35     65s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1264.8 MB
[06/26 16:01:35     65s] (I)       Ndr track 0 does not exist
[06/26 16:01:35     65s] (I)       Layer1  viaCost=300.00
[06/26 16:01:35     65s] (I)       Layer2  viaCost=100.00
[06/26 16:01:35     65s] (I)       Layer3  viaCost=100.00
[06/26 16:01:35     65s] (I)       Layer4  viaCost=100.00
[06/26 16:01:35     65s] (I)       Layer5  viaCost=100.00
[06/26 16:01:35     65s] (I)       Layer6  viaCost=100.00
[06/26 16:01:35     65s] (I)       Layer7  viaCost=200.00
[06/26 16:01:35     65s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:35     65s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:35     65s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:35     65s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:35     65s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:35     65s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:35     65s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:35     65s] (I)       grid                :    56    54     8
[06/26 16:01:35     65s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:35     65s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:35     65s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:35     65s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:35     65s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:35     65s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:35     65s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:35     65s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:35     65s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:35     65s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:35     65s] (I)       --------------------------------------------------------
[06/26 16:01:35     65s] 
[06/26 16:01:35     65s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:35     65s] [NR-eGR] Rule id 0. Nets 789 
[06/26 16:01:35     65s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:35     65s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:35     65s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:35     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:35     65s] [NR-eGR] ========================================
[06/26 16:01:35     65s] [NR-eGR] 
[06/26 16:01:35     65s] (I)       After initializing earlyGlobalRoute syMemory usage = 1264.8 MB
[06/26 16:01:35     65s] (I)       Loading and dumping file time : 0.00 seconds
[06/26 16:01:35     65s] (I)       ============= Initialization =============
[06/26 16:01:35     65s] (I)       totalPins=2834  totalGlobalPin=2762 (97.46%)
[06/26 16:01:35     65s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:35     65s] [NR-eGR] Layer group 1: route 789 net(s) in layer range [2, 8]
[06/26 16:01:35     65s] (I)       ============  Phase 1a Route ============
[06/26 16:01:35     65s] (I)       Phase 1a runs 0.01 seconds
[06/26 16:01:35     65s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] (I)       ============  Phase 1b Route ============
[06/26 16:01:35     65s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:35     65s] (I)       ============  Phase 1c Route ============
[06/26 16:01:35     65s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] (I)       ============  Phase 1d Route ============
[06/26 16:01:35     65s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] (I)       ============  Phase 1e Route ============
[06/26 16:01:35     65s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:35     65s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:35     65s] [NR-eGR] 
[06/26 16:01:35     65s] (I)       ============  Phase 1l Route ============
[06/26 16:01:35     65s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:35     65s] (I)       
[06/26 16:01:35     65s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:35     65s] [NR-eGR]                OverCon            
[06/26 16:01:35     65s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:35     65s] [NR-eGR] Layer              (1)    OverCon 
[06/26 16:01:35     65s] [NR-eGR] ------------------------------------
[06/26 16:01:35     65s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer2       2( 0.08%)   ( 0.08%) 
[06/26 16:01:35     65s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:35     65s] [NR-eGR] ------------------------------------
[06/26 16:01:35     65s] [NR-eGR] Total        2( 0.01%)   ( 0.01%) 
[06/26 16:01:35     65s] [NR-eGR] 
[06/26 16:01:35     65s] (I)       Total Global Routing Runtime: 0.01 seconds
[06/26 16:01:35     65s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:35     65s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:35     65s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:35     65s] (I)       ============= track Assignment ============
[06/26 16:01:35     65s] (I)       extract Global 3D Wires
[06/26 16:01:35     65s] (I)       Extract Global WL : time=0.00
[06/26 16:01:35     65s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/26 16:01:35     65s] (I)       Initialization real time=0.00 seconds
[06/26 16:01:35     65s] (I)       Run Multi-thread track assignment
[06/26 16:01:35     65s] (I)       merging nets...
[06/26 16:01:35     65s] (I)       merging nets done
[06/26 16:01:35     65s] (I)       Kernel real time=0.01 seconds
[06/26 16:01:35     65s] (I)       End Greedy Track Assignment
[06/26 16:01:35     65s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:35     65s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 2834
[06/26 16:01:35     65s] [NR-eGR] Layer2(METAL2)(V) length: 6.069494e+03um, number of vias: 3959
[06/26 16:01:35     65s] [NR-eGR] Layer3(METAL3)(H) length: 6.912806e+03um, number of vias: 541
[06/26 16:01:35     65s] [NR-eGR] Layer4(METAL4)(V) length: 2.491778e+03um, number of vias: 187
[06/26 16:01:35     65s] [NR-eGR] Layer5(METAL5)(H) length: 1.413679e+03um, number of vias: 18
[06/26 16:01:35     65s] [NR-eGR] Layer6(METAL6)(V) length: 1.617450e+02um, number of vias: 4
[06/26 16:01:35     65s] [NR-eGR] Layer7(METAL7)(H) length: 9.307000e+01um, number of vias: 0
[06/26 16:01:35     65s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[06/26 16:01:35     65s] [NR-eGR] Total length: 1.714257e+04um, number of vias: 7543
[06/26 16:01:35     65s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:35     65s] [NR-eGR] Total clock nets wire length: 6.539500e+02um 
[06/26 16:01:35     65s] [NR-eGR] --------------------------------------------------------------------------
[06/26 16:01:35     65s] [NR-eGR] End Peak syMemory usage = 1248.7 MB
[06/26 16:01:35     65s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[06/26 16:01:35     65s] Extraction called for design 'elevator' of instances=749 and nets=817 using extraction engine 'preRoute' .
[06/26 16:01:35     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 16:01:35     65s] Type 'man IMPEXT-3530' for more detail.
[06/26 16:01:35     65s] PreRoute RC Extraction called for design elevator.
[06/26 16:01:35     65s] RC Extraction called in multi-corner(1) mode.
[06/26 16:01:35     65s] RCMode: PreRoute
[06/26 16:01:35     65s]       RC Corner Indexes            0   
[06/26 16:01:35     65s] Capacitance Scaling Factor   : 1.00000 
[06/26 16:01:35     65s] Resistance Scaling Factor    : 1.00000 
[06/26 16:01:35     65s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 16:01:35     65s] Clock Res. Scaling Factor    : 1.00000 
[06/26 16:01:35     65s] Shrink Factor                : 1.00000
[06/26 16:01:35     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 16:01:35     65s] Using capacitance table file ...
[06/26 16:01:35     65s] Updating RC grid for preRoute extraction ...
[06/26 16:01:35     65s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:35     65s] Initializing multi-corner resistance tables ...
[06/26 16:01:35     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1248.652M)
[06/26 16:01:35     65s] Compute RC Scale Done ...
[06/26 16:01:35     65s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:35     65s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:01:35     65s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:35     65s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:01:35     65s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:35     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:01:35     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:01:35     65s] #################################################################################
[06/26 16:01:35     65s] # Design Stage: PreRoute
[06/26 16:01:35     65s] # Design Name: elevator
[06/26 16:01:35     65s] # Design Mode: 90nm
[06/26 16:01:35     65s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:01:35     65s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:01:35     65s] # Signoff Settings: SI Off 
[06/26 16:01:35     65s] #################################################################################
[06/26 16:01:35     65s] AAE_INFO: 1 threads acquired from CTE.
[06/26 16:01:35     65s] Calculate delays in Single mode...
[06/26 16:01:35     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1303.9M, InitMEM = 1303.9M)
[06/26 16:01:35     65s] Start delay calculation (fullDC) (1 T). (MEM=1303.89)
[06/26 16:01:35     65s] End AAE Lib Interpolated Model. (MEM=1320.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:36     65s] Total number of fetched objects 810
[06/26 16:01:36     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:36     65s] End delay calculation. (MEM=1322.03 CPU=0:00:00.1 REAL=0:00:01.0)
[06/26 16:01:36     65s] End delay calculation (fullDC). (MEM=1322.03 CPU=0:00:00.1 REAL=0:00:01.0)
[06/26 16:01:36     65s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1322.0M) ***
[06/26 16:01:36     65s] Begin: GigaOpt postEco DRV Optimization
[06/26 16:01:36     65s] Info: 1 clock net  excluded from IPO operation.
[06/26 16:01:36     65s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 16:01:36     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1322.0M
[06/26 16:01:36     65s] Core basic site is TSM130NMMETROSITE
[06/26 16:01:36     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:01:36     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1322.0M
[06/26 16:01:36     65s] 
[06/26 16:01:36     65s] #optDebug: {2, 1.000, 0.8500} {3, 0.846, 0.8500} {4, 0.692, 0.8500} {5, 0.538, 0.8500} {6, 0.385, 0.6952} {7, 0.077, 0.3840} {8, 0.077, 0.3840} 
[06/26 16:01:36     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1322.0M
[06/26 16:01:36     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1322.0M
[06/26 16:01:37     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:37     66s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 16:01:37     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:37     66s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 16:01:37     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:37     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:37     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0| 99797.49|     0.00|       0|       0|       0|  70.06|          |         |
[06/26 16:01:37     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 16:01:37     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0| 99797.49|     0.00|       0|       0|       0|  70.06| 0:00:00.0|  1398.3M|
[06/26 16:01:37     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 16:01:37     66s] **** Begin NDR-Layer Usage Statistics ****
[06/26 16:01:37     66s] 0 Ndr or Layer constraints added by optimization 
[06/26 16:01:37     66s] **** End NDR-Layer Usage Statistics ****
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1398.3M) ***
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] End: GigaOpt postEco DRV Optimization
[06/26 16:01:37     66s] **INFO: Flow update: Design timing is met.
[06/26 16:01:37     66s] **INFO: Flow update: Design timing is met.
[06/26 16:01:37     66s] **INFO: Flow update: Design timing is met.
[06/26 16:01:37     66s] *** Steiner Routed Nets: 0.755%; Threshold: 100; Threshold for Hold: 100
[06/26 16:01:37     66s] Start to check current routing status for nets...
[06/26 16:01:37     66s] All nets are already routed correctly.
[06/26 16:01:37     66s] End to check current routing status for nets (mem=1379.3M)
[06/26 16:01:37     66s] Compute RC Scale Done ...
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] Active setup views:
[06/26 16:01:37     66s]  _default_view_
[06/26 16:01:37     66s]   Dominating endpoints: 0
[06/26 16:01:37     66s]   Dominating TNS: -0.000
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] Extraction called for design 'elevator' of instances=749 and nets=817 using extraction engine 'preRoute' .
[06/26 16:01:37     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 16:01:37     66s] Type 'man IMPEXT-3530' for more detail.
[06/26 16:01:37     66s] PreRoute RC Extraction called for design elevator.
[06/26 16:01:37     66s] RC Extraction called in multi-corner(1) mode.
[06/26 16:01:37     66s] RCMode: PreRoute
[06/26 16:01:37     66s]       RC Corner Indexes            0   
[06/26 16:01:37     66s] Capacitance Scaling Factor   : 1.00000 
[06/26 16:01:37     66s] Resistance Scaling Factor    : 1.00000 
[06/26 16:01:37     66s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 16:01:37     66s] Clock Res. Scaling Factor    : 1.00000 
[06/26 16:01:37     66s] Shrink Factor                : 1.00000
[06/26 16:01:37     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 16:01:37     66s] Using capacitance table file ...
[06/26 16:01:37     66s] Updating RC grid for preRoute extraction ...
[06/26 16:01:37     66s] Initializing multi-corner capacitance tables ... 
[06/26 16:01:37     66s] Initializing multi-corner resistance tables ...
[06/26 16:01:37     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1246.895M)
[06/26 16:01:37     66s] Skewing Data Summary (End_of_FINAL)
[06/26 16:01:37     66s] --------------------------------------------------
[06/26 16:01:37     66s]  Total skewed count:0
[06/26 16:01:37     66s] --------------------------------------------------
[06/26 16:01:37     66s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/26 16:01:37     66s] [NR-eGR] Started earlyGlobalRoute kernel
[06/26 16:01:37     66s] [NR-eGR] Initial Peak syMemory usage = 1250.7 MB
[06/26 16:01:37     66s] (I)       Reading DB...
[06/26 16:01:37     66s] (I)       before initializing RouteDB syMemory usage = 1250.7 MB
[06/26 16:01:37     66s] (I)       congestionReportName   : 
[06/26 16:01:37     66s] (I)       layerRangeFor2DCongestion : 
[06/26 16:01:37     66s] (I)       buildTerm2TermWires    : 0
[06/26 16:01:37     66s] (I)       doTrackAssignment      : 1
[06/26 16:01:37     66s] (I)       dumpBookshelfFiles     : 0
[06/26 16:01:37     66s] (I)       numThreads             : 1
[06/26 16:01:37     66s] (I)       bufferingAwareRouting  : false
[06/26 16:01:37     66s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 16:01:37     66s] (I)       honorPin               : false
[06/26 16:01:37     66s] (I)       honorPinGuide          : true
[06/26 16:01:37     66s] (I)       honorPartition         : false
[06/26 16:01:37     66s] (I)       allowPartitionCrossover: false
[06/26 16:01:37     66s] (I)       honorSingleEntry       : true
[06/26 16:01:37     66s] (I)       honorSingleEntryStrong : true
[06/26 16:01:37     66s] (I)       handleViaSpacingRule   : false
[06/26 16:01:37     66s] (I)       handleEolSpacingRule   : false
[06/26 16:01:37     66s] (I)       PDConstraint           : none
[06/26 16:01:37     66s] (I)       expBetterNDRHandling   : false
[06/26 16:01:37     66s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 16:01:37     66s] (I)       routingEffortLevel     : 3
[06/26 16:01:37     66s] (I)       effortLevel            : standard
[06/26 16:01:37     66s] [NR-eGR] minRouteLayer          : 2
[06/26 16:01:37     66s] [NR-eGR] maxRouteLayer          : 127
[06/26 16:01:37     66s] (I)       relaxedTopLayerCeiling : 127
[06/26 16:01:37     66s] (I)       relaxedBottomLayerFloor: 2
[06/26 16:01:37     66s] (I)       numRowsPerGCell        : 1
[06/26 16:01:37     66s] (I)       speedUpLargeDesign     : 0
[06/26 16:01:37     66s] (I)       multiThreadingTA       : 1
[06/26 16:01:37     66s] (I)       blkAwareLayerSwitching : 1
[06/26 16:01:37     66s] (I)       optimizationMode       : false
[06/26 16:01:37     66s] (I)       routeSecondPG          : false
[06/26 16:01:37     66s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 16:01:37     66s] (I)       detourLimitForLayerRelax: 0.00
[06/26 16:01:37     66s] (I)       punchThroughDistance   : 500.00
[06/26 16:01:37     66s] (I)       scenicBound            : 1.15
[06/26 16:01:37     66s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 16:01:37     66s] (I)       source-to-sink ratio   : 0.00
[06/26 16:01:37     66s] (I)       targetCongestionRatioH : 1.00
[06/26 16:01:37     66s] (I)       targetCongestionRatioV : 1.00
[06/26 16:01:37     66s] (I)       layerCongestionRatio   : 0.70
[06/26 16:01:37     66s] (I)       m1CongestionRatio      : 0.10
[06/26 16:01:37     66s] (I)       m2m3CongestionRatio    : 0.70
[06/26 16:01:37     66s] (I)       localRouteEffort       : 1.00
[06/26 16:01:37     66s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 16:01:37     66s] (I)       supplyScaleFactorH     : 1.00
[06/26 16:01:37     66s] (I)       supplyScaleFactorV     : 1.00
[06/26 16:01:37     66s] (I)       highlight3DOverflowFactor: 0.00
[06/26 16:01:37     66s] (I)       doubleCutViaModelingRatio: 0.00
[06/26 16:01:37     66s] (I)       routeVias              : 
[06/26 16:01:37     66s] (I)       readTROption           : true
[06/26 16:01:37     66s] (I)       extraSpacingFactor     : 1.00
[06/26 16:01:37     66s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 16:01:37     66s] (I)       routeSelectedNetsOnly  : false
[06/26 16:01:37     66s] (I)       clkNetUseMaxDemand     : false
[06/26 16:01:37     66s] (I)       extraDemandForClocks   : 0
[06/26 16:01:37     66s] (I)       steinerRemoveLayers    : false
[06/26 16:01:37     66s] (I)       demoteLayerScenicScale : 1.00
[06/26 16:01:37     66s] (I)       nonpreferLayerCostScale : 100.00
[06/26 16:01:37     66s] (I)       similarTopologyRoutingFast : false
[06/26 16:01:37     66s] (I)       spanningTreeRefinement : false
[06/26 16:01:37     66s] (I)       spanningTreeRefinementAlpha : 0.50
[06/26 16:01:37     66s] (I)       starting read tracks
[06/26 16:01:37     66s] (I)       build grid graph
[06/26 16:01:37     66s] (I)       build grid graph start
[06/26 16:01:37     66s] [NR-eGR] Layer1 has no routable track
[06/26 16:01:37     66s] [NR-eGR] Layer2 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer3 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer4 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer5 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer6 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer7 has single uniform track structure
[06/26 16:01:37     66s] [NR-eGR] Layer8 has single uniform track structure
[06/26 16:01:37     66s] (I)       build grid graph end
[06/26 16:01:37     66s] (I)       numViaLayers=8
[06/26 16:01:37     66s] (I)       Reading via VIA12_V for layer: 0 
[06/26 16:01:37     66s] (I)       Reading via VIA23_X for layer: 1 
[06/26 16:01:37     66s] (I)       Reading via VIA34_X for layer: 2 
[06/26 16:01:37     66s] (I)       Reading via VIA45_X for layer: 3 
[06/26 16:01:37     66s] (I)       Reading via VIA56_X for layer: 4 
[06/26 16:01:37     66s] (I)       Reading via VIA67_X for layer: 5 
[06/26 16:01:37     66s] (I)       Reading via VIA78_V for layer: 6 
[06/26 16:01:37     66s] (I)       end build via table
[06/26 16:01:37     66s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=80 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 16:01:37     66s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/26 16:01:37     66s] (I)       readDataFromPlaceDB
[06/26 16:01:37     66s] (I)       Read net information..
[06/26 16:01:37     66s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=0
[06/26 16:01:37     66s] (I)       Read testcase time = 0.000 seconds
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] (I)       read default dcut vias
[06/26 16:01:37     66s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[06/26 16:01:37     66s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/26 16:01:37     66s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/26 16:01:37     66s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/26 16:01:37     66s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/26 16:01:37     66s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[06/26 16:01:37     66s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/26 16:01:37     66s] (I)       build grid graph start
[06/26 16:01:37     66s] (I)       build grid graph end
[06/26 16:01:37     66s] (I)       Model blockage into capacity
[06/26 16:01:37     66s] (I)       Read numBlocks=80  numPreroutedWires=0  numCapScreens=0
[06/26 16:01:37     66s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer2 : 27340217600  (27.09%)
[06/26 16:01:37     66s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/26 16:01:37     66s] (I)       Modeling time = 0.000 seconds
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] (I)       Number of ignored nets = 0
[06/26 16:01:37     66s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of clock nets = 1.  Ignored: No
[06/26 16:01:37     66s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 16:01:37     66s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 16:01:37     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 16:01:37     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/26 16:01:37     66s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1250.7 MB
[06/26 16:01:37     66s] (I)       Ndr track 0 does not exist
[06/26 16:01:37     66s] (I)       Layer1  viaCost=300.00
[06/26 16:01:37     66s] (I)       Layer2  viaCost=100.00
[06/26 16:01:37     66s] (I)       Layer3  viaCost=100.00
[06/26 16:01:37     66s] (I)       Layer4  viaCost=100.00
[06/26 16:01:37     66s] (I)       Layer5  viaCost=100.00
[06/26 16:01:37     66s] (I)       Layer6  viaCost=100.00
[06/26 16:01:37     66s] (I)       Layer7  viaCost=200.00
[06/26 16:01:37     66s] (I)       ---------------------Grid Graph Info--------------------
[06/26 16:01:37     66s] (I)       routing area        :  (0, 0) - (324720, 310780)
[06/26 16:01:37     66s] (I)       core area           :  (60680, 60680) - (264040, 250100)
[06/26 16:01:37     66s] (I)       Site Width          :   820  (dbu)
[06/26 16:01:37     66s] (I)       Row Height          :  5740  (dbu)
[06/26 16:01:37     66s] (I)       GCell Width         :  5740  (dbu)
[06/26 16:01:37     66s] (I)       GCell Height        :  5740  (dbu)
[06/26 16:01:37     66s] (I)       grid                :    56    54     8
[06/26 16:01:37     66s] (I)       vertical capacity   :     0  5740     0  5740     0  5740     0  5740
[06/26 16:01:37     66s] (I)       horizontal capacity :     0     0  5740     0  5740     0  5740     0
[06/26 16:01:37     66s] (I)       Default wire width  :   320   400   400   400   400   400   400   800
[06/26 16:01:37     66s] (I)       Default wire space  :   360   420   420   420   420   420   420   840
[06/26 16:01:37     66s] (I)       Default pitch size  :   680   820   820   820   820   820   820  1640
[06/26 16:01:37     66s] (I)       First Track Coord   :     0   410   410   410   410   410   410  2050
[06/26 16:01:37     66s] (I)       Num tracks per GCell:  8.44  7.00  7.00  7.00  7.00  7.00  7.00  3.50
[06/26 16:01:37     66s] (I)       Total num of tracks :     0   396   379   396   379   396   379   197
[06/26 16:01:37     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/26 16:01:37     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/26 16:01:37     66s] (I)       --------------------------------------------------------
[06/26 16:01:37     66s] 
[06/26 16:01:37     66s] [NR-eGR] ============ Routing rule table ============
[06/26 16:01:37     66s] [NR-eGR] Rule id 0. Nets 789 
[06/26 16:01:37     66s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 16:01:37     66s] [NR-eGR] Pitch:  L1=680  L2=820  L3=820  L4=820  L5=820  L6=820  L7=820  L8=1640
[06/26 16:01:37     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:37     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/26 16:01:37     66s] [NR-eGR] ========================================
[06/26 16:01:37     66s] [NR-eGR] 
[06/26 16:01:37     66s] (I)       After initializing earlyGlobalRoute syMemory usage = 1250.7 MB
[06/26 16:01:37     66s] (I)       Loading and dumping file time : 0.01 seconds
[06/26 16:01:37     66s] (I)       ============= Initialization =============
[06/26 16:01:37     66s] (I)       totalPins=2834  totalGlobalPin=2762 (97.46%)
[06/26 16:01:37     66s] (I)       total 2D Cap : 133746 = (63672 H, 70074 V)
[06/26 16:01:37     66s] [NR-eGR] Layer group 1: route 789 net(s) in layer range [2, 8]
[06/26 16:01:37     66s] (I)       ============  Phase 1a Route ============
[06/26 16:01:37     66s] (I)       Phase 1a runs 0.00 seconds
[06/26 16:01:37     66s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] (I)       ============  Phase 1b Route ============
[06/26 16:01:37     66s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:37     66s] (I)       ============  Phase 1c Route ============
[06/26 16:01:37     66s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] (I)       ============  Phase 1d Route ============
[06/26 16:01:37     66s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] (I)       ============  Phase 1e Route ============
[06/26 16:01:37     66s] (I)       Phase 1e runs 0.00 seconds
[06/26 16:01:37     66s] (I)       Usage: 5668 = (2850 H, 2818 V) = (4.48% H, 4.02% V) = (8.180e+03um H, 8.088e+03um V)
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.626716e+04um
[06/26 16:01:37     66s] [NR-eGR] 
[06/26 16:01:37     66s] (I)       ============  Phase 1l Route ============
[06/26 16:01:37     66s] (I)       Phase 1l runs 0.00 seconds
[06/26 16:01:37     66s] (I)       
[06/26 16:01:37     66s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/26 16:01:37     66s] [NR-eGR]                OverCon            
[06/26 16:01:37     66s] [NR-eGR]                 #Gcell     %Gcell
[06/26 16:01:37     66s] [NR-eGR] Layer              (1)    OverCon 
[06/26 16:01:37     66s] [NR-eGR] ------------------------------------
[06/26 16:01:37     66s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer2       2( 0.08%)   ( 0.08%) 
[06/26 16:01:37     66s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/26 16:01:37     66s] [NR-eGR] ------------------------------------
[06/26 16:01:37     66s] [NR-eGR] Total        2( 0.01%)   ( 0.01%) 
[06/26 16:01:37     66s] [NR-eGR] 
[06/26 16:01:37     66s] (I)       Total Global Routing Runtime: 0.00 seconds
[06/26 16:01:37     66s] (I)       total 2D Cap : 133778 = (63672 H, 70106 V)
[06/26 16:01:37     66s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 16:01:37     66s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 16:01:37     66s] [NR-eGR] End Peak syMemory usage = 1250.7 MB
[06/26 16:01:37     66s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[06/26 16:01:37     66s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:37     66s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:01:37     66s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:37     66s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:01:37     66s] [hotspot] +------------+---------------+---------------+
[06/26 16:01:37     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:01:37     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:01:37     67s] #################################################################################
[06/26 16:01:37     67s] # Design Stage: PreRoute
[06/26 16:01:37     67s] # Design Name: elevator
[06/26 16:01:37     67s] # Design Mode: 90nm
[06/26 16:01:37     67s] # Analysis Mode: MMMC Non-OCV 
[06/26 16:01:37     67s] # Parasitics Mode: No SPEF/RCDB
[06/26 16:01:37     67s] # Signoff Settings: SI Off 
[06/26 16:01:37     67s] #################################################################################
[06/26 16:01:37     67s] AAE_INFO: 1 threads acquired from CTE.
[06/26 16:01:37     67s] Calculate delays in Single mode...
[06/26 16:01:37     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 1248.7M, InitMEM = 1248.7M)
[06/26 16:01:37     67s] Start delay calculation (fullDC) (1 T). (MEM=1248.66)
[06/26 16:01:37     67s] End AAE Lib Interpolated Model. (MEM=1264.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:37     67s] Total number of fetched objects 810
[06/26 16:01:37     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 16:01:37     67s] End delay calculation. (MEM=1322.03 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 16:01:37     67s] End delay calculation (fullDC). (MEM=1322.03 CPU=0:00:00.2 REAL=0:00:00.0)
[06/26 16:01:37     67s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1322.0M) ***
[06/26 16:01:37     67s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:07 mem=1322.0M)
[06/26 16:01:37     67s] Effort level <high> specified for reg2reg path_group
[06/26 16:01:37     67s] Reported timing to dir ./timingReports
[06/26 16:01:37     67s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1112.5M, totSessionCpu=0:01:07 **
[06/26 16:01:38     67s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 99797.5 | 99995.3 | 99797.5 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   184   |   93    |   170   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (86)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1111.2M, totSessionCpu=0:01:07 **
[06/26 16:01:38     67s] Deleting Cell Server ...
[06/26 16:01:38     67s] Deleting Lib Analyzer.
[06/26 16:01:38     67s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/26 16:01:38     67s] Type 'man IMPOPT-3195' for more detail.
[06/26 16:01:38     67s] *** Finished optDesign ***
[06/26 16:01:38     67s] 
[06/26 16:01:38     67s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.8 real=0:00:20.6)
[06/26 16:01:38     67s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[06/26 16:01:38     67s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[06/26 16:01:38     67s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[06/26 16:01:38     67s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.0 real=0:00:02.9)
[06/26 16:01:38     67s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[06/26 16:01:38     67s] Info: pop threads available for lower-level modules during optimization.
[06/26 16:02:27     69s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[06/26 16:02:41     70s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[06/26 16:02:41     70s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[06/26 16:02:41     70s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[06/26 16:02:41     70s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[06/26 16:02:41     70s] Running Native NanoRoute ...
[06/26 16:02:41     70s] <CMD> routeDesign -globalDetail
[06/26 16:02:41     70s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.68 (MB), peak = 1114.38 (MB)
[06/26 16:02:41     70s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/26 16:02:41     70s] #**INFO: setDesignMode -flowEffort standard
[06/26 16:02:41     70s] #**INFO: mulit-cut via swapping is disabled by user.
[06/26 16:02:41     70s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/26 16:02:41     70s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[06/26 16:02:41     70s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[06/26 16:02:41     70s] Core basic site is TSM130NMMETROSITE
[06/26 16:02:41     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:02:41     70s] Begin checking placement ... (start mem=1264.8M, init mem=1264.8M)
[06/26 16:02:41     70s] *info: Placed = 749           
[06/26 16:02:41     70s] *info: Unplaced = 0           
[06/26 16:02:41     70s] Placement Density:70.06%(6747/9630)
[06/26 16:02:41     70s] Placement Density (including fixed std cells):70.06%(6747/9630)
[06/26 16:02:41     70s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1264.8M)
[06/26 16:02:41     70s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[06/26 16:02:41     70s] #**INFO: honoring user setting for routeWithSiDriven set to false
[06/26 16:02:41     70s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/26 16:02:41     70s] 
[06/26 16:02:41     70s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/26 16:02:41     70s] *** Changed status on (0) nets in Clock.
[06/26 16:02:41     70s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1264.8M) ***
[06/26 16:02:41     70s] 
[06/26 16:02:41     70s] globalDetailRoute
[06/26 16:02:41     70s] 
[06/26 16:02:41     70s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/26 16:02:41     70s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/26 16:02:41     70s] #setNanoRouteMode -routeWithSiDriven false
[06/26 16:02:41     70s] #setNanoRouteMode -routeWithTimingDriven false
[06/26 16:02:41     70s] #Start globalDetailRoute on Wed Jun 26 16:02:41 2019
[06/26 16:02:41     70s] #
[06/26 16:02:41     70s] #WARNING (NRDB-728) PIN Y in CELL_VIEW HOLDX1MTH does not have antenna diff area.
[06/26 16:02:42     71s] #WARNING (NRDB-728) PIN Y in CELL_VIEW HOLDX1M does not have antenna diff area.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/an_reset of net an_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/buttons_block of net buttons_block because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/open_btn of net open_btn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/close_btn of net close_btn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/overload of net overload because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bell of net bell because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sensor_up of net sensor_up because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sensor_down of net sensor_down because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sensor_inside of net sensor_inside because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sensor_door[1] of net sensor_door[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sensor_door[0] of net sensor_door[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[7] of net btn_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[6] of net btn_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[5] of net btn_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[4] of net btn_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[3] of net btn_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[2] of net btn_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[1] of net btn_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/btn_in[0] of net btn_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/26 16:02:42     71s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/26 16:02:42     71s] #To increase the message display limit, refer to the product command reference manual.
[06/26 16:02:42     71s] ### Net info: total nets: 817
[06/26 16:02:42     71s] ### Net info: dirty nets: 0
[06/26 16:02:42     71s] ### Net info: marked as disconnected nets: 0
[06/26 16:02:42     71s] ### Net info: fully routed nets: 0
[06/26 16:02:42     71s] ### Net info: trivial (single pin) nets: 0
[06/26 16:02:42     71s] ### Net info: unrouted nets: 817
[06/26 16:02:42     71s] ### Net info: re-extraction nets: 0
[06/26 16:02:42     71s] ### Net info: ignored nets: 0
[06/26 16:02:42     71s] ### Net info: skip routing nets: 0
[06/26 16:02:42     71s] ### import route signature (0) =  676435488
[06/26 16:02:42     71s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/26 16:02:42     71s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670c04470b7b4945e4dbcaa31ea9560527e1202495b
[06/26 16:02:42     71s] #       de5f8c5714f63a5f6627089fa71b30520951ec30c782e07c23858a53cc49ca03a9628a1e
[06/26 16:02:42     71s] #       47b60dc2cbf59e120242d4f6ded4c6ee6174c68233deb77dbdfb922c4ba12a3b67207a0d
[06/26 16:02:42     71s] #       43376bb414c0b324c7cf41547543e9672121f1c5362254c09ab66e1844cedb299977a916
[06/26 16:02:42     71s] #       e0edf8b74be47af9a1d0b406ad982eb904f673f6e60df9477b13
[06/26 16:02:42     71s] #
[06/26 16:02:42     71s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670c04470b7b4945e4dbcaa31ea9560527e1202495b
[06/26 16:02:42     71s] #       de5f8c5714f63a5f6627089fa71b30520951ec30c782e07c23858a53cc49ca03a9628a1e
[06/26 16:02:42     71s] #       47b60dc2cbf59e120242d4f6ded4c6ee6174c68233deb77dbdfb922c4ba12a3b67207a0d
[06/26 16:02:42     71s] #       43376bb414c0b324c7cf41547543e9672121f1c5362254c09ab66e1844cedb299977a916
[06/26 16:02:42     71s] #       e0edf8b74be47af9a1d0b406ad982eb904f673f6e60df9477b13
[06/26 16:02:42     71s] #
[06/26 16:02:42     71s] #Start routing data preparation on Wed Jun 26 16:02:42 2019
[06/26 16:02:42     71s] #
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4000.
[06/26 16:02:42     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/26 16:02:42     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4000.
[06/26 16:02:42     71s] #Minimum voltage of a net in the design = 0.000.
[06/26 16:02:42     71s] #Maximum voltage of a net in the design = 1.200.
[06/26 16:02:42     71s] #Voltage range [0.000 - 0.000] has 1 net.
[06/26 16:02:42     71s] #Voltage range [1.200 - 1.200] has 1 net.
[06/26 16:02:42     71s] #Voltage range [0.000 - 1.200] has 815 nets.
[06/26 16:02:43     72s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[06/26 16:02:43     72s] # METAL2       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL4       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL6       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/26 16:02:43     72s] # METAL8       V   Track-Pitch = 0.8200    Line-2-Via Pitch = 0.8200
[06/26 16:02:43     72s] #Regenerating Ggrids automatically.
[06/26 16:02:43     72s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[06/26 16:02:43     72s] #Using automatically generated G-grids.
[06/26 16:02:43     72s] #Done routing data preparation.
[06/26 16:02:43     72s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1077.29 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #Merging special wires...
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Finished routing data preparation on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Cpu time = 00:00:01
[06/26 16:02:43     72s] #Elapsed time = 00:00:01
[06/26 16:02:43     72s] #Increased memory = 12.05 (MB)
[06/26 16:02:43     72s] #Total memory = 1077.38 (MB)
[06/26 16:02:43     72s] #Peak memory = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Start global routing on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Number of eco nets is 0
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Start global routing data preparation on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Start routing resource analysis on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Routing resource analysis is done on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #  Resource Analysis:
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/26 16:02:43     72s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/26 16:02:43     72s] #  --------------------------------------------------------------
[06/26 16:02:43     72s] #  METAL1         H         288          91         650    48.00%
[06/26 16:02:43     72s] #  METAL2         V         306          90         650     9.85%
[06/26 16:02:43     72s] #  METAL3         H         379           0         650     0.00%
[06/26 16:02:43     72s] #  METAL4         V         396           0         650     0.00%
[06/26 16:02:43     72s] #  METAL5         H         379           0         650     0.00%
[06/26 16:02:43     72s] #  METAL6         V         396           0         650     0.00%
[06/26 16:02:43     72s] #  METAL7         H         379           0         650     0.00%
[06/26 16:02:43     72s] #  METAL8         V         197           0         650     0.00%
[06/26 16:02:43     72s] #  --------------------------------------------------------------
[06/26 16:02:43     72s] #  Total                   2720       5.83%        5200     7.23%
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Global routing data preparation is done on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.80 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.82 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #start global routing iteration 1...
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.50 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #start global routing iteration 2...
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.23 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Total number of trivial nets (e.g. < 2 pins) = 28 (skipped).
[06/26 16:02:43     72s] #Total number of routable nets = 789.
[06/26 16:02:43     72s] #Total number of nets in the design = 817.
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #789 routable nets have only global wires.
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Routed nets constraints summary:
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #        Rules   Unconstrained  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #      Default             789  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #        Total             789  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Routing constraints summary of the whole design:
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #        Rules   Unconstrained  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #      Default             789  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #        Total             789  
[06/26 16:02:43     72s] #-----------------------------
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #                 OverCon       OverCon          
[06/26 16:02:43     72s] #                  #Gcell        #Gcell    %Gcell
[06/26 16:02:43     72s] #     Layer           (1)           (2)   OverCon
[06/26 16:02:43     72s] #  ----------------------------------------------
[06/26 16:02:43     72s] #  METAL1        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL2       10(1.71%)      6(1.02%)   (2.73%)
[06/26 16:02:43     72s] #  METAL3        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL4        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL5        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL6        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL7        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  METAL8        0(0.00%)      0(0.00%)   (0.00%)
[06/26 16:02:43     72s] #  ----------------------------------------------
[06/26 16:02:43     72s] #     Total     10(0.21%)      6(0.12%)   (0.33%)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/26 16:02:43     72s] #  Overflow after GR: 0.00% H + 0.63% V
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] [hotspot] +------------+---------------+---------------+
[06/26 16:02:43     72s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 16:02:43     72s] [hotspot] +------------+---------------+---------------+
[06/26 16:02:43     72s] [hotspot] | normalized |          0.00 |          0.00 |
[06/26 16:02:43     72s] [hotspot] +------------+---------------+---------------+
[06/26 16:02:43     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/26 16:02:43     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/26 16:02:43     72s] #Complete Global Routing.
[06/26 16:02:43     72s] #Total wire length = 16390 um.
[06/26 16:02:43     72s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL1 = 0 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL2 = 4440 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL3 = 5424 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL4 = 3788 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL5 = 2528 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL6 = 209 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:43     72s] #Total number of vias = 5145
[06/26 16:02:43     72s] #Up-Via Summary (total 5145):
[06/26 16:02:43     72s] #           
[06/26 16:02:43     72s] #-----------------------
[06/26 16:02:43     72s] # METAL1           2696
[06/26 16:02:43     72s] # METAL2           1540
[06/26 16:02:43     72s] # METAL3            629
[06/26 16:02:43     72s] # METAL4            264
[06/26 16:02:43     72s] # METAL5             16
[06/26 16:02:43     72s] #-----------------------
[06/26 16:02:43     72s] #                  5145 
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Max overcon = 2 tracks.
[06/26 16:02:43     72s] #Total overcon = 0.33%.
[06/26 16:02:43     72s] #Worst layer Gcell overcon rate = 0.00%.
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Global routing statistics:
[06/26 16:02:43     72s] #Cpu time = 00:00:00
[06/26 16:02:43     72s] #Elapsed time = 00:00:00
[06/26 16:02:43     72s] #Increased memory = 5.63 (MB)
[06/26 16:02:43     72s] #Total memory = 1083.05 (MB)
[06/26 16:02:43     72s] #Peak memory = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Finished global routing on Wed Jun 26 16:02:43 2019
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] ### route signature (4) =  391820245
[06/26 16:02:43     72s] ### violation signature (2) = 1905142130
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.54 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #Start Track Assignment.
[06/26 16:02:43     72s] #Done with 999 horizontal wires in 1 hboxes and 1136 vertical wires in 1 hboxes.
[06/26 16:02:43     72s] #Done with 224 horizontal wires in 1 hboxes and 208 vertical wires in 1 hboxes.
[06/26 16:02:43     72s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Track assignment summary:
[06/26 16:02:43     72s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/26 16:02:43     72s] #------------------------------------------------------------------------
[06/26 16:02:43     72s] # METAL1         0.00 	  0.00%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL2      4278.21 	  0.09%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL3      5096.80 	  0.07%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL4      3611.40 	  0.12%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL5      2504.73 	  0.00%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL6       211.11 	  0.00%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[06/26 16:02:43     72s] #------------------------------------------------------------------------
[06/26 16:02:43     72s] # All       15702.25  	  0.07% 	  0.00% 	  0.00%
[06/26 16:02:43     72s] #Complete Track Assignment.
[06/26 16:02:43     72s] #Total wire length = 17608 um.
[06/26 16:02:43     72s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL1 = 1215 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL2 = 4274 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL3 = 5596 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL4 = 3681 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL5 = 2624 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL6 = 216 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:43     72s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:43     72s] #Total number of vias = 5145
[06/26 16:02:43     72s] #Up-Via Summary (total 5145):
[06/26 16:02:43     72s] #           
[06/26 16:02:43     72s] #-----------------------
[06/26 16:02:43     72s] # METAL1           2696
[06/26 16:02:43     72s] # METAL2           1540
[06/26 16:02:43     72s] # METAL3            629
[06/26 16:02:43     72s] # METAL4            264
[06/26 16:02:43     72s] # METAL5             16
[06/26 16:02:43     72s] #-----------------------
[06/26 16:02:43     72s] #                  5145 
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] ### route signature (8) =  609770579
[06/26 16:02:43     72s] ### violation signature (6) = 1905142130
[06/26 16:02:43     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.16 (MB), peak = 1114.38 (MB)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/26 16:02:43     72s] #Cpu time = 00:00:01
[06/26 16:02:43     72s] #Elapsed time = 00:00:01
[06/26 16:02:43     72s] #Increased memory = 18.02 (MB)
[06/26 16:02:43     72s] #Total memory = 1083.23 (MB)
[06/26 16:02:43     72s] #Peak memory = 1114.38 (MB)
[06/26 16:02:43     72s] ### max drc and si pitch = 5960 (  2.9800 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11860 (  5.9300 um)
[06/26 16:02:43     72s] #
[06/26 16:02:43     72s] #Start Detail Routing..
[06/26 16:02:43     72s] #start initial detail routing ...
[06/26 16:02:46     75s] #   number of violations = 0
[06/26 16:02:46     75s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1124.66 (MB), peak = 1124.76 (MB)
[06/26 16:02:46     75s] #start 1st optimization iteration ...
[06/26 16:02:46     75s] #   number of violations = 0
[06/26 16:02:46     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.76 (MB), peak = 1124.90 (MB)
[06/26 16:02:46     75s] #Complete Detail Routing.
[06/26 16:02:46     75s] #Total wire length = 17597 um.
[06/26 16:02:46     75s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL1 = 805 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL2 = 6512 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL3 = 6091 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL4 = 2813 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL5 = 1311 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL6 = 66 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:46     75s] #Total number of vias = 5200
[06/26 16:02:46     75s] #Up-Via Summary (total 5200):
[06/26 16:02:46     75s] #           
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] # METAL1           2812
[06/26 16:02:46     75s] # METAL2           1802
[06/26 16:02:46     75s] # METAL3            466
[06/26 16:02:46     75s] # METAL4            116
[06/26 16:02:46     75s] # METAL5              4
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] #                  5200 
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Total number of DRC violations = 0
[06/26 16:02:46     75s] ### route signature (13) = 1882967554
[06/26 16:02:46     75s] ### violation signature (11) = 1905142130
[06/26 16:02:46     75s] #Cpu time = 00:00:03
[06/26 16:02:46     75s] #Elapsed time = 00:00:03
[06/26 16:02:46     75s] #Increased memory = 7.36 (MB)
[06/26 16:02:46     75s] #Total memory = 1090.59 (MB)
[06/26 16:02:46     75s] #Peak memory = 1124.91 (MB)
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #start routing for process antenna violation fix ...
[06/26 16:02:46     75s] ### max drc and si pitch = 5960 (  2.9800 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11860 (  5.9300 um)
[06/26 16:02:46     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.14 (MB), peak = 1124.91 (MB)
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Total wire length = 17597 um.
[06/26 16:02:46     75s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL1 = 805 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL2 = 6512 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL3 = 6091 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL4 = 2813 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL5 = 1311 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL6 = 66 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:46     75s] #Total number of vias = 5200
[06/26 16:02:46     75s] #Up-Via Summary (total 5200):
[06/26 16:02:46     75s] #           
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] # METAL1           2812
[06/26 16:02:46     75s] # METAL2           1802
[06/26 16:02:46     75s] # METAL3            466
[06/26 16:02:46     75s] # METAL4            116
[06/26 16:02:46     75s] # METAL5              4
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] #                  5200 
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Total number of DRC violations = 0
[06/26 16:02:46     75s] #Total number of net violated process antenna rule = 0
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] ### route signature (16) = 1882967554
[06/26 16:02:46     75s] ### violation signature (14) = 1905142130
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Total wire length = 17597 um.
[06/26 16:02:46     75s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL1 = 805 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL2 = 6512 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL3 = 6091 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL4 = 2813 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL5 = 1311 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL6 = 66 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:46     75s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:46     75s] #Total number of vias = 5200
[06/26 16:02:46     75s] #Up-Via Summary (total 5200):
[06/26 16:02:46     75s] #           
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] # METAL1           2812
[06/26 16:02:46     75s] # METAL2           1802
[06/26 16:02:46     75s] # METAL3            466
[06/26 16:02:46     75s] # METAL4            116
[06/26 16:02:46     75s] # METAL5              4
[06/26 16:02:46     75s] #-----------------------
[06/26 16:02:46     75s] #                  5200 
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Total number of DRC violations = 0
[06/26 16:02:46     75s] #Total number of net violated process antenna rule = 0
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] ### max drc and si pitch = 5960 (  2.9800 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11860 (  5.9300 um)
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Start Post Route wire spreading..
[06/26 16:02:46     75s] ### max drc and si pitch = 5960 (  2.9800 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11860 (  5.9300 um)
[06/26 16:02:46     75s] #
[06/26 16:02:46     75s] #Start DRC checking..
[06/26 16:02:47     76s] #   number of violations = 0
[06/26 16:02:47     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.93 (MB), peak = 1124.91 (MB)
[06/26 16:02:47     76s] #CELL_VIEW elevator,init has no DRC violation.
[06/26 16:02:47     76s] #Total number of DRC violations = 0
[06/26 16:02:47     76s] #Total number of net violated process antenna rule = 0
[06/26 16:02:47     76s] ### route signature (22) = 2066461435
[06/26 16:02:47     76s] ### violation signature (20) = 1905142130
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #Start data preparation for wire spreading...
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #Data preparation is done on Wed Jun 26 16:02:47 2019
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #Start Post Route Wire Spread.
[06/26 16:02:47     76s] #Done with 171 horizontal wires in 1 hboxes and 115 vertical wires in 1 hboxes.
[06/26 16:02:47     76s] #Complete Post Route Wire Spread.
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #Total wire length = 17770 um.
[06/26 16:02:47     76s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL1 = 805 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL2 = 6532 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL3 = 6168 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL4 = 2862 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL5 = 1338 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL6 = 66 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:47     76s] #Total number of vias = 5200
[06/26 16:02:47     76s] #Up-Via Summary (total 5200):
[06/26 16:02:47     76s] #           
[06/26 16:02:47     76s] #-----------------------
[06/26 16:02:47     76s] # METAL1           2812
[06/26 16:02:47     76s] # METAL2           1802
[06/26 16:02:47     76s] # METAL3            466
[06/26 16:02:47     76s] # METAL4            116
[06/26 16:02:47     76s] # METAL5              4
[06/26 16:02:47     76s] #-----------------------
[06/26 16:02:47     76s] #                  5200 
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] ### route signature (25) = 1096667471
[06/26 16:02:47     76s] ### violation signature (23) = 1905142130
[06/26 16:02:47     76s] ### max drc and si pitch = 5960 (  2.9800 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11860 (  5.9300 um)
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #Start DRC checking..
[06/26 16:02:47     76s] #   number of violations = 0
[06/26 16:02:47     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.47 (MB), peak = 1124.91 (MB)
[06/26 16:02:47     76s] #CELL_VIEW elevator,init has no DRC violation.
[06/26 16:02:47     76s] #Total number of DRC violations = 0
[06/26 16:02:47     76s] #Total number of net violated process antenna rule = 0
[06/26 16:02:47     76s] ### route signature (30) = 1742421885
[06/26 16:02:47     76s] ### violation signature (28) = 1905142130
[06/26 16:02:47     76s] #   number of violations = 0
[06/26 16:02:47     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.96 (MB), peak = 1124.91 (MB)
[06/26 16:02:47     76s] #CELL_VIEW elevator,init has no DRC violation.
[06/26 16:02:47     76s] #Total number of DRC violations = 0
[06/26 16:02:47     76s] #Total number of net violated process antenna rule = 0
[06/26 16:02:47     76s] #Post Route wire spread is done.
[06/26 16:02:47     76s] #Total wire length = 17770 um.
[06/26 16:02:47     76s] #Total half perimeter of net bounding box = 15288 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL1 = 805 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL2 = 6532 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL3 = 6168 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL4 = 2862 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL5 = 1338 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL6 = 66 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL7 = 0 um.
[06/26 16:02:47     76s] #Total wire length on LAYER METAL8 = 0 um.
[06/26 16:02:47     76s] #Total number of vias = 5200
[06/26 16:02:47     76s] #Up-Via Summary (total 5200):
[06/26 16:02:47     76s] #           
[06/26 16:02:47     76s] #-----------------------
[06/26 16:02:47     76s] # METAL1           2812
[06/26 16:02:47     76s] # METAL2           1802
[06/26 16:02:47     76s] # METAL3            466
[06/26 16:02:47     76s] # METAL4            116
[06/26 16:02:47     76s] # METAL5              4
[06/26 16:02:47     76s] #-----------------------
[06/26 16:02:47     76s] #                  5200 
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] ### route signature (32) = 1742421885
[06/26 16:02:47     76s] ### violation signature (30) = 1905142130
[06/26 16:02:47     76s] #detailRoute Statistics:
[06/26 16:02:47     76s] #Cpu time = 00:00:04
[06/26 16:02:47     76s] #Elapsed time = 00:00:04
[06/26 16:02:47     76s] #Increased memory = 10.00 (MB)
[06/26 16:02:47     76s] #Total memory = 1093.23 (MB)
[06/26 16:02:47     76s] #Peak memory = 1124.91 (MB)
[06/26 16:02:47     76s] ### export route signature (33) = 1742421885
[06/26 16:02:47     76s] ### export violation signature (31) = 1905142130
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #globalDetailRoute statistics:
[06/26 16:02:47     76s] #Cpu time = 00:00:06
[06/26 16:02:47     76s] #Elapsed time = 00:00:06
[06/26 16:02:47     76s] #Increased memory = -26.23 (MB)
[06/26 16:02:47     76s] #Total memory = 1085.61 (MB)
[06/26 16:02:47     76s] #Peak memory = 1124.91 (MB)
[06/26 16:02:47     76s] #Number of warnings = 51
[06/26 16:02:47     76s] #Total number of warnings = 52
[06/26 16:02:47     76s] #Number of fails = 0
[06/26 16:02:47     76s] #Total number of fails = 0
[06/26 16:02:47     76s] #Complete globalDetailRoute on Wed Jun 26 16:02:47 2019
[06/26 16:02:47     76s] #
[06/26 16:02:47     76s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1074.58 (MB), peak = 1124.91 (MB)
[06/26 16:02:47     76s] 
[06/26 16:02:47     76s] *** Summary of all messages that are not suppressed in this session:
[06/26 16:02:47     76s] Severity  ID               Count  Summary                                  
[06/26 16:02:47     76s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/26 16:02:47     76s] *** Message Summary: 1 warning(s), 0 error(s)
[06/26 16:02:47     76s] 
[06/26 16:02:47     76s] ### 
[06/26 16:02:47     76s] ###   Scalability Statistics
[06/26 16:02:47     76s] ### 
[06/26 16:02:47     76s] ### ------------------------+----------------+----------------+----------------+
[06/26 16:02:47     76s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[06/26 16:02:47     76s] ### ------------------------+----------------+----------------+----------------+
[06/26 16:02:47     76s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[06/26 16:02:47     76s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[06/26 16:02:47     76s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[06/26 16:02:47     76s] ###   Detail Routing        |        00:00:03|        00:00:03|             1.0|
[06/26 16:02:47     76s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[06/26 16:02:47     76s] ###   Total                 |        00:00:06|        00:00:06|             1.0|
[06/26 16:02:47     76s] ### ------------------------+----------------+----------------+----------------+
[06/26 16:02:47     76s] ### 
[06/26 16:06:10     94s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/26 16:06:10     94s] <CMD> setDelayCalMode -engine default -siAware true
[06/26 16:06:10     94s] <CMD> optDesign -postRoute
[06/26 16:06:10     94s] **WARN: (IMPOPT-576):	44 nets have unplaced terms. 
[06/26 16:06:10     94s] Type 'man IMPOPT-576' for more detail.
[06/26 16:06:10     94s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/26 16:06:10     94s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/26 16:06:10     94s] Core basic site is TSM130NMMETROSITE
[06/26 16:06:10     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:06:10     94s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 16:06:10     94s] Summary for sequential cells identification: 
[06/26 16:06:10     94s]   Identified SBFF number: 292
[06/26 16:06:10     94s]   Identified MBFF number: 0
[06/26 16:06:10     94s]   Identified SB Latch number: 0
[06/26 16:06:10     94s]   Identified MB Latch number: 0
[06/26 16:06:10     94s]   Not identified SBFF number: 0
[06/26 16:06:10     94s]   Not identified MBFF number: 0
[06/26 16:06:10     94s]   Not identified SB Latch number: 0
[06/26 16:06:10     94s]   Not identified MB Latch number: 0
[06/26 16:06:10     94s]   Number of sequential cells which are not FFs: 56
[06/26 16:06:10     94s] Creating Cell Server, finished. 
[06/26 16:06:10     94s] 
[06/26 16:06:10     94s] #spOpts: mergeVia=F 
[06/26 16:06:10     94s] GigaOpt running with 1 threads.
[06/26 16:06:10     94s] Info: 1 threads available for lower-level modules during optimization.
[06/26 16:06:10     94s] #spOpts: mergeVia=F 
[06/26 16:06:10     94s] Updating RC grid for preRoute extraction ...
[06/26 16:06:10     94s] Initializing multi-corner capacitance tables ... 
[06/26 16:06:10     94s] Initializing multi-corner resistance tables ...
[06/26 16:06:10     94s] 
[06/26 16:06:10     94s] Creating Lib Analyzer ...
[06/26 16:06:10     94s] 
[06/26 16:06:10     94s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:06:10     94s]   
[06/26 16:06:10     94s]  View _default_view_  Weighted 0 StdDelay unweighted 26.80, weightedFactor 1.000 
[06/26 16:06:10     94s]   Total number of usable buffers from Lib Analyzer: 53 ( CLKBUFX2MTH CLKBUFX1MTH BUFX2MTH CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4MTH CLKBUFX3MTH BUFX4MTH BUFX3MTH CLKBUFX4M CLKBUFX3M BUFX4M BUFX3M CLKBUFX6MTH BUFX5MTH CLKBUFX6M BUFX5M BUFX6MTH BUFX6M CLKBUFX8MTH BUFX8MTH CLKBUFX8M BUFX8M BUFX10MTH DLY1X4M BUFX10M CLKBUFX12MTH CLKBUFX12M BUFX12MTH BUFX12M CLKBUFX16MTH CLKBUFX16M BUFX14MTH BUFX14M BUFX16MTH BUFX16M CLKBUFX20MTH CLKBUFX20M CLKBUFX24MTH BUFX18MTH CLKBUFX24M BUFX18M BUFX20MTH BUFX20M CLKBUFX32MTH CLKBUFX32M BUFX24MTH BUFX24M CLKBUFX40MTH CLKBUFX40M BUFX32MTH BUFX32M)
[06/26 16:06:10     94s] Total number of usable inverters from Lib Analyzer: 56 ( INVXLMTH INVX2MTH INVX1MTH CLKINVX2MTH CLKINVX1MTH INVXLM INVX2M INVX1M CLKINVX2M CLKINVX1M INVX4MTH INVX3MTH CLKINVX4MTH CLKINVX3MTH INVX4M INVX3M CLKINVX4M CLKINVX3M INVX6MTH INVX5MTH CLKINVX6MTH INVX6M INVX5M CLKINVX6M INVX8MTH CLKINVX8MTH INVX8M CLKINVX8M INVX10MTH CLKINVX12MTH INVX10M CLKINVX12M INVX12MTH INVX12M INVX14MTH CLKINVX16MTH INVX14M CLKINVX16M INVX16MTH CLKINVX20MTH INVX16M CLKINVX20M INVX18MTH INVX18M INVX20MTH CLKINVX24MTH INVX20M CLKINVX24M INVX24MTH INVX24M CLKINVX32MTH CLKINVX32M INVX32MTH CLKINVX40MTH INVX32M CLKINVX40M)
[06/26 16:06:10     94s] Total number of usable delay cells from Lib Analyzer: 15 ( DLY4X1MTH DLY3X1MTH DLY2X1MTH DLY1X1MTH DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4MTH DLY3X4MTH DLY2X4MTH DLY1X4MTH DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:06:10     94s] 
[06/26 16:06:12     96s] Creating Lib Analyzer, finished. 
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	an_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	buttons_block : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	open_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	close_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	overload : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	bell : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	sensor_up : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	sensor_down : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	sensor_inside : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	sensor_door[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	sensor_door[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (IMPOPT-665):	btn_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:12     96s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:12     96s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/26 16:06:12     96s] To increase the message display limit, refer to the product command reference manual.
[06/26 16:06:12     96s] Effort level <high> specified for reg2reg path_group
[06/26 16:06:12     96s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1090.9M, totSessionCpu=0:01:36 **
[06/26 16:06:12     96s] #Created 1265 library cell signatures
[06/26 16:06:12     96s] #Created 817 NETS and 0 SPECIALNETS signatures
[06/26 16:06:12     96s] #Created 749 instance signatures
[06/26 16:06:12     96s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.89 (MB), peak = 1124.91 (MB)
[06/26 16:06:12     96s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.89 (MB), peak = 1124.91 (MB)
[06/26 16:06:12     96s] Begin checking placement ... (start mem=1266.7M, init mem=1266.7M)
[06/26 16:06:12     96s] *info: Placed = 749           
[06/26 16:06:12     96s] *info: Unplaced = 0           
[06/26 16:06:12     96s] Placement Density:70.06%(6747/9630)
[06/26 16:06:12     96s] Placement Density (including fixed std cells):70.06%(6747/9630)
[06/26 16:06:12     96s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1266.7M)
[06/26 16:06:12     96s] 
[06/26 16:06:12     96s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[06/26 16:06:12     96s] 
[06/26 16:06:12     96s] 
[06/26 16:06:12     96s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.6 real=0:00:01.6)
[06/26 16:06:12     96s] Info: pop threads available for lower-level modules during optimization.
[06/26 16:06:12     96s] Deleting Lib Analyzer.
[06/26 16:06:12     96s] Info: Destroy the CCOpt slew target map.
[06/26 16:06:15     96s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/26 16:06:15     96s] <CMD> setDelayCalMode -engine default -siAware true
[06/26 16:06:15     96s] <CMD> optDesign -postRoute
[06/26 16:06:15     96s] **WARN: (IMPOPT-576):	44 nets have unplaced terms. 
[06/26 16:06:15     96s] Type 'man IMPOPT-576' for more detail.
[06/26 16:06:15     96s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/26 16:06:15     96s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/26 16:06:15     96s] Core basic site is TSM130NMMETROSITE
[06/26 16:06:15     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:06:15     96s] #spOpts: mergeVia=F 
[06/26 16:06:15     96s] GigaOpt running with 1 threads.
[06/26 16:06:15     96s] Info: 1 threads available for lower-level modules during optimization.
[06/26 16:06:15     96s] #spOpts: mergeVia=F 
[06/26 16:06:15     96s] 
[06/26 16:06:15     96s] Creating Lib Analyzer ...
[06/26 16:06:15     96s] Total number of usable buffers from Lib Analyzer: 53 ( CLKBUFX2MTH CLKBUFX1MTH BUFX2MTH CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4MTH CLKBUFX3MTH BUFX4MTH BUFX3MTH CLKBUFX4M CLKBUFX3M BUFX4M BUFX3M CLKBUFX6MTH BUFX5MTH CLKBUFX6M BUFX5M BUFX6MTH BUFX6M CLKBUFX8MTH BUFX8MTH CLKBUFX8M BUFX8M BUFX10MTH DLY1X4M BUFX10M CLKBUFX12MTH CLKBUFX12M BUFX12MTH BUFX12M CLKBUFX16MTH CLKBUFX16M BUFX14MTH BUFX14M BUFX16MTH BUFX16M CLKBUFX20MTH CLKBUFX20M CLKBUFX24MTH BUFX18MTH CLKBUFX24M BUFX18M BUFX20MTH BUFX20M CLKBUFX32MTH CLKBUFX32M BUFX24MTH BUFX24M CLKBUFX40MTH CLKBUFX40M BUFX32MTH BUFX32M)
[06/26 16:06:15     96s] Total number of usable inverters from Lib Analyzer: 56 ( INVXLMTH INVX2MTH INVX1MTH CLKINVX2MTH CLKINVX1MTH INVXLM INVX2M INVX1M CLKINVX2M CLKINVX1M INVX4MTH INVX3MTH CLKINVX4MTH CLKINVX3MTH INVX4M INVX3M CLKINVX4M CLKINVX3M INVX6MTH INVX5MTH CLKINVX6MTH INVX6M INVX5M CLKINVX6M INVX8MTH CLKINVX8MTH INVX8M CLKINVX8M INVX10MTH CLKINVX12MTH INVX10M CLKINVX12M INVX12MTH INVX12M INVX14MTH CLKINVX16MTH INVX14M CLKINVX16M INVX16MTH CLKINVX20MTH INVX16M CLKINVX20M INVX18MTH INVX18M INVX20MTH CLKINVX24MTH INVX20M CLKINVX24M INVX24MTH INVX24M CLKINVX32MTH CLKINVX32M INVX32MTH CLKINVX40MTH INVX32M CLKINVX40M)
[06/26 16:06:15     96s] Total number of usable delay cells from Lib Analyzer: 15 ( DLY4X1MTH DLY3X1MTH DLY2X1MTH DLY1X1MTH DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4MTH DLY3X4MTH DLY2X4MTH DLY1X4MTH DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:06:15     96s] 
[06/26 16:06:17     98s] Creating Lib Analyzer, finished. 
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	an_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	buttons_block : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	open_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	close_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	overload : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	bell : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	sensor_up : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	sensor_down : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	sensor_inside : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	sensor_door[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	sensor_door[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (IMPOPT-665):	btn_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:17     98s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:17     98s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/26 16:06:17     98s] To increase the message display limit, refer to the product command reference manual.
[06/26 16:06:17     98s] Effort level <high> specified for reg2reg path_group
[06/26 16:06:17     98s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1092.6M, totSessionCpu=0:01:38 **
[06/26 16:06:17     98s] Begin checking placement ... (start mem=1266.7M, init mem=1266.7M)
[06/26 16:06:17     98s] *info: Placed = 749           
[06/26 16:06:17     98s] *info: Unplaced = 0           
[06/26 16:06:17     98s] Placement Density:70.06%(6747/9630)
[06/26 16:06:17     98s] Placement Density (including fixed std cells):70.06%(6747/9630)
[06/26 16:06:17     98s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1266.7M)
[06/26 16:06:17     98s] 
[06/26 16:06:17     98s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[06/26 16:06:17     98s] 
[06/26 16:06:17     98s] 
[06/26 16:06:17     98s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.6 real=0:00:01.6)
[06/26 16:06:17     98s] Info: pop threads available for lower-level modules during optimization.
[06/26 16:06:17     98s] Deleting Lib Analyzer.
[06/26 16:06:17     98s] Info: Destroy the CCOpt slew target map.
[06/26 16:06:30     99s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/26 16:06:30     99s] <CMD> optDesign -postRoute
[06/26 16:06:30     99s] **WARN: (IMPOPT-576):	44 nets have unplaced terms. 
[06/26 16:06:30     99s] Type 'man IMPOPT-576' for more detail.
[06/26 16:06:30     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/26 16:06:30     99s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/26 16:06:30     99s] Core basic site is TSM130NMMETROSITE
[06/26 16:06:30     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:06:30     99s] #spOpts: mergeVia=F 
[06/26 16:06:30     99s] GigaOpt running with 1 threads.
[06/26 16:06:30     99s] Info: 1 threads available for lower-level modules during optimization.
[06/26 16:06:30     99s] #spOpts: mergeVia=F 
[06/26 16:06:30     99s] 
[06/26 16:06:30     99s] Creating Lib Analyzer ...
[06/26 16:06:30     99s] Total number of usable buffers from Lib Analyzer: 53 ( CLKBUFX2MTH CLKBUFX1MTH BUFX2MTH CLKBUFX2M CLKBUFX1M BUFX2M CLKBUFX4MTH CLKBUFX3MTH BUFX4MTH BUFX3MTH CLKBUFX4M CLKBUFX3M BUFX4M BUFX3M CLKBUFX6MTH BUFX5MTH CLKBUFX6M BUFX5M BUFX6MTH BUFX6M CLKBUFX8MTH BUFX8MTH CLKBUFX8M BUFX8M BUFX10MTH DLY1X4M BUFX10M CLKBUFX12MTH CLKBUFX12M BUFX12MTH BUFX12M CLKBUFX16MTH CLKBUFX16M BUFX14MTH BUFX14M BUFX16MTH BUFX16M CLKBUFX20MTH CLKBUFX20M CLKBUFX24MTH BUFX18MTH CLKBUFX24M BUFX18M BUFX20MTH BUFX20M CLKBUFX32MTH CLKBUFX32M BUFX24MTH BUFX24M CLKBUFX40MTH CLKBUFX40M BUFX32MTH BUFX32M)
[06/26 16:06:30     99s] Total number of usable inverters from Lib Analyzer: 56 ( INVXLMTH INVX2MTH INVX1MTH CLKINVX2MTH CLKINVX1MTH INVXLM INVX2M INVX1M CLKINVX2M CLKINVX1M INVX4MTH INVX3MTH CLKINVX4MTH CLKINVX3MTH INVX4M INVX3M CLKINVX4M CLKINVX3M INVX6MTH INVX5MTH CLKINVX6MTH INVX6M INVX5M CLKINVX6M INVX8MTH CLKINVX8MTH INVX8M CLKINVX8M INVX10MTH CLKINVX12MTH INVX10M CLKINVX12M INVX12MTH INVX12M INVX14MTH CLKINVX16MTH INVX14M CLKINVX16M INVX16MTH CLKINVX20MTH INVX16M CLKINVX20M INVX18MTH INVX18M INVX20MTH CLKINVX24MTH INVX20M CLKINVX24M INVX24MTH INVX24M CLKINVX32MTH CLKINVX32M INVX32MTH CLKINVX40MTH INVX32M CLKINVX40M)
[06/26 16:06:30     99s] Total number of usable delay cells from Lib Analyzer: 15 ( DLY4X1MTH DLY3X1MTH DLY2X1MTH DLY1X1MTH DLY4X1M DLY3X1M DLY2X1M DLY1X1M DLY4X4MTH DLY3X4MTH DLY2X4MTH DLY1X4MTH DLY4X4M DLY3X4M DLY2X4M)
[06/26 16:06:30     99s] 
[06/26 16:06:32    100s] Creating Lib Analyzer, finished. 
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	an_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	buttons_block : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	open_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	close_btn : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	overload : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	bell : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	sensor_up : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	sensor_down : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	sensor_inside : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	sensor_door[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	sensor_door[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (IMPOPT-665):	btn_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/26 16:06:32    100s] Type 'man IMPOPT-665' for more detail.
[06/26 16:06:32    100s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/26 16:06:32    100s] To increase the message display limit, refer to the product command reference manual.
[06/26 16:06:32    100s] Effort level <high> specified for reg2reg path_group
[06/26 16:06:32    100s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1093.0M, totSessionCpu=0:01:41 **
[06/26 16:06:32    100s] Begin checking placement ... (start mem=1266.7M, init mem=1266.7M)
[06/26 16:06:32    100s] *info: Placed = 749           
[06/26 16:06:32    100s] *info: Unplaced = 0           
[06/26 16:06:32    100s] Placement Density:70.06%(6747/9630)
[06/26 16:06:32    100s] Placement Density (including fixed std cells):70.06%(6747/9630)
[06/26 16:06:32    100s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1266.7M)
[06/26 16:06:32    100s] 
[06/26 16:06:32    100s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[06/26 16:06:32    100s] 
[06/26 16:06:32    100s] 
[06/26 16:06:32    100s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.6 real=0:00:01.6)
[06/26 16:06:32    100s] Info: pop threads available for lower-level modules during optimization.
[06/26 16:06:32    100s] Deleting Lib Analyzer.
[06/26 16:06:32    100s] Info: Destroy the CCOpt slew target map.
[06/26 16:07:22    104s] <CMD> getFillerMode -quiet
[06/26 16:08:12    107s] <CMD> addFiller -cell FILL1M FILL2M FILL4M FILL8M FILL16M -prefix FILLER
[06/26 16:08:12    107s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/26 16:08:12    107s] Type 'man IMPSP-5217' for more detail.
[06/26 16:08:12    107s] Core basic site is TSM130NMMETROSITE
[06/26 16:08:12    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/26 16:08:12    107s]   Signal wire search tree: 13439 elements. (cpu=0:00:00.0, mem=0.0M)
[06/26 16:08:12    107s] *INFO: Adding fillers to top-module.
[06/26 16:08:12    107s] *INFO:   Added 4 filler insts (cell FILL16M / prefix FILLER).
[06/26 16:08:12    107s] *INFO:   Added 50 filler insts (cell FILL8M / prefix FILLER).
[06/26 16:08:12    107s] *INFO:   Added 227 filler insts (cell FILL4M / prefix FILLER).
[06/26 16:08:12    107s] *INFO:   Added 370 filler insts (cell FILL2M / prefix FILLER).
[06/26 16:08:12    107s] *INFO:   Added 338 filler insts (cell FILL1M / prefix FILLER).
[06/26 16:08:12    107s] *INFO: Total 989 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[06/26 16:08:12    107s] For 989 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/26 16:09:08    111s] <CMD> panPage 0 -1
[06/26 16:09:08    111s] <CMD> panPage 0 -1
[06/26 16:09:09    111s] <CMD> panPage 0 -1
[06/26 16:09:09    111s] <CMD> panPage 0 -1
[06/26 16:09:10    111s] <CMD> panPage 0 -1
[06/26 16:09:22    112s] <CMD> panPage 0 1
[06/26 16:09:50    114s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[06/26 16:09:50    114s] VERIFY_CONNECTIVITY use new engine.
[06/26 16:09:50    114s] 
[06/26 16:09:50    114s] ******** Start: VERIFY CONNECTIVITY ********
[06/26 16:09:50    114s] Start Time: Wed Jun 26 16:09:50 2019
[06/26 16:09:50    114s] 
[06/26 16:09:50    114s] Design Name: elevator
[06/26 16:09:50    114s] Database Units: 2000
[06/26 16:09:50    114s] Design Boundary: (0.0000, 0.0000) (162.3600, 155.3900)
[06/26 16:09:50    114s] Error Limit = 1000; Warning Limit = 50
[06/26 16:09:50    114s] Check all nets
[06/26 16:09:50    114s] 
[06/26 16:09:50    114s] Begin Summary 
[06/26 16:09:50    114s]   Found no problems or warnings.
[06/26 16:09:50    114s] End Summary
[06/26 16:09:50    114s] 
[06/26 16:09:50    114s] End Time: Wed Jun 26 16:09:50 2019
[06/26 16:09:50    114s] Time Elapsed: 0:00:00.0
[06/26 16:09:50    114s] 
[06/26 16:09:50    114s] ******** End: VERIFY CONNECTIVITY ********
[06/26 16:09:50    114s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/26 16:09:50    114s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[06/26 16:09:50    114s] 
[06/26 16:10:23    116s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[06/26 16:10:23    116s] <CMD> verifyGeometry
[06/26 16:10:23    116s]  *** Starting Verify Geometry (MEM: 1266.7) ***
[06/26 16:10:23    116s] 
[06/26 16:10:23    116s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Starting Verification
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Initializing
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[06/26 16:10:23    116s]                   ...... bin size: 8000
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[06/26 16:10:23    116s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[06/26 16:10:23    116s] VG: elapsed time: 0.00
[06/26 16:10:23    116s] Begin Summary ...
[06/26 16:10:23    116s]   Cells       : 0
[06/26 16:10:23    116s]   SameNet     : 0
[06/26 16:10:23    116s]   Wiring      : 0
[06/26 16:10:23    116s]   Antenna     : 0
[06/26 16:10:23    116s]   Short       : 0
[06/26 16:10:23    116s]   Overlap     : 0
[06/26 16:10:23    116s] End Summary
[06/26 16:10:23    116s] 
[06/26 16:10:23    116s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/26 16:10:23    116s] 
[06/26 16:10:23    116s] **********End: VERIFY GEOMETRY**********
[06/26 16:10:23    116s]  *** verify geometry (CPU: 0:00:00.4  MEM: 91.6M)
[06/26 16:10:23    116s] 
[06/26 16:10:23    116s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -quiet -area
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -check_implant -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -check_only -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/26 16:11:09    120s] <CMD> get_verify_drc_mode -limit -quiet
[06/26 16:11:28    122s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report elevator.drc.rpt -limit 1000
[06/26 16:11:28    122s] <CMD> verify_drc
[06/26 16:11:28    122s] #-report elevator.drc.rpt                # string, default="", user setting
[06/26 16:11:28    122s]  *** Starting Verify DRC (MEM: 1358.3) ***
[06/26 16:11:28    122s] 
[06/26 16:11:28    122s]   VERIFY DRC ...... Starting Verification
[06/26 16:11:28    122s]   VERIFY DRC ...... Initializing
[06/26 16:11:28    122s]   VERIFY DRC ...... Deleting Existing Violations
[06/26 16:11:28    122s]   VERIFY DRC ...... Creating Sub-Areas
[06/26 16:11:28    122s]   VERIFY DRC ...... Using new threading
[06/26 16:11:28    122s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 162.360 155.390} 1 of 1
[06/26 16:11:28    122s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/26 16:11:28    122s] 
[06/26 16:11:28    122s]   Verification Complete : 0 Viols.
[06/26 16:11:28    122s] 
[06/26 16:11:28    122s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[06/26 16:11:28    122s] 
[06/26 16:11:28    122s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/26 16:11:45    123s] <CMD> fit
[06/26 16:12:36    128s] <CMD> saveDesign elevator
[06/26 16:12:36    128s] #% Begin save design ... (date=06/26 16:12:36, mem=1104.3M)
[06/26 16:12:36    128s] % Begin Save netlist data ... (date=06/26 16:12:36, mem=1105.3M)
[06/26 16:12:36    128s] Writing Binary DB to elevator.dat/elevator.v.bin in single-threaded mode...
[06/26 16:12:37    128s] % End Save netlist data ... (date=06/26 16:12:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=1105.5M, current mem=1105.5M)
[06/26 16:12:37    128s] % Begin Save AAE data ... (date=06/26 16:12:37, mem=1105.5M)
[06/26 16:12:37    128s] Saving AAE Data ...
[06/26 16:12:37    128s] % End Save AAE data ... (date=06/26 16:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1105.5M, current mem=1105.5M)
[06/26 16:12:37    128s] % Begin Save clock tree data ... (date=06/26 16:12:37, mem=1106.0M)
[06/26 16:12:37    128s] % End Save clock tree data ... (date=06/26 16:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1106.0M, current mem=1106.0M)
[06/26 16:12:37    128s] Saving preference file elevator.dat/gui.pref.tcl ...
[06/26 16:12:37    128s] Saving mode setting ...
[06/26 16:12:37    128s] Saving global file ...
[06/26 16:12:37    128s] % Begin Save floorplan data ... (date=06/26 16:12:37, mem=1106.8M)
[06/26 16:12:37    128s] Saving floorplan file ...
[06/26 16:12:38    128s] % End Save floorplan data ... (date=06/26 16:12:38, total cpu=0:00:00.0, real=0:00:01.0, peak res=1106.8M, current mem=1106.8M)
[06/26 16:12:38    128s] Saving Drc markers ...
[06/26 16:12:38    128s] ... No Drc file written since there is no markers found.
[06/26 16:12:38    128s] % Begin Save placement data ... (date=06/26 16:12:38, mem=1106.8M)
[06/26 16:12:38    128s] ** Saving stdCellPlacement_binary (version# 1) ...
[06/26 16:12:38    128s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
[06/26 16:12:38    128s] % End Save placement data ... (date=06/26 16:12:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1106.9M, current mem=1106.9M)
[06/26 16:12:38    128s] % Begin Save routing data ... (date=06/26 16:12:38, mem=1106.9M)
[06/26 16:12:38    128s] Saving route file ...
[06/26 16:12:38    128s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
[06/26 16:12:38    128s] % End Save routing data ... (date=06/26 16:12:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1107.9M, current mem=1107.9M)
[06/26 16:12:38    128s] Saving property file elevator.dat/elevator.prop
[06/26 16:12:38    128s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
[06/26 16:12:38    128s] #Saving pin access info...
[06/26 16:12:38    128s] #
[06/26 16:12:38    128s] % Begin Save power constraints data ... (date=06/26 16:12:38, mem=1110.1M)
[06/26 16:12:38    128s] % End Save power constraints data ... (date=06/26 16:12:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.2M, current mem=1110.2M)
[06/26 16:12:39    128s] Generated self-contained design elevator.dat
[06/26 16:12:39    128s] #% End save design ... (date=06/26 16:12:39, total cpu=0:00:00.3, real=0:00:03.0, peak res=1111.2M, current mem=1111.2M)
[06/26 16:12:39    128s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 16:12:39    128s] 
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -quiet -area
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -check_implant -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -check_only -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/26 17:38:17    661s] <CMD> get_verify_drc_mode -limit -quiet
[06/26 17:38:53    663s] <CMD> set dbgLefDefOutVersion 5.8
[06/26 17:38:53    663s] <CMD> global dbgLefDefOutVersion
[06/26 17:38:53    663s] <CMD> set dbgLefDefOutVersion 5.8
[06/26 17:38:53    663s] <CMD> defOut -floorplan -netlist -routing elevator.def
[06/26 17:38:53    663s] Writing DEF file 'elevator.def', current time is Wed Jun 26 17:38:53 2019 ...
[06/26 17:38:53    663s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[06/26 17:38:54    663s] DEF file 'elevator.def' is written, current time is Wed Jun 26 17:38:54 2019 ...
[06/26 17:38:54    663s] <CMD> set dbgLefDefOutVersion 5.8
[06/26 17:38:54    663s] <CMD> set dbgLefDefOutVersion 5.8
[06/26 17:39:13    664s] <CMD> saveNetlist elevator.v
[06/26 17:39:13    664s] Writing Netlist "elevator.v" ...
[06/26 17:39:45    666s] <CMD> reset_parasitics
[06/26 17:39:45    666s] Performing RC Extraction ...
[06/26 17:39:45    666s] <CMD> extractRC
[06/26 17:39:45    666s] Extraction called for design 'elevator' of instances=1738 and nets=817 using extraction engine 'postRoute' at effort level 'low' .
[06/26 17:39:45    666s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/26 17:39:45    666s] Type 'man IMPEXT-3530' for more detail.
[06/26 17:39:45    666s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[06/26 17:39:45    666s] RC Extraction called in multi-corner(1) mode.
[06/26 17:39:45    666s] Process corner(s) are loaded.
[06/26 17:39:45    666s]  Corner: _default_rc_corner_
[06/26 17:39:45    666s] extractDetailRC Option : -outfile /tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d  -extended
[06/26 17:39:45    666s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[06/26 17:39:45    666s]       RC Corner Indexes            0   
[06/26 17:39:45    666s] Capacitance Scaling Factor   : 1.00000 
[06/26 17:39:45    666s] Coupling Cap. Scaling Factor : 1.00000 
[06/26 17:39:45    666s] Resistance Scaling Factor    : 1.00000 
[06/26 17:39:45    666s] Clock Cap. Scaling Factor    : 1.00000 
[06/26 17:39:45    666s] Clock Res. Scaling Factor    : 1.00000 
[06/26 17:39:45    666s] Shrink Factor                : 1.00000
[06/26 17:39:45    666s] Initializing multi-corner capacitance tables ... 
[06/26 17:39:45    666s] Initializing multi-corner resistance tables ...
[06/26 17:39:45    666s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1303.1M)
[06/26 17:39:45    666s] Creating parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for storing RC.
[06/26 17:39:45    666s] Extracted 10.024% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 20.0213% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 30.0186% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 40.016% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 50.0266% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 60.024% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 70.0213% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 80.0186% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 90.016% (CPU Time= 0:00:00.0  MEM= 1363.2M)
[06/26 17:39:45    666s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1363.2M)
[06/26 17:39:45    666s] Number of Extracted Resistors     : 13483
[06/26 17:39:45    666s] Number of Extracted Ground Cap.   : 13493
[06/26 17:39:45    666s] Number of Extracted Coupling Cap. : 24384
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/26 17:39:45    666s]  Corner: _default_rc_corner_
[06/26 17:39:45    666s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1339.2M)
[06/26 17:39:45    666s] Creating parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb_Filter.rcdb.d' for storing RC.
[06/26 17:39:45    666s] Closing parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d'. 795 times net's RC data read were performed.
[06/26 17:39:45    666s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1347.152M)
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] processing rcdb (/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d) for hinst (top) of cell (elevator);
[06/26 17:39:45    666s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1347.152M)
[06/26 17:39:45    666s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1347.152M)
[06/26 17:39:45    666s] <CMD> rcOut -setload elevator.setload -rc_corner _default_rc_corner_
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] RC Out has the following PVT Info:
[06/26 17:39:45    666s]    RC:_default_rc_corner_, Operating temperature 25 C
[06/26 17:39:45    666s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1347.2M)
[06/26 17:39:45    666s] Closing parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d'. 795 times net's RC data read were performed.
[06/26 17:39:45    666s] <CMD> rcOut -setres elevator.setres -rc_corner _default_rc_corner_
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] RC Out has the following PVT Info:
[06/26 17:39:45    666s]    RC:_default_rc_corner_, Operating temperature 25 C
[06/26 17:39:45    666s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1347.2M)
[06/26 17:39:45    666s] Closing parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d'. 795 times net's RC data read were performed.
[06/26 17:39:45    666s] <CMD> rcOut -spf elevator.spf -rc_corner _default_rc_corner_
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] RC Out has the following PVT Info:
[06/26 17:39:45    666s]    RC:_default_rc_corner_, Operating temperature 25 C
[06/26 17:39:45    666s] Printing *|NET...
[06/26 17:39:45    666s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1347.2M)
[06/26 17:39:45    666s] Closing parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d'. 795 times net's RC data read were performed.
[06/26 17:39:45    666s] <CMD> rcOut -spef elevator.spef -rc_corner _default_rc_corner_
[06/26 17:39:45    666s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:39:45    666s] RC Out has the following PVT Info:
[06/26 17:39:45    666s]    RC:_default_rc_corner_, Operating temperature 25 C
[06/26 17:39:45    666s] Dumping Spef file.....
[06/26 17:39:45    666s] Printing D_NET...
[06/26 17:39:45    666s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1347.2M)
[06/26 17:39:45    666s] Closing parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d'. 795 times net's RC data read were performed.
[06/26 17:40:17    668s] **ERROR: (IMPOGDS-1850):	Stream file name is missing.<CMD> saveIoFile -locations elevator.save.io
[06/26 17:40:43    669s] Dumping FTerm of cell elevator to file
[06/26 17:40:51    669s] <CMD> saveDesign elevator
[06/26 17:40:51    669s] The in-memory database contained RC information but was not saved. To save 
[06/26 17:40:51    669s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/26 17:40:51    669s] so it should only be saved when it is really desired.
[06/26 17:40:51    669s] #% Begin save design ... (date=06/26 17:40:51, mem=1137.2M)
[06/26 17:40:51    669s] % Begin Save netlist data ... (date=06/26 17:40:51, mem=1137.3M)
[06/26 17:40:51    669s] Writing Binary DB to elevator.dat.tmp/elevator.v.bin in single-threaded mode...
[06/26 17:40:52    669s] % End Save netlist data ... (date=06/26 17:40:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1137.3M, current mem=1137.3M)
[06/26 17:40:52    669s] % Begin Save AAE data ... (date=06/26 17:40:52, mem=1137.3M)
[06/26 17:40:52    669s] Saving AAE Data ...
[06/26 17:40:52    669s] % End Save AAE data ... (date=06/26 17:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.3M, current mem=1137.3M)
[06/26 17:40:52    669s] % Begin Save clock tree data ... (date=06/26 17:40:52, mem=1137.3M)
[06/26 17:40:52    669s] % End Save clock tree data ... (date=06/26 17:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.3M, current mem=1137.3M)
[06/26 17:40:52    669s] Saving preference file elevator.dat.tmp/gui.pref.tcl ...
[06/26 17:40:52    669s] Saving mode setting ...
[06/26 17:40:52    669s] Saving global file ...
[06/26 17:40:53    669s] % Begin Save floorplan data ... (date=06/26 17:40:53, mem=1137.3M)
[06/26 17:40:53    669s] Saving floorplan file ...
[06/26 17:40:53    669s] % End Save floorplan data ... (date=06/26 17:40:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.3M, current mem=1137.3M)
[06/26 17:40:53    669s] Saving Drc markers ...
[06/26 17:40:53    669s] ... No Drc file written since there is no markers found.
[06/26 17:40:53    669s] % Begin Save placement data ... (date=06/26 17:40:53, mem=1137.3M)
[06/26 17:40:53    669s] ** Saving stdCellPlacement_binary (version# 1) ...
[06/26 17:40:53    669s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1347.2M) ***
[06/26 17:40:53    669s] % End Save placement data ... (date=06/26 17:40:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.3M, current mem=1137.3M)
[06/26 17:40:53    669s] % Begin Save routing data ... (date=06/26 17:40:53, mem=1137.3M)
[06/26 17:40:53    669s] Saving route file ...
[06/26 17:40:53    669s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1347.2M) ***
[06/26 17:40:53    669s] % End Save routing data ... (date=06/26 17:40:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.3M, current mem=1138.3M)
[06/26 17:40:53    669s] Saving property file elevator.dat.tmp/elevator.prop
[06/26 17:40:53    669s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1347.2M) ***
[06/26 17:40:53    669s] #Saving pin access info...
[06/26 17:40:53    670s] #
[06/26 17:40:53    670s] % Begin Save power constraints data ... (date=06/26 17:40:53, mem=1138.3M)
[06/26 17:40:53    670s] % End Save power constraints data ... (date=06/26 17:40:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.3M, current mem=1138.3M)
[06/26 17:40:54    670s] Generated self-contained design elevator.dat.tmp
[06/26 17:40:55    670s] #% End save design ... (date=06/26 17:40:55, total cpu=0:00:00.4, real=0:00:04.0, peak res=1138.3M, current mem=1128.0M)
[06/26 17:40:55    670s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 17:40:55    670s] 
[06/26 17:41:10    670s] **ERROR: (IMPOAX-685):	Either library definition file is missing or the library 'elevator' entry is not present in library definition file cds.lib. cannot get cellView path for cells from this library.
<CMD> saveDesign -cellview {elevator elevator layout}
[06/26 17:41:10    670s] The in-memory database contained RC information but was not saved. To save 
[06/26 17:41:10    670s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/26 17:41:10    670s] so it should only be saved when it is really desired.
[06/26 17:41:10    670s] #% Begin save design ... (date=06/26 17:41:10, mem=1128.1M)
[06/26 17:41:10    670s] ----- oaOut ---------------------------
[06/26 17:41:10    670s] Saving OA database: Lib: elevator, Cell: elevator, View: layout
[06/26 17:41:10    670s] **ERROR: (IMPOAX-1258):	OpenAccess based databases cannot be created from LEF based libraries. To save a design database in OpenAccess cellview, first covert the LEF libraries to OpenAccess form and then reload the design using those OpenAccess libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[06/26 17:41:10    670s] **ERROR: (IMPIMEX-7323):	Could not save design into OA database.
[06/26 17:41:10    670s] 
[06/26 17:41:10    670s] *** Summary of all messages that are not suppressed in this session:
[06/26 17:41:10    670s] Severity  ID               Count  Summary                                  
[06/26 17:41:10    670s] ERROR     IMPOAX-1258          1  OpenAccess based databases cannot be cre...
[06/26 17:41:10    670s] ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
[06/26 17:41:10    670s] *** Message Summary: 0 warning(s), 2 error(s)
[06/26 17:41:10    670s] 
[06/26 17:42:31    677s] <CMD> saveFPlan elevator.fp
[06/26 17:42:36    677s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[06/26 17:42:51    678s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1318.2M) ***
[06/26 17:46:46    699s] <CMD> setEdit -layer_horizontal METAL1
[06/26 17:46:46    699s] <CMD> setEdit -layer_vertical METAL1
[06/26 17:47:07    699s] <CMD> all_hold_analysis_views 
[06/26 17:47:07    699s] <CMD> all_setup_analysis_views 
[06/26 17:47:12    700s] <CMD> write_sdf  -ideal_clock_network elevator.sdf
[06/26 17:47:12    700s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[06/26 17:47:12    700s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 17:47:12    700s] #################################################################################
[06/26 17:47:12    700s] # Design Stage: PostRoute
[06/26 17:47:12    700s] # Design Name: elevator
[06/26 17:47:12    700s] # Design Mode: 90nm
[06/26 17:47:12    700s] # Analysis Mode: MMMC Non-OCV 
[06/26 17:47:12    700s] # Parasitics Mode: SPEF/RCDB
[06/26 17:47:12    700s] # Signoff Settings: SI On 
[06/26 17:47:12    700s] #################################################################################
[06/26 17:47:12    700s] AAE_INFO: 1 threads acquired from CTE.
[06/26 17:47:12    700s] Setting infinite Tws ...
[06/26 17:47:12    700s] First Iteration Infinite Tw... 
[06/26 17:47:12    700s] Topological Sorting (REAL = 0:00:00.0, MEM = 1316.2M, InitMEM = 1316.2M)
[06/26 17:47:12    700s] Start delay calculation (fullDC) (1 T). (MEM=1316.18)
[06/26 17:47:12    700s] Initializing multi-corner capacitance tables ... 
[06/26 17:47:12    700s] Initializing multi-corner resistance tables ...
[06/26 17:47:12    700s] End AAE Lib Interpolated Model. (MEM=1324.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 17:47:12    700s] Opening parasitic data file '/tmp/innovus_temp_31094_lab513-pc1_dyrdol_nl174p/elevator_31094_8BREKd.rcdb.d' for reading.
[06/26 17:47:12    700s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1324.2M)
[06/26 17:47:12    700s] AAE_INFO: 1 threads acquired from CTE.
[06/26 17:47:12    700s] Total number of fetched objects 810
[06/26 17:47:12    700s] AAE_INFO-618: Total number of nets in the design is 817,  99.0 percent of the nets selected for SI analysis
[06/26 17:47:12    700s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 17:47:12    700s] End delay calculation. (MEM=1391.01 CPU=0:00:00.1 REAL=0:00:00.0)
[06/26 17:47:12    700s] End delay calculation (fullDC). (MEM=1391.01 CPU=0:00:00.2 REAL=0:00:00.0)
[06/26 17:47:12    700s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1391.0M) ***
[06/26 17:47:12    700s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1391.0M)
[06/26 17:47:12    700s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 17:47:12    700s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1391.0M)
[06/26 17:47:12    700s] Starting SI iteration 2
[06/26 17:47:12    700s] AAE_INFO: 1 threads acquired from CTE.
[06/26 17:47:12    700s] Start delay calculation (fullDC) (1 T). (MEM=1382.94)
[06/26 17:47:12    700s] End AAE Lib Interpolated Model. (MEM=1382.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 17:47:12    700s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 0. 
[06/26 17:47:12    700s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 0. 
[06/26 17:47:12    700s] Total number of fetched objects 810
[06/26 17:47:12    700s] AAE_INFO-618: Total number of nets in the design is 817,  0.1 percent of the nets selected for SI analysis
[06/26 17:47:12    700s] End delay calculation. (MEM=1349.46 CPU=0:00:00.0 REAL=0:00:00.0)
[06/26 17:47:12    700s] End delay calculation (fullDC). (MEM=1349.46 CPU=0:00:00.0 REAL=0:00:00.0)
[06/26 17:47:12    700s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1349.5M) ***
