
Code_Chip.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c250  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  0800c310  0800c310  0001c310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9a8  0800c9a8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9a8  0800c9a8  0001c9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9b0  0800c9b0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9b0  0800c9b0  0001c9b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9b4  0800c9b4  0001c9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c9b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001e0  0800cb98  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800cb98  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e19  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7b  00000000  00000000  00035021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00037ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  00038c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017275  00000000  00000000  00039b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014743  00000000  00000000  00050e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a504  00000000  00000000  00065550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000efa54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fc4  00000000  00000000  000efaa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c2f8 	.word	0x0800c2f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800c2f8 	.word	0x0800c2f8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fca9 	bl	8001d94 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fbf3 	bl	8001c38 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc9b 	bl	8001d94 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fc91 	bl	8001d94 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc15 	bl	8001cb0 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc0b 	bl	8001cb0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	1c08      	adds	r0, r1, #0
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f84c 	bl	8000574 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	0415      	lsls	r5, r2, #16
 80004ec:	0c2d      	lsrs	r5, r5, #16
 80004ee:	000f      	movs	r7, r1
 80004f0:	0001      	movs	r1, r0
 80004f2:	002e      	movs	r6, r5
 80004f4:	46c6      	mov	lr, r8
 80004f6:	4684      	mov	ip, r0
 80004f8:	0400      	lsls	r0, r0, #16
 80004fa:	0c14      	lsrs	r4, r2, #16
 80004fc:	0c00      	lsrs	r0, r0, #16
 80004fe:	0c09      	lsrs	r1, r1, #16
 8000500:	4346      	muls	r6, r0
 8000502:	434d      	muls	r5, r1
 8000504:	4360      	muls	r0, r4
 8000506:	4361      	muls	r1, r4
 8000508:	1940      	adds	r0, r0, r5
 800050a:	0c34      	lsrs	r4, r6, #16
 800050c:	1824      	adds	r4, r4, r0
 800050e:	b500      	push	{lr}
 8000510:	42a5      	cmp	r5, r4
 8000512:	d903      	bls.n	800051c <__aeabi_lmul+0x34>
 8000514:	2080      	movs	r0, #128	; 0x80
 8000516:	0240      	lsls	r0, r0, #9
 8000518:	4680      	mov	r8, r0
 800051a:	4441      	add	r1, r8
 800051c:	0c25      	lsrs	r5, r4, #16
 800051e:	186d      	adds	r5, r5, r1
 8000520:	4661      	mov	r1, ip
 8000522:	4359      	muls	r1, r3
 8000524:	437a      	muls	r2, r7
 8000526:	0430      	lsls	r0, r6, #16
 8000528:	1949      	adds	r1, r1, r5
 800052a:	0424      	lsls	r4, r4, #16
 800052c:	0c00      	lsrs	r0, r0, #16
 800052e:	1820      	adds	r0, r4, r0
 8000530:	1889      	adds	r1, r1, r2
 8000532:	bc80      	pop	{r7}
 8000534:	46b8      	mov	r8, r7
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000538 <__aeabi_d2uiz>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	2200      	movs	r2, #0
 800053c:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <__aeabi_d2uiz+0x38>)
 800053e:	0004      	movs	r4, r0
 8000540:	000d      	movs	r5, r1
 8000542:	f7ff ffa7 	bl	8000494 <__aeabi_dcmpge>
 8000546:	2800      	cmp	r0, #0
 8000548:	d104      	bne.n	8000554 <__aeabi_d2uiz+0x1c>
 800054a:	0020      	movs	r0, r4
 800054c:	0029      	movs	r1, r5
 800054e:	f002 faad 	bl	8002aac <__aeabi_d2iz>
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	4b06      	ldr	r3, [pc, #24]	; (8000570 <__aeabi_d2uiz+0x38>)
 8000556:	2200      	movs	r2, #0
 8000558:	0020      	movs	r0, r4
 800055a:	0029      	movs	r1, r5
 800055c:	f001 fef6 	bl	800234c <__aeabi_dsub>
 8000560:	f002 faa4 	bl	8002aac <__aeabi_d2iz>
 8000564:	2380      	movs	r3, #128	; 0x80
 8000566:	061b      	lsls	r3, r3, #24
 8000568:	469c      	mov	ip, r3
 800056a:	4460      	add	r0, ip
 800056c:	e7f1      	b.n	8000552 <__aeabi_d2uiz+0x1a>
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	41e00000 	.word	0x41e00000

08000574 <__udivmoddi4>:
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	4657      	mov	r7, sl
 8000578:	464e      	mov	r6, r9
 800057a:	4645      	mov	r5, r8
 800057c:	46de      	mov	lr, fp
 800057e:	b5e0      	push	{r5, r6, r7, lr}
 8000580:	0004      	movs	r4, r0
 8000582:	000d      	movs	r5, r1
 8000584:	4692      	mov	sl, r2
 8000586:	4699      	mov	r9, r3
 8000588:	b083      	sub	sp, #12
 800058a:	428b      	cmp	r3, r1
 800058c:	d830      	bhi.n	80005f0 <__udivmoddi4+0x7c>
 800058e:	d02d      	beq.n	80005ec <__udivmoddi4+0x78>
 8000590:	4649      	mov	r1, r9
 8000592:	4650      	mov	r0, sl
 8000594:	f002 fc04 	bl	8002da0 <__clzdi2>
 8000598:	0029      	movs	r1, r5
 800059a:	0006      	movs	r6, r0
 800059c:	0020      	movs	r0, r4
 800059e:	f002 fbff 	bl	8002da0 <__clzdi2>
 80005a2:	1a33      	subs	r3, r6, r0
 80005a4:	4698      	mov	r8, r3
 80005a6:	3b20      	subs	r3, #32
 80005a8:	469b      	mov	fp, r3
 80005aa:	d433      	bmi.n	8000614 <__udivmoddi4+0xa0>
 80005ac:	465a      	mov	r2, fp
 80005ae:	4653      	mov	r3, sl
 80005b0:	4093      	lsls	r3, r2
 80005b2:	4642      	mov	r2, r8
 80005b4:	001f      	movs	r7, r3
 80005b6:	4653      	mov	r3, sl
 80005b8:	4093      	lsls	r3, r2
 80005ba:	001e      	movs	r6, r3
 80005bc:	42af      	cmp	r7, r5
 80005be:	d83a      	bhi.n	8000636 <__udivmoddi4+0xc2>
 80005c0:	42af      	cmp	r7, r5
 80005c2:	d100      	bne.n	80005c6 <__udivmoddi4+0x52>
 80005c4:	e078      	b.n	80006b8 <__udivmoddi4+0x144>
 80005c6:	465b      	mov	r3, fp
 80005c8:	1ba4      	subs	r4, r4, r6
 80005ca:	41bd      	sbcs	r5, r7
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	da00      	bge.n	80005d2 <__udivmoddi4+0x5e>
 80005d0:	e075      	b.n	80006be <__udivmoddi4+0x14a>
 80005d2:	2200      	movs	r2, #0
 80005d4:	2300      	movs	r3, #0
 80005d6:	9200      	str	r2, [sp, #0]
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	465a      	mov	r2, fp
 80005de:	4093      	lsls	r3, r2
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	2301      	movs	r3, #1
 80005e4:	4642      	mov	r2, r8
 80005e6:	4093      	lsls	r3, r2
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	e028      	b.n	800063e <__udivmoddi4+0xca>
 80005ec:	4282      	cmp	r2, r0
 80005ee:	d9cf      	bls.n	8000590 <__udivmoddi4+0x1c>
 80005f0:	2200      	movs	r2, #0
 80005f2:	2300      	movs	r3, #0
 80005f4:	9200      	str	r2, [sp, #0]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <__udivmoddi4+0x8e>
 80005fe:	601c      	str	r4, [r3, #0]
 8000600:	605d      	str	r5, [r3, #4]
 8000602:	9800      	ldr	r0, [sp, #0]
 8000604:	9901      	ldr	r1, [sp, #4]
 8000606:	b003      	add	sp, #12
 8000608:	bcf0      	pop	{r4, r5, r6, r7}
 800060a:	46bb      	mov	fp, r7
 800060c:	46b2      	mov	sl, r6
 800060e:	46a9      	mov	r9, r5
 8000610:	46a0      	mov	r8, r4
 8000612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000614:	4642      	mov	r2, r8
 8000616:	2320      	movs	r3, #32
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	4652      	mov	r2, sl
 800061c:	40da      	lsrs	r2, r3
 800061e:	4641      	mov	r1, r8
 8000620:	0013      	movs	r3, r2
 8000622:	464a      	mov	r2, r9
 8000624:	408a      	lsls	r2, r1
 8000626:	0017      	movs	r7, r2
 8000628:	4642      	mov	r2, r8
 800062a:	431f      	orrs	r7, r3
 800062c:	4653      	mov	r3, sl
 800062e:	4093      	lsls	r3, r2
 8000630:	001e      	movs	r6, r3
 8000632:	42af      	cmp	r7, r5
 8000634:	d9c4      	bls.n	80005c0 <__udivmoddi4+0x4c>
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	9200      	str	r2, [sp, #0]
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	4643      	mov	r3, r8
 8000640:	2b00      	cmp	r3, #0
 8000642:	d0d9      	beq.n	80005f8 <__udivmoddi4+0x84>
 8000644:	07fb      	lsls	r3, r7, #31
 8000646:	0872      	lsrs	r2, r6, #1
 8000648:	431a      	orrs	r2, r3
 800064a:	4646      	mov	r6, r8
 800064c:	087b      	lsrs	r3, r7, #1
 800064e:	e00e      	b.n	800066e <__udivmoddi4+0xfa>
 8000650:	42ab      	cmp	r3, r5
 8000652:	d101      	bne.n	8000658 <__udivmoddi4+0xe4>
 8000654:	42a2      	cmp	r2, r4
 8000656:	d80c      	bhi.n	8000672 <__udivmoddi4+0xfe>
 8000658:	1aa4      	subs	r4, r4, r2
 800065a:	419d      	sbcs	r5, r3
 800065c:	2001      	movs	r0, #1
 800065e:	1924      	adds	r4, r4, r4
 8000660:	416d      	adcs	r5, r5
 8000662:	2100      	movs	r1, #0
 8000664:	3e01      	subs	r6, #1
 8000666:	1824      	adds	r4, r4, r0
 8000668:	414d      	adcs	r5, r1
 800066a:	2e00      	cmp	r6, #0
 800066c:	d006      	beq.n	800067c <__udivmoddi4+0x108>
 800066e:	42ab      	cmp	r3, r5
 8000670:	d9ee      	bls.n	8000650 <__udivmoddi4+0xdc>
 8000672:	3e01      	subs	r6, #1
 8000674:	1924      	adds	r4, r4, r4
 8000676:	416d      	adcs	r5, r5
 8000678:	2e00      	cmp	r6, #0
 800067a:	d1f8      	bne.n	800066e <__udivmoddi4+0xfa>
 800067c:	9800      	ldr	r0, [sp, #0]
 800067e:	9901      	ldr	r1, [sp, #4]
 8000680:	465b      	mov	r3, fp
 8000682:	1900      	adds	r0, r0, r4
 8000684:	4169      	adcs	r1, r5
 8000686:	2b00      	cmp	r3, #0
 8000688:	db24      	blt.n	80006d4 <__udivmoddi4+0x160>
 800068a:	002b      	movs	r3, r5
 800068c:	465a      	mov	r2, fp
 800068e:	4644      	mov	r4, r8
 8000690:	40d3      	lsrs	r3, r2
 8000692:	002a      	movs	r2, r5
 8000694:	40e2      	lsrs	r2, r4
 8000696:	001c      	movs	r4, r3
 8000698:	465b      	mov	r3, fp
 800069a:	0015      	movs	r5, r2
 800069c:	2b00      	cmp	r3, #0
 800069e:	db2a      	blt.n	80006f6 <__udivmoddi4+0x182>
 80006a0:	0026      	movs	r6, r4
 80006a2:	409e      	lsls	r6, r3
 80006a4:	0033      	movs	r3, r6
 80006a6:	0026      	movs	r6, r4
 80006a8:	4647      	mov	r7, r8
 80006aa:	40be      	lsls	r6, r7
 80006ac:	0032      	movs	r2, r6
 80006ae:	1a80      	subs	r0, r0, r2
 80006b0:	4199      	sbcs	r1, r3
 80006b2:	9000      	str	r0, [sp, #0]
 80006b4:	9101      	str	r1, [sp, #4]
 80006b6:	e79f      	b.n	80005f8 <__udivmoddi4+0x84>
 80006b8:	42a3      	cmp	r3, r4
 80006ba:	d8bc      	bhi.n	8000636 <__udivmoddi4+0xc2>
 80006bc:	e783      	b.n	80005c6 <__udivmoddi4+0x52>
 80006be:	4642      	mov	r2, r8
 80006c0:	2320      	movs	r3, #32
 80006c2:	2100      	movs	r1, #0
 80006c4:	1a9b      	subs	r3, r3, r2
 80006c6:	2200      	movs	r2, #0
 80006c8:	9100      	str	r1, [sp, #0]
 80006ca:	9201      	str	r2, [sp, #4]
 80006cc:	2201      	movs	r2, #1
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	9201      	str	r2, [sp, #4]
 80006d2:	e786      	b.n	80005e2 <__udivmoddi4+0x6e>
 80006d4:	4642      	mov	r2, r8
 80006d6:	2320      	movs	r3, #32
 80006d8:	1a9b      	subs	r3, r3, r2
 80006da:	002a      	movs	r2, r5
 80006dc:	4646      	mov	r6, r8
 80006de:	409a      	lsls	r2, r3
 80006e0:	0023      	movs	r3, r4
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	4644      	mov	r4, r8
 80006e6:	4313      	orrs	r3, r2
 80006e8:	002a      	movs	r2, r5
 80006ea:	40e2      	lsrs	r2, r4
 80006ec:	001c      	movs	r4, r3
 80006ee:	465b      	mov	r3, fp
 80006f0:	0015      	movs	r5, r2
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	dad4      	bge.n	80006a0 <__udivmoddi4+0x12c>
 80006f6:	4642      	mov	r2, r8
 80006f8:	002f      	movs	r7, r5
 80006fa:	2320      	movs	r3, #32
 80006fc:	0026      	movs	r6, r4
 80006fe:	4097      	lsls	r7, r2
 8000700:	1a9b      	subs	r3, r3, r2
 8000702:	40de      	lsrs	r6, r3
 8000704:	003b      	movs	r3, r7
 8000706:	4333      	orrs	r3, r6
 8000708:	e7cd      	b.n	80006a6 <__udivmoddi4+0x132>
 800070a:	46c0      	nop			; (mov r8, r8)

0800070c <__aeabi_fadd>:
 800070c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800070e:	4646      	mov	r6, r8
 8000710:	46d6      	mov	lr, sl
 8000712:	464f      	mov	r7, r9
 8000714:	024d      	lsls	r5, r1, #9
 8000716:	0242      	lsls	r2, r0, #9
 8000718:	b5c0      	push	{r6, r7, lr}
 800071a:	0a52      	lsrs	r2, r2, #9
 800071c:	0a6e      	lsrs	r6, r5, #9
 800071e:	0047      	lsls	r7, r0, #1
 8000720:	46b0      	mov	r8, r6
 8000722:	0e3f      	lsrs	r7, r7, #24
 8000724:	004e      	lsls	r6, r1, #1
 8000726:	0fc4      	lsrs	r4, r0, #31
 8000728:	00d0      	lsls	r0, r2, #3
 800072a:	4694      	mov	ip, r2
 800072c:	003b      	movs	r3, r7
 800072e:	4682      	mov	sl, r0
 8000730:	0e36      	lsrs	r6, r6, #24
 8000732:	0fc9      	lsrs	r1, r1, #31
 8000734:	09ad      	lsrs	r5, r5, #6
 8000736:	428c      	cmp	r4, r1
 8000738:	d06d      	beq.n	8000816 <__aeabi_fadd+0x10a>
 800073a:	1bb8      	subs	r0, r7, r6
 800073c:	4681      	mov	r9, r0
 800073e:	2800      	cmp	r0, #0
 8000740:	dd4d      	ble.n	80007de <__aeabi_fadd+0xd2>
 8000742:	2e00      	cmp	r6, #0
 8000744:	d100      	bne.n	8000748 <__aeabi_fadd+0x3c>
 8000746:	e088      	b.n	800085a <__aeabi_fadd+0x14e>
 8000748:	2fff      	cmp	r7, #255	; 0xff
 800074a:	d05a      	beq.n	8000802 <__aeabi_fadd+0xf6>
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	04db      	lsls	r3, r3, #19
 8000750:	431d      	orrs	r5, r3
 8000752:	464b      	mov	r3, r9
 8000754:	2201      	movs	r2, #1
 8000756:	2b1b      	cmp	r3, #27
 8000758:	dc0a      	bgt.n	8000770 <__aeabi_fadd+0x64>
 800075a:	002b      	movs	r3, r5
 800075c:	464a      	mov	r2, r9
 800075e:	4649      	mov	r1, r9
 8000760:	40d3      	lsrs	r3, r2
 8000762:	2220      	movs	r2, #32
 8000764:	1a52      	subs	r2, r2, r1
 8000766:	4095      	lsls	r5, r2
 8000768:	002a      	movs	r2, r5
 800076a:	1e55      	subs	r5, r2, #1
 800076c:	41aa      	sbcs	r2, r5
 800076e:	431a      	orrs	r2, r3
 8000770:	4653      	mov	r3, sl
 8000772:	1a9a      	subs	r2, r3, r2
 8000774:	0153      	lsls	r3, r2, #5
 8000776:	d400      	bmi.n	800077a <__aeabi_fadd+0x6e>
 8000778:	e0b9      	b.n	80008ee <__aeabi_fadd+0x1e2>
 800077a:	0192      	lsls	r2, r2, #6
 800077c:	0996      	lsrs	r6, r2, #6
 800077e:	0030      	movs	r0, r6
 8000780:	f002 faf0 	bl	8002d64 <__clzsi2>
 8000784:	3805      	subs	r0, #5
 8000786:	4086      	lsls	r6, r0
 8000788:	4287      	cmp	r7, r0
 800078a:	dd00      	ble.n	800078e <__aeabi_fadd+0x82>
 800078c:	e0d4      	b.n	8000938 <__aeabi_fadd+0x22c>
 800078e:	0033      	movs	r3, r6
 8000790:	1bc7      	subs	r7, r0, r7
 8000792:	2020      	movs	r0, #32
 8000794:	3701      	adds	r7, #1
 8000796:	40fb      	lsrs	r3, r7
 8000798:	1bc7      	subs	r7, r0, r7
 800079a:	40be      	lsls	r6, r7
 800079c:	0032      	movs	r2, r6
 800079e:	1e56      	subs	r6, r2, #1
 80007a0:	41b2      	sbcs	r2, r6
 80007a2:	2700      	movs	r7, #0
 80007a4:	431a      	orrs	r2, r3
 80007a6:	0753      	lsls	r3, r2, #29
 80007a8:	d004      	beq.n	80007b4 <__aeabi_fadd+0xa8>
 80007aa:	230f      	movs	r3, #15
 80007ac:	4013      	ands	r3, r2
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	d000      	beq.n	80007b4 <__aeabi_fadd+0xa8>
 80007b2:	3204      	adds	r2, #4
 80007b4:	0153      	lsls	r3, r2, #5
 80007b6:	d400      	bmi.n	80007ba <__aeabi_fadd+0xae>
 80007b8:	e09c      	b.n	80008f4 <__aeabi_fadd+0x1e8>
 80007ba:	1c7b      	adds	r3, r7, #1
 80007bc:	2ffe      	cmp	r7, #254	; 0xfe
 80007be:	d100      	bne.n	80007c2 <__aeabi_fadd+0xb6>
 80007c0:	e09a      	b.n	80008f8 <__aeabi_fadd+0x1ec>
 80007c2:	0192      	lsls	r2, r2, #6
 80007c4:	0a52      	lsrs	r2, r2, #9
 80007c6:	4694      	mov	ip, r2
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	05d8      	lsls	r0, r3, #23
 80007cc:	4663      	mov	r3, ip
 80007ce:	07e4      	lsls	r4, r4, #31
 80007d0:	4318      	orrs	r0, r3
 80007d2:	4320      	orrs	r0, r4
 80007d4:	bce0      	pop	{r5, r6, r7}
 80007d6:	46ba      	mov	sl, r7
 80007d8:	46b1      	mov	r9, r6
 80007da:	46a8      	mov	r8, r5
 80007dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007de:	2800      	cmp	r0, #0
 80007e0:	d049      	beq.n	8000876 <__aeabi_fadd+0x16a>
 80007e2:	1bf3      	subs	r3, r6, r7
 80007e4:	2f00      	cmp	r7, #0
 80007e6:	d000      	beq.n	80007ea <__aeabi_fadd+0xde>
 80007e8:	e0b6      	b.n	8000958 <__aeabi_fadd+0x24c>
 80007ea:	4652      	mov	r2, sl
 80007ec:	2a00      	cmp	r2, #0
 80007ee:	d060      	beq.n	80008b2 <__aeabi_fadd+0x1a6>
 80007f0:	3b01      	subs	r3, #1
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d100      	bne.n	80007f8 <__aeabi_fadd+0xec>
 80007f6:	e0fc      	b.n	80009f2 <__aeabi_fadd+0x2e6>
 80007f8:	2eff      	cmp	r6, #255	; 0xff
 80007fa:	d000      	beq.n	80007fe <__aeabi_fadd+0xf2>
 80007fc:	e0b4      	b.n	8000968 <__aeabi_fadd+0x25c>
 80007fe:	000c      	movs	r4, r1
 8000800:	4642      	mov	r2, r8
 8000802:	2a00      	cmp	r2, #0
 8000804:	d078      	beq.n	80008f8 <__aeabi_fadd+0x1ec>
 8000806:	2080      	movs	r0, #128	; 0x80
 8000808:	03c0      	lsls	r0, r0, #15
 800080a:	4310      	orrs	r0, r2
 800080c:	0242      	lsls	r2, r0, #9
 800080e:	0a53      	lsrs	r3, r2, #9
 8000810:	469c      	mov	ip, r3
 8000812:	23ff      	movs	r3, #255	; 0xff
 8000814:	e7d9      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000816:	1bb9      	subs	r1, r7, r6
 8000818:	2900      	cmp	r1, #0
 800081a:	dd71      	ble.n	8000900 <__aeabi_fadd+0x1f4>
 800081c:	2e00      	cmp	r6, #0
 800081e:	d03f      	beq.n	80008a0 <__aeabi_fadd+0x194>
 8000820:	2fff      	cmp	r7, #255	; 0xff
 8000822:	d0ee      	beq.n	8000802 <__aeabi_fadd+0xf6>
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	04db      	lsls	r3, r3, #19
 8000828:	431d      	orrs	r5, r3
 800082a:	2201      	movs	r2, #1
 800082c:	291b      	cmp	r1, #27
 800082e:	dc07      	bgt.n	8000840 <__aeabi_fadd+0x134>
 8000830:	002a      	movs	r2, r5
 8000832:	2320      	movs	r3, #32
 8000834:	40ca      	lsrs	r2, r1
 8000836:	1a59      	subs	r1, r3, r1
 8000838:	408d      	lsls	r5, r1
 800083a:	1e6b      	subs	r3, r5, #1
 800083c:	419d      	sbcs	r5, r3
 800083e:	432a      	orrs	r2, r5
 8000840:	4452      	add	r2, sl
 8000842:	0153      	lsls	r3, r2, #5
 8000844:	d553      	bpl.n	80008ee <__aeabi_fadd+0x1e2>
 8000846:	3701      	adds	r7, #1
 8000848:	2fff      	cmp	r7, #255	; 0xff
 800084a:	d055      	beq.n	80008f8 <__aeabi_fadd+0x1ec>
 800084c:	2301      	movs	r3, #1
 800084e:	497b      	ldr	r1, [pc, #492]	; (8000a3c <__aeabi_fadd+0x330>)
 8000850:	4013      	ands	r3, r2
 8000852:	0852      	lsrs	r2, r2, #1
 8000854:	400a      	ands	r2, r1
 8000856:	431a      	orrs	r2, r3
 8000858:	e7a5      	b.n	80007a6 <__aeabi_fadd+0x9a>
 800085a:	2d00      	cmp	r5, #0
 800085c:	d02c      	beq.n	80008b8 <__aeabi_fadd+0x1ac>
 800085e:	2301      	movs	r3, #1
 8000860:	425b      	negs	r3, r3
 8000862:	469c      	mov	ip, r3
 8000864:	44e1      	add	r9, ip
 8000866:	464b      	mov	r3, r9
 8000868:	2b00      	cmp	r3, #0
 800086a:	d100      	bne.n	800086e <__aeabi_fadd+0x162>
 800086c:	e0ad      	b.n	80009ca <__aeabi_fadd+0x2be>
 800086e:	2fff      	cmp	r7, #255	; 0xff
 8000870:	d000      	beq.n	8000874 <__aeabi_fadd+0x168>
 8000872:	e76e      	b.n	8000752 <__aeabi_fadd+0x46>
 8000874:	e7c5      	b.n	8000802 <__aeabi_fadd+0xf6>
 8000876:	20fe      	movs	r0, #254	; 0xfe
 8000878:	1c7e      	adds	r6, r7, #1
 800087a:	4230      	tst	r0, r6
 800087c:	d160      	bne.n	8000940 <__aeabi_fadd+0x234>
 800087e:	2f00      	cmp	r7, #0
 8000880:	d000      	beq.n	8000884 <__aeabi_fadd+0x178>
 8000882:	e093      	b.n	80009ac <__aeabi_fadd+0x2a0>
 8000884:	4652      	mov	r2, sl
 8000886:	2a00      	cmp	r2, #0
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x180>
 800088a:	e0b6      	b.n	80009fa <__aeabi_fadd+0x2ee>
 800088c:	2d00      	cmp	r5, #0
 800088e:	d09c      	beq.n	80007ca <__aeabi_fadd+0xbe>
 8000890:	1b52      	subs	r2, r2, r5
 8000892:	0150      	lsls	r0, r2, #5
 8000894:	d400      	bmi.n	8000898 <__aeabi_fadd+0x18c>
 8000896:	e0c3      	b.n	8000a20 <__aeabi_fadd+0x314>
 8000898:	4653      	mov	r3, sl
 800089a:	000c      	movs	r4, r1
 800089c:	1aea      	subs	r2, r5, r3
 800089e:	e782      	b.n	80007a6 <__aeabi_fadd+0x9a>
 80008a0:	2d00      	cmp	r5, #0
 80008a2:	d009      	beq.n	80008b8 <__aeabi_fadd+0x1ac>
 80008a4:	3901      	subs	r1, #1
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d100      	bne.n	80008ac <__aeabi_fadd+0x1a0>
 80008aa:	e08b      	b.n	80009c4 <__aeabi_fadd+0x2b8>
 80008ac:	2fff      	cmp	r7, #255	; 0xff
 80008ae:	d1bc      	bne.n	800082a <__aeabi_fadd+0x11e>
 80008b0:	e7a7      	b.n	8000802 <__aeabi_fadd+0xf6>
 80008b2:	000c      	movs	r4, r1
 80008b4:	4642      	mov	r2, r8
 80008b6:	0037      	movs	r7, r6
 80008b8:	2fff      	cmp	r7, #255	; 0xff
 80008ba:	d0a2      	beq.n	8000802 <__aeabi_fadd+0xf6>
 80008bc:	0252      	lsls	r2, r2, #9
 80008be:	0a53      	lsrs	r3, r2, #9
 80008c0:	469c      	mov	ip, r3
 80008c2:	b2fb      	uxtb	r3, r7
 80008c4:	e781      	b.n	80007ca <__aeabi_fadd+0xbe>
 80008c6:	21fe      	movs	r1, #254	; 0xfe
 80008c8:	3701      	adds	r7, #1
 80008ca:	4239      	tst	r1, r7
 80008cc:	d165      	bne.n	800099a <__aeabi_fadd+0x28e>
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d17e      	bne.n	80009d0 <__aeabi_fadd+0x2c4>
 80008d2:	2800      	cmp	r0, #0
 80008d4:	d100      	bne.n	80008d8 <__aeabi_fadd+0x1cc>
 80008d6:	e0aa      	b.n	8000a2e <__aeabi_fadd+0x322>
 80008d8:	2d00      	cmp	r5, #0
 80008da:	d100      	bne.n	80008de <__aeabi_fadd+0x1d2>
 80008dc:	e775      	b.n	80007ca <__aeabi_fadd+0xbe>
 80008de:	002a      	movs	r2, r5
 80008e0:	4452      	add	r2, sl
 80008e2:	2700      	movs	r7, #0
 80008e4:	0153      	lsls	r3, r2, #5
 80008e6:	d502      	bpl.n	80008ee <__aeabi_fadd+0x1e2>
 80008e8:	4b55      	ldr	r3, [pc, #340]	; (8000a40 <__aeabi_fadd+0x334>)
 80008ea:	3701      	adds	r7, #1
 80008ec:	401a      	ands	r2, r3
 80008ee:	0753      	lsls	r3, r2, #29
 80008f0:	d000      	beq.n	80008f4 <__aeabi_fadd+0x1e8>
 80008f2:	e75a      	b.n	80007aa <__aeabi_fadd+0x9e>
 80008f4:	08d2      	lsrs	r2, r2, #3
 80008f6:	e7df      	b.n	80008b8 <__aeabi_fadd+0x1ac>
 80008f8:	2200      	movs	r2, #0
 80008fa:	23ff      	movs	r3, #255	; 0xff
 80008fc:	4694      	mov	ip, r2
 80008fe:	e764      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000900:	2900      	cmp	r1, #0
 8000902:	d0e0      	beq.n	80008c6 <__aeabi_fadd+0x1ba>
 8000904:	1bf3      	subs	r3, r6, r7
 8000906:	2f00      	cmp	r7, #0
 8000908:	d03e      	beq.n	8000988 <__aeabi_fadd+0x27c>
 800090a:	2eff      	cmp	r6, #255	; 0xff
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x204>
 800090e:	e777      	b.n	8000800 <__aeabi_fadd+0xf4>
 8000910:	2280      	movs	r2, #128	; 0x80
 8000912:	0001      	movs	r1, r0
 8000914:	04d2      	lsls	r2, r2, #19
 8000916:	4311      	orrs	r1, r2
 8000918:	468a      	mov	sl, r1
 800091a:	2201      	movs	r2, #1
 800091c:	2b1b      	cmp	r3, #27
 800091e:	dc08      	bgt.n	8000932 <__aeabi_fadd+0x226>
 8000920:	4652      	mov	r2, sl
 8000922:	2120      	movs	r1, #32
 8000924:	4650      	mov	r0, sl
 8000926:	40da      	lsrs	r2, r3
 8000928:	1acb      	subs	r3, r1, r3
 800092a:	4098      	lsls	r0, r3
 800092c:	1e43      	subs	r3, r0, #1
 800092e:	4198      	sbcs	r0, r3
 8000930:	4302      	orrs	r2, r0
 8000932:	0037      	movs	r7, r6
 8000934:	1952      	adds	r2, r2, r5
 8000936:	e784      	b.n	8000842 <__aeabi_fadd+0x136>
 8000938:	4a41      	ldr	r2, [pc, #260]	; (8000a40 <__aeabi_fadd+0x334>)
 800093a:	1a3f      	subs	r7, r7, r0
 800093c:	4032      	ands	r2, r6
 800093e:	e732      	b.n	80007a6 <__aeabi_fadd+0x9a>
 8000940:	4653      	mov	r3, sl
 8000942:	1b5e      	subs	r6, r3, r5
 8000944:	0173      	lsls	r3, r6, #5
 8000946:	d42d      	bmi.n	80009a4 <__aeabi_fadd+0x298>
 8000948:	2e00      	cmp	r6, #0
 800094a:	d000      	beq.n	800094e <__aeabi_fadd+0x242>
 800094c:	e717      	b.n	800077e <__aeabi_fadd+0x72>
 800094e:	2200      	movs	r2, #0
 8000950:	2400      	movs	r4, #0
 8000952:	2300      	movs	r3, #0
 8000954:	4694      	mov	ip, r2
 8000956:	e738      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000958:	2eff      	cmp	r6, #255	; 0xff
 800095a:	d100      	bne.n	800095e <__aeabi_fadd+0x252>
 800095c:	e74f      	b.n	80007fe <__aeabi_fadd+0xf2>
 800095e:	2280      	movs	r2, #128	; 0x80
 8000960:	4650      	mov	r0, sl
 8000962:	04d2      	lsls	r2, r2, #19
 8000964:	4310      	orrs	r0, r2
 8000966:	4682      	mov	sl, r0
 8000968:	2201      	movs	r2, #1
 800096a:	2b1b      	cmp	r3, #27
 800096c:	dc08      	bgt.n	8000980 <__aeabi_fadd+0x274>
 800096e:	4652      	mov	r2, sl
 8000970:	2420      	movs	r4, #32
 8000972:	4650      	mov	r0, sl
 8000974:	40da      	lsrs	r2, r3
 8000976:	1ae3      	subs	r3, r4, r3
 8000978:	4098      	lsls	r0, r3
 800097a:	1e43      	subs	r3, r0, #1
 800097c:	4198      	sbcs	r0, r3
 800097e:	4302      	orrs	r2, r0
 8000980:	000c      	movs	r4, r1
 8000982:	0037      	movs	r7, r6
 8000984:	1aaa      	subs	r2, r5, r2
 8000986:	e6f5      	b.n	8000774 <__aeabi_fadd+0x68>
 8000988:	2800      	cmp	r0, #0
 800098a:	d093      	beq.n	80008b4 <__aeabi_fadd+0x1a8>
 800098c:	3b01      	subs	r3, #1
 800098e:	2b00      	cmp	r3, #0
 8000990:	d04f      	beq.n	8000a32 <__aeabi_fadd+0x326>
 8000992:	2eff      	cmp	r6, #255	; 0xff
 8000994:	d1c1      	bne.n	800091a <__aeabi_fadd+0x20e>
 8000996:	4642      	mov	r2, r8
 8000998:	e733      	b.n	8000802 <__aeabi_fadd+0xf6>
 800099a:	2fff      	cmp	r7, #255	; 0xff
 800099c:	d0ac      	beq.n	80008f8 <__aeabi_fadd+0x1ec>
 800099e:	4455      	add	r5, sl
 80009a0:	086a      	lsrs	r2, r5, #1
 80009a2:	e7a4      	b.n	80008ee <__aeabi_fadd+0x1e2>
 80009a4:	4653      	mov	r3, sl
 80009a6:	000c      	movs	r4, r1
 80009a8:	1aee      	subs	r6, r5, r3
 80009aa:	e6e8      	b.n	800077e <__aeabi_fadd+0x72>
 80009ac:	4653      	mov	r3, sl
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d128      	bne.n	8000a04 <__aeabi_fadd+0x2f8>
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fadd+0x2ac>
 80009b6:	e722      	b.n	80007fe <__aeabi_fadd+0xf2>
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	03db      	lsls	r3, r3, #15
 80009bc:	469c      	mov	ip, r3
 80009be:	2400      	movs	r4, #0
 80009c0:	23ff      	movs	r3, #255	; 0xff
 80009c2:	e702      	b.n	80007ca <__aeabi_fadd+0xbe>
 80009c4:	002a      	movs	r2, r5
 80009c6:	4452      	add	r2, sl
 80009c8:	e73b      	b.n	8000842 <__aeabi_fadd+0x136>
 80009ca:	4653      	mov	r3, sl
 80009cc:	1b5a      	subs	r2, r3, r5
 80009ce:	e6d1      	b.n	8000774 <__aeabi_fadd+0x68>
 80009d0:	2800      	cmp	r0, #0
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x2ca>
 80009d4:	e714      	b.n	8000800 <__aeabi_fadd+0xf4>
 80009d6:	2d00      	cmp	r5, #0
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x2d0>
 80009da:	e712      	b.n	8000802 <__aeabi_fadd+0xf6>
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	03db      	lsls	r3, r3, #15
 80009e0:	421a      	tst	r2, r3
 80009e2:	d100      	bne.n	80009e6 <__aeabi_fadd+0x2da>
 80009e4:	e70d      	b.n	8000802 <__aeabi_fadd+0xf6>
 80009e6:	4641      	mov	r1, r8
 80009e8:	4219      	tst	r1, r3
 80009ea:	d000      	beq.n	80009ee <__aeabi_fadd+0x2e2>
 80009ec:	e709      	b.n	8000802 <__aeabi_fadd+0xf6>
 80009ee:	4642      	mov	r2, r8
 80009f0:	e707      	b.n	8000802 <__aeabi_fadd+0xf6>
 80009f2:	000c      	movs	r4, r1
 80009f4:	0037      	movs	r7, r6
 80009f6:	1aaa      	subs	r2, r5, r2
 80009f8:	e6bc      	b.n	8000774 <__aeabi_fadd+0x68>
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d013      	beq.n	8000a26 <__aeabi_fadd+0x31a>
 80009fe:	000c      	movs	r4, r1
 8000a00:	46c4      	mov	ip, r8
 8000a02:	e6e2      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000a04:	2d00      	cmp	r5, #0
 8000a06:	d100      	bne.n	8000a0a <__aeabi_fadd+0x2fe>
 8000a08:	e6fb      	b.n	8000802 <__aeabi_fadd+0xf6>
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	03db      	lsls	r3, r3, #15
 8000a0e:	421a      	tst	r2, r3
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x308>
 8000a12:	e6f6      	b.n	8000802 <__aeabi_fadd+0xf6>
 8000a14:	4640      	mov	r0, r8
 8000a16:	4218      	tst	r0, r3
 8000a18:	d000      	beq.n	8000a1c <__aeabi_fadd+0x310>
 8000a1a:	e6f2      	b.n	8000802 <__aeabi_fadd+0xf6>
 8000a1c:	000c      	movs	r4, r1
 8000a1e:	e6ef      	b.n	8000800 <__aeabi_fadd+0xf4>
 8000a20:	2a00      	cmp	r2, #0
 8000a22:	d000      	beq.n	8000a26 <__aeabi_fadd+0x31a>
 8000a24:	e763      	b.n	80008ee <__aeabi_fadd+0x1e2>
 8000a26:	2200      	movs	r2, #0
 8000a28:	2400      	movs	r4, #0
 8000a2a:	4694      	mov	ip, r2
 8000a2c:	e6cd      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000a2e:	46c4      	mov	ip, r8
 8000a30:	e6cb      	b.n	80007ca <__aeabi_fadd+0xbe>
 8000a32:	002a      	movs	r2, r5
 8000a34:	0037      	movs	r7, r6
 8000a36:	4452      	add	r2, sl
 8000a38:	e703      	b.n	8000842 <__aeabi_fadd+0x136>
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	7dffffff 	.word	0x7dffffff
 8000a40:	fbffffff 	.word	0xfbffffff

08000a44 <__aeabi_fdiv>:
 8000a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a46:	464f      	mov	r7, r9
 8000a48:	4646      	mov	r6, r8
 8000a4a:	46d6      	mov	lr, sl
 8000a4c:	0245      	lsls	r5, r0, #9
 8000a4e:	b5c0      	push	{r6, r7, lr}
 8000a50:	0047      	lsls	r7, r0, #1
 8000a52:	1c0c      	adds	r4, r1, #0
 8000a54:	0a6d      	lsrs	r5, r5, #9
 8000a56:	0e3f      	lsrs	r7, r7, #24
 8000a58:	0fc6      	lsrs	r6, r0, #31
 8000a5a:	2f00      	cmp	r7, #0
 8000a5c:	d066      	beq.n	8000b2c <__aeabi_fdiv+0xe8>
 8000a5e:	2fff      	cmp	r7, #255	; 0xff
 8000a60:	d06c      	beq.n	8000b3c <__aeabi_fdiv+0xf8>
 8000a62:	2300      	movs	r3, #0
 8000a64:	00ea      	lsls	r2, r5, #3
 8000a66:	2580      	movs	r5, #128	; 0x80
 8000a68:	4699      	mov	r9, r3
 8000a6a:	469a      	mov	sl, r3
 8000a6c:	04ed      	lsls	r5, r5, #19
 8000a6e:	4315      	orrs	r5, r2
 8000a70:	3f7f      	subs	r7, #127	; 0x7f
 8000a72:	0260      	lsls	r0, r4, #9
 8000a74:	0061      	lsls	r1, r4, #1
 8000a76:	0a43      	lsrs	r3, r0, #9
 8000a78:	4698      	mov	r8, r3
 8000a7a:	0e09      	lsrs	r1, r1, #24
 8000a7c:	0fe4      	lsrs	r4, r4, #31
 8000a7e:	2900      	cmp	r1, #0
 8000a80:	d048      	beq.n	8000b14 <__aeabi_fdiv+0xd0>
 8000a82:	29ff      	cmp	r1, #255	; 0xff
 8000a84:	d010      	beq.n	8000aa8 <__aeabi_fdiv+0x64>
 8000a86:	2280      	movs	r2, #128	; 0x80
 8000a88:	00d8      	lsls	r0, r3, #3
 8000a8a:	04d2      	lsls	r2, r2, #19
 8000a8c:	4302      	orrs	r2, r0
 8000a8e:	4690      	mov	r8, r2
 8000a90:	2000      	movs	r0, #0
 8000a92:	397f      	subs	r1, #127	; 0x7f
 8000a94:	464a      	mov	r2, r9
 8000a96:	0033      	movs	r3, r6
 8000a98:	1a7f      	subs	r7, r7, r1
 8000a9a:	4302      	orrs	r2, r0
 8000a9c:	496c      	ldr	r1, [pc, #432]	; (8000c50 <__aeabi_fdiv+0x20c>)
 8000a9e:	0092      	lsls	r2, r2, #2
 8000aa0:	588a      	ldr	r2, [r1, r2]
 8000aa2:	4063      	eors	r3, r4
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	4697      	mov	pc, r2
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d16d      	bne.n	8000b88 <__aeabi_fdiv+0x144>
 8000aac:	2002      	movs	r0, #2
 8000aae:	3fff      	subs	r7, #255	; 0xff
 8000ab0:	e033      	b.n	8000b1a <__aeabi_fdiv+0xd6>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	4698      	mov	r8, r3
 8000ab6:	0026      	movs	r6, r4
 8000ab8:	4645      	mov	r5, r8
 8000aba:	4682      	mov	sl, r0
 8000abc:	4653      	mov	r3, sl
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_fdiv+0x80>
 8000ac2:	e07f      	b.n	8000bc4 <__aeabi_fdiv+0x180>
 8000ac4:	2b03      	cmp	r3, #3
 8000ac6:	d100      	bne.n	8000aca <__aeabi_fdiv+0x86>
 8000ac8:	e094      	b.n	8000bf4 <__aeabi_fdiv+0x1b0>
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d017      	beq.n	8000afe <__aeabi_fdiv+0xba>
 8000ace:	0038      	movs	r0, r7
 8000ad0:	307f      	adds	r0, #127	; 0x7f
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	dd5f      	ble.n	8000b96 <__aeabi_fdiv+0x152>
 8000ad6:	076b      	lsls	r3, r5, #29
 8000ad8:	d004      	beq.n	8000ae4 <__aeabi_fdiv+0xa0>
 8000ada:	230f      	movs	r3, #15
 8000adc:	402b      	ands	r3, r5
 8000ade:	2b04      	cmp	r3, #4
 8000ae0:	d000      	beq.n	8000ae4 <__aeabi_fdiv+0xa0>
 8000ae2:	3504      	adds	r5, #4
 8000ae4:	012b      	lsls	r3, r5, #4
 8000ae6:	d503      	bpl.n	8000af0 <__aeabi_fdiv+0xac>
 8000ae8:	0038      	movs	r0, r7
 8000aea:	4b5a      	ldr	r3, [pc, #360]	; (8000c54 <__aeabi_fdiv+0x210>)
 8000aec:	3080      	adds	r0, #128	; 0x80
 8000aee:	401d      	ands	r5, r3
 8000af0:	28fe      	cmp	r0, #254	; 0xfe
 8000af2:	dc67      	bgt.n	8000bc4 <__aeabi_fdiv+0x180>
 8000af4:	01ad      	lsls	r5, r5, #6
 8000af6:	0a6d      	lsrs	r5, r5, #9
 8000af8:	b2c0      	uxtb	r0, r0
 8000afa:	e002      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000afc:	001e      	movs	r6, r3
 8000afe:	2000      	movs	r0, #0
 8000b00:	2500      	movs	r5, #0
 8000b02:	05c0      	lsls	r0, r0, #23
 8000b04:	4328      	orrs	r0, r5
 8000b06:	07f6      	lsls	r6, r6, #31
 8000b08:	4330      	orrs	r0, r6
 8000b0a:	bce0      	pop	{r5, r6, r7}
 8000b0c:	46ba      	mov	sl, r7
 8000b0e:	46b1      	mov	r9, r6
 8000b10:	46a8      	mov	r8, r5
 8000b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d12b      	bne.n	8000b70 <__aeabi_fdiv+0x12c>
 8000b18:	2001      	movs	r0, #1
 8000b1a:	464a      	mov	r2, r9
 8000b1c:	0033      	movs	r3, r6
 8000b1e:	494e      	ldr	r1, [pc, #312]	; (8000c58 <__aeabi_fdiv+0x214>)
 8000b20:	4302      	orrs	r2, r0
 8000b22:	0092      	lsls	r2, r2, #2
 8000b24:	588a      	ldr	r2, [r1, r2]
 8000b26:	4063      	eors	r3, r4
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	4697      	mov	pc, r2
 8000b2c:	2d00      	cmp	r5, #0
 8000b2e:	d113      	bne.n	8000b58 <__aeabi_fdiv+0x114>
 8000b30:	2304      	movs	r3, #4
 8000b32:	4699      	mov	r9, r3
 8000b34:	3b03      	subs	r3, #3
 8000b36:	2700      	movs	r7, #0
 8000b38:	469a      	mov	sl, r3
 8000b3a:	e79a      	b.n	8000a72 <__aeabi_fdiv+0x2e>
 8000b3c:	2d00      	cmp	r5, #0
 8000b3e:	d105      	bne.n	8000b4c <__aeabi_fdiv+0x108>
 8000b40:	2308      	movs	r3, #8
 8000b42:	4699      	mov	r9, r3
 8000b44:	3b06      	subs	r3, #6
 8000b46:	27ff      	movs	r7, #255	; 0xff
 8000b48:	469a      	mov	sl, r3
 8000b4a:	e792      	b.n	8000a72 <__aeabi_fdiv+0x2e>
 8000b4c:	230c      	movs	r3, #12
 8000b4e:	4699      	mov	r9, r3
 8000b50:	3b09      	subs	r3, #9
 8000b52:	27ff      	movs	r7, #255	; 0xff
 8000b54:	469a      	mov	sl, r3
 8000b56:	e78c      	b.n	8000a72 <__aeabi_fdiv+0x2e>
 8000b58:	0028      	movs	r0, r5
 8000b5a:	f002 f903 	bl	8002d64 <__clzsi2>
 8000b5e:	2776      	movs	r7, #118	; 0x76
 8000b60:	1f43      	subs	r3, r0, #5
 8000b62:	409d      	lsls	r5, r3
 8000b64:	2300      	movs	r3, #0
 8000b66:	427f      	negs	r7, r7
 8000b68:	4699      	mov	r9, r3
 8000b6a:	469a      	mov	sl, r3
 8000b6c:	1a3f      	subs	r7, r7, r0
 8000b6e:	e780      	b.n	8000a72 <__aeabi_fdiv+0x2e>
 8000b70:	0018      	movs	r0, r3
 8000b72:	f002 f8f7 	bl	8002d64 <__clzsi2>
 8000b76:	4642      	mov	r2, r8
 8000b78:	1f43      	subs	r3, r0, #5
 8000b7a:	2176      	movs	r1, #118	; 0x76
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	4249      	negs	r1, r1
 8000b80:	1a09      	subs	r1, r1, r0
 8000b82:	4690      	mov	r8, r2
 8000b84:	2000      	movs	r0, #0
 8000b86:	e785      	b.n	8000a94 <__aeabi_fdiv+0x50>
 8000b88:	21ff      	movs	r1, #255	; 0xff
 8000b8a:	2003      	movs	r0, #3
 8000b8c:	e782      	b.n	8000a94 <__aeabi_fdiv+0x50>
 8000b8e:	001e      	movs	r6, r3
 8000b90:	20ff      	movs	r0, #255	; 0xff
 8000b92:	2500      	movs	r5, #0
 8000b94:	e7b5      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000b96:	2301      	movs	r3, #1
 8000b98:	1a1b      	subs	r3, r3, r0
 8000b9a:	2b1b      	cmp	r3, #27
 8000b9c:	dcaf      	bgt.n	8000afe <__aeabi_fdiv+0xba>
 8000b9e:	379e      	adds	r7, #158	; 0x9e
 8000ba0:	0029      	movs	r1, r5
 8000ba2:	40bd      	lsls	r5, r7
 8000ba4:	40d9      	lsrs	r1, r3
 8000ba6:	1e6a      	subs	r2, r5, #1
 8000ba8:	4195      	sbcs	r5, r2
 8000baa:	430d      	orrs	r5, r1
 8000bac:	076b      	lsls	r3, r5, #29
 8000bae:	d004      	beq.n	8000bba <__aeabi_fdiv+0x176>
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	402b      	ands	r3, r5
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d000      	beq.n	8000bba <__aeabi_fdiv+0x176>
 8000bb8:	3504      	adds	r5, #4
 8000bba:	016b      	lsls	r3, r5, #5
 8000bbc:	d544      	bpl.n	8000c48 <__aeabi_fdiv+0x204>
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	2500      	movs	r5, #0
 8000bc2:	e79e      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000bc4:	20ff      	movs	r0, #255	; 0xff
 8000bc6:	2500      	movs	r5, #0
 8000bc8:	e79b      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000bca:	2580      	movs	r5, #128	; 0x80
 8000bcc:	2600      	movs	r6, #0
 8000bce:	20ff      	movs	r0, #255	; 0xff
 8000bd0:	03ed      	lsls	r5, r5, #15
 8000bd2:	e796      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	2080      	movs	r0, #128	; 0x80
 8000bda:	03c0      	lsls	r0, r0, #15
 8000bdc:	4205      	tst	r5, r0
 8000bde:	d009      	beq.n	8000bf4 <__aeabi_fdiv+0x1b0>
 8000be0:	4643      	mov	r3, r8
 8000be2:	4203      	tst	r3, r0
 8000be4:	d106      	bne.n	8000bf4 <__aeabi_fdiv+0x1b0>
 8000be6:	4645      	mov	r5, r8
 8000be8:	4305      	orrs	r5, r0
 8000bea:	026d      	lsls	r5, r5, #9
 8000bec:	0026      	movs	r6, r4
 8000bee:	20ff      	movs	r0, #255	; 0xff
 8000bf0:	0a6d      	lsrs	r5, r5, #9
 8000bf2:	e786      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000bf4:	2080      	movs	r0, #128	; 0x80
 8000bf6:	03c0      	lsls	r0, r0, #15
 8000bf8:	4305      	orrs	r5, r0
 8000bfa:	026d      	lsls	r5, r5, #9
 8000bfc:	20ff      	movs	r0, #255	; 0xff
 8000bfe:	0a6d      	lsrs	r5, r5, #9
 8000c00:	e77f      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c02:	4641      	mov	r1, r8
 8000c04:	016a      	lsls	r2, r5, #5
 8000c06:	0148      	lsls	r0, r1, #5
 8000c08:	4282      	cmp	r2, r0
 8000c0a:	d219      	bcs.n	8000c40 <__aeabi_fdiv+0x1fc>
 8000c0c:	211b      	movs	r1, #27
 8000c0e:	2500      	movs	r5, #0
 8000c10:	3f01      	subs	r7, #1
 8000c12:	2601      	movs	r6, #1
 8000c14:	0014      	movs	r4, r2
 8000c16:	006d      	lsls	r5, r5, #1
 8000c18:	0052      	lsls	r2, r2, #1
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	db01      	blt.n	8000c22 <__aeabi_fdiv+0x1de>
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	d801      	bhi.n	8000c26 <__aeabi_fdiv+0x1e2>
 8000c22:	1a12      	subs	r2, r2, r0
 8000c24:	4335      	orrs	r5, r6
 8000c26:	3901      	subs	r1, #1
 8000c28:	2900      	cmp	r1, #0
 8000c2a:	d1f3      	bne.n	8000c14 <__aeabi_fdiv+0x1d0>
 8000c2c:	1e50      	subs	r0, r2, #1
 8000c2e:	4182      	sbcs	r2, r0
 8000c30:	0038      	movs	r0, r7
 8000c32:	307f      	adds	r0, #127	; 0x7f
 8000c34:	001e      	movs	r6, r3
 8000c36:	4315      	orrs	r5, r2
 8000c38:	2800      	cmp	r0, #0
 8000c3a:	dd00      	ble.n	8000c3e <__aeabi_fdiv+0x1fa>
 8000c3c:	e74b      	b.n	8000ad6 <__aeabi_fdiv+0x92>
 8000c3e:	e7aa      	b.n	8000b96 <__aeabi_fdiv+0x152>
 8000c40:	211a      	movs	r1, #26
 8000c42:	2501      	movs	r5, #1
 8000c44:	1a12      	subs	r2, r2, r0
 8000c46:	e7e4      	b.n	8000c12 <__aeabi_fdiv+0x1ce>
 8000c48:	01ad      	lsls	r5, r5, #6
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	0a6d      	lsrs	r5, r5, #9
 8000c4e:	e758      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c50:	0800c3d8 	.word	0x0800c3d8
 8000c54:	f7ffffff 	.word	0xf7ffffff
 8000c58:	0800c418 	.word	0x0800c418

08000c5c <__aeabi_fmul>:
 8000c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c5e:	4657      	mov	r7, sl
 8000c60:	464e      	mov	r6, r9
 8000c62:	4645      	mov	r5, r8
 8000c64:	46de      	mov	lr, fp
 8000c66:	0244      	lsls	r4, r0, #9
 8000c68:	b5e0      	push	{r5, r6, r7, lr}
 8000c6a:	0045      	lsls	r5, r0, #1
 8000c6c:	1c0f      	adds	r7, r1, #0
 8000c6e:	0a64      	lsrs	r4, r4, #9
 8000c70:	0e2d      	lsrs	r5, r5, #24
 8000c72:	0fc6      	lsrs	r6, r0, #31
 8000c74:	2d00      	cmp	r5, #0
 8000c76:	d047      	beq.n	8000d08 <__aeabi_fmul+0xac>
 8000c78:	2dff      	cmp	r5, #255	; 0xff
 8000c7a:	d04d      	beq.n	8000d18 <__aeabi_fmul+0xbc>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2080      	movs	r0, #128	; 0x80
 8000c80:	469a      	mov	sl, r3
 8000c82:	469b      	mov	fp, r3
 8000c84:	00e4      	lsls	r4, r4, #3
 8000c86:	04c0      	lsls	r0, r0, #19
 8000c88:	4304      	orrs	r4, r0
 8000c8a:	3d7f      	subs	r5, #127	; 0x7f
 8000c8c:	0278      	lsls	r0, r7, #9
 8000c8e:	0a43      	lsrs	r3, r0, #9
 8000c90:	4699      	mov	r9, r3
 8000c92:	007a      	lsls	r2, r7, #1
 8000c94:	0ffb      	lsrs	r3, r7, #31
 8000c96:	4698      	mov	r8, r3
 8000c98:	0e12      	lsrs	r2, r2, #24
 8000c9a:	464b      	mov	r3, r9
 8000c9c:	d044      	beq.n	8000d28 <__aeabi_fmul+0xcc>
 8000c9e:	2aff      	cmp	r2, #255	; 0xff
 8000ca0:	d011      	beq.n	8000cc6 <__aeabi_fmul+0x6a>
 8000ca2:	00d8      	lsls	r0, r3, #3
 8000ca4:	2380      	movs	r3, #128	; 0x80
 8000ca6:	04db      	lsls	r3, r3, #19
 8000ca8:	4303      	orrs	r3, r0
 8000caa:	4699      	mov	r9, r3
 8000cac:	2000      	movs	r0, #0
 8000cae:	3a7f      	subs	r2, #127	; 0x7f
 8000cb0:	18ad      	adds	r5, r5, r2
 8000cb2:	4647      	mov	r7, r8
 8000cb4:	4653      	mov	r3, sl
 8000cb6:	4077      	eors	r7, r6
 8000cb8:	1c69      	adds	r1, r5, #1
 8000cba:	2b0f      	cmp	r3, #15
 8000cbc:	d83f      	bhi.n	8000d3e <__aeabi_fmul+0xe2>
 8000cbe:	4a72      	ldr	r2, [pc, #456]	; (8000e88 <__aeabi_fmul+0x22c>)
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	58d3      	ldr	r3, [r2, r3]
 8000cc4:	469f      	mov	pc, r3
 8000cc6:	35ff      	adds	r5, #255	; 0xff
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d000      	beq.n	8000cce <__aeabi_fmul+0x72>
 8000ccc:	e079      	b.n	8000dc2 <__aeabi_fmul+0x166>
 8000cce:	4652      	mov	r2, sl
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	431a      	orrs	r2, r3
 8000cd4:	4692      	mov	sl, r2
 8000cd6:	2002      	movs	r0, #2
 8000cd8:	e7eb      	b.n	8000cb2 <__aeabi_fmul+0x56>
 8000cda:	4647      	mov	r7, r8
 8000cdc:	464c      	mov	r4, r9
 8000cde:	4683      	mov	fp, r0
 8000ce0:	465b      	mov	r3, fp
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d028      	beq.n	8000d38 <__aeabi_fmul+0xdc>
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fmul+0x90>
 8000cea:	e0c6      	b.n	8000e7a <__aeabi_fmul+0x21e>
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d14f      	bne.n	8000d90 <__aeabi_fmul+0x134>
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	2400      	movs	r4, #0
 8000cf4:	05c0      	lsls	r0, r0, #23
 8000cf6:	07ff      	lsls	r7, r7, #31
 8000cf8:	4320      	orrs	r0, r4
 8000cfa:	4338      	orrs	r0, r7
 8000cfc:	bcf0      	pop	{r4, r5, r6, r7}
 8000cfe:	46bb      	mov	fp, r7
 8000d00:	46b2      	mov	sl, r6
 8000d02:	46a9      	mov	r9, r5
 8000d04:	46a0      	mov	r8, r4
 8000d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d08:	2c00      	cmp	r4, #0
 8000d0a:	d171      	bne.n	8000df0 <__aeabi_fmul+0x194>
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	469a      	mov	sl, r3
 8000d10:	3b03      	subs	r3, #3
 8000d12:	2500      	movs	r5, #0
 8000d14:	469b      	mov	fp, r3
 8000d16:	e7b9      	b.n	8000c8c <__aeabi_fmul+0x30>
 8000d18:	2c00      	cmp	r4, #0
 8000d1a:	d163      	bne.n	8000de4 <__aeabi_fmul+0x188>
 8000d1c:	2308      	movs	r3, #8
 8000d1e:	469a      	mov	sl, r3
 8000d20:	3b06      	subs	r3, #6
 8000d22:	25ff      	movs	r5, #255	; 0xff
 8000d24:	469b      	mov	fp, r3
 8000d26:	e7b1      	b.n	8000c8c <__aeabi_fmul+0x30>
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d150      	bne.n	8000dce <__aeabi_fmul+0x172>
 8000d2c:	4652      	mov	r2, sl
 8000d2e:	3301      	adds	r3, #1
 8000d30:	431a      	orrs	r2, r3
 8000d32:	4692      	mov	sl, r2
 8000d34:	2001      	movs	r0, #1
 8000d36:	e7bc      	b.n	8000cb2 <__aeabi_fmul+0x56>
 8000d38:	20ff      	movs	r0, #255	; 0xff
 8000d3a:	2400      	movs	r4, #0
 8000d3c:	e7da      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000d3e:	4648      	mov	r0, r9
 8000d40:	0c26      	lsrs	r6, r4, #16
 8000d42:	0424      	lsls	r4, r4, #16
 8000d44:	0c22      	lsrs	r2, r4, #16
 8000d46:	0404      	lsls	r4, r0, #16
 8000d48:	0c24      	lsrs	r4, r4, #16
 8000d4a:	464b      	mov	r3, r9
 8000d4c:	0020      	movs	r0, r4
 8000d4e:	0c1b      	lsrs	r3, r3, #16
 8000d50:	4350      	muls	r0, r2
 8000d52:	4374      	muls	r4, r6
 8000d54:	435a      	muls	r2, r3
 8000d56:	435e      	muls	r6, r3
 8000d58:	1912      	adds	r2, r2, r4
 8000d5a:	0c03      	lsrs	r3, r0, #16
 8000d5c:	189b      	adds	r3, r3, r2
 8000d5e:	429c      	cmp	r4, r3
 8000d60:	d903      	bls.n	8000d6a <__aeabi_fmul+0x10e>
 8000d62:	2280      	movs	r2, #128	; 0x80
 8000d64:	0252      	lsls	r2, r2, #9
 8000d66:	4694      	mov	ip, r2
 8000d68:	4466      	add	r6, ip
 8000d6a:	0400      	lsls	r0, r0, #16
 8000d6c:	041a      	lsls	r2, r3, #16
 8000d6e:	0c00      	lsrs	r0, r0, #16
 8000d70:	1812      	adds	r2, r2, r0
 8000d72:	0194      	lsls	r4, r2, #6
 8000d74:	1e60      	subs	r0, r4, #1
 8000d76:	4184      	sbcs	r4, r0
 8000d78:	0c1b      	lsrs	r3, r3, #16
 8000d7a:	0e92      	lsrs	r2, r2, #26
 8000d7c:	199b      	adds	r3, r3, r6
 8000d7e:	4314      	orrs	r4, r2
 8000d80:	019b      	lsls	r3, r3, #6
 8000d82:	431c      	orrs	r4, r3
 8000d84:	011b      	lsls	r3, r3, #4
 8000d86:	d572      	bpl.n	8000e6e <__aeabi_fmul+0x212>
 8000d88:	2001      	movs	r0, #1
 8000d8a:	0863      	lsrs	r3, r4, #1
 8000d8c:	4004      	ands	r4, r0
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	0008      	movs	r0, r1
 8000d92:	307f      	adds	r0, #127	; 0x7f
 8000d94:	2800      	cmp	r0, #0
 8000d96:	dd3c      	ble.n	8000e12 <__aeabi_fmul+0x1b6>
 8000d98:	0763      	lsls	r3, r4, #29
 8000d9a:	d004      	beq.n	8000da6 <__aeabi_fmul+0x14a>
 8000d9c:	230f      	movs	r3, #15
 8000d9e:	4023      	ands	r3, r4
 8000da0:	2b04      	cmp	r3, #4
 8000da2:	d000      	beq.n	8000da6 <__aeabi_fmul+0x14a>
 8000da4:	3404      	adds	r4, #4
 8000da6:	0123      	lsls	r3, r4, #4
 8000da8:	d503      	bpl.n	8000db2 <__aeabi_fmul+0x156>
 8000daa:	3180      	adds	r1, #128	; 0x80
 8000dac:	0008      	movs	r0, r1
 8000dae:	4b37      	ldr	r3, [pc, #220]	; (8000e8c <__aeabi_fmul+0x230>)
 8000db0:	401c      	ands	r4, r3
 8000db2:	28fe      	cmp	r0, #254	; 0xfe
 8000db4:	dcc0      	bgt.n	8000d38 <__aeabi_fmul+0xdc>
 8000db6:	01a4      	lsls	r4, r4, #6
 8000db8:	0a64      	lsrs	r4, r4, #9
 8000dba:	b2c0      	uxtb	r0, r0
 8000dbc:	e79a      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000dbe:	0037      	movs	r7, r6
 8000dc0:	e78e      	b.n	8000ce0 <__aeabi_fmul+0x84>
 8000dc2:	4652      	mov	r2, sl
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	431a      	orrs	r2, r3
 8000dc8:	4692      	mov	sl, r2
 8000dca:	2003      	movs	r0, #3
 8000dcc:	e771      	b.n	8000cb2 <__aeabi_fmul+0x56>
 8000dce:	4648      	mov	r0, r9
 8000dd0:	f001 ffc8 	bl	8002d64 <__clzsi2>
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	1f43      	subs	r3, r0, #5
 8000dd8:	409a      	lsls	r2, r3
 8000dda:	1a2d      	subs	r5, r5, r0
 8000ddc:	4691      	mov	r9, r2
 8000dde:	2000      	movs	r0, #0
 8000de0:	3d76      	subs	r5, #118	; 0x76
 8000de2:	e766      	b.n	8000cb2 <__aeabi_fmul+0x56>
 8000de4:	230c      	movs	r3, #12
 8000de6:	469a      	mov	sl, r3
 8000de8:	3b09      	subs	r3, #9
 8000dea:	25ff      	movs	r5, #255	; 0xff
 8000dec:	469b      	mov	fp, r3
 8000dee:	e74d      	b.n	8000c8c <__aeabi_fmul+0x30>
 8000df0:	0020      	movs	r0, r4
 8000df2:	f001 ffb7 	bl	8002d64 <__clzsi2>
 8000df6:	2576      	movs	r5, #118	; 0x76
 8000df8:	1f43      	subs	r3, r0, #5
 8000dfa:	409c      	lsls	r4, r3
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	426d      	negs	r5, r5
 8000e00:	469a      	mov	sl, r3
 8000e02:	469b      	mov	fp, r3
 8000e04:	1a2d      	subs	r5, r5, r0
 8000e06:	e741      	b.n	8000c8c <__aeabi_fmul+0x30>
 8000e08:	2480      	movs	r4, #128	; 0x80
 8000e0a:	2700      	movs	r7, #0
 8000e0c:	20ff      	movs	r0, #255	; 0xff
 8000e0e:	03e4      	lsls	r4, r4, #15
 8000e10:	e770      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e12:	2301      	movs	r3, #1
 8000e14:	1a1b      	subs	r3, r3, r0
 8000e16:	2b1b      	cmp	r3, #27
 8000e18:	dd00      	ble.n	8000e1c <__aeabi_fmul+0x1c0>
 8000e1a:	e769      	b.n	8000cf0 <__aeabi_fmul+0x94>
 8000e1c:	319e      	adds	r1, #158	; 0x9e
 8000e1e:	0020      	movs	r0, r4
 8000e20:	408c      	lsls	r4, r1
 8000e22:	40d8      	lsrs	r0, r3
 8000e24:	1e63      	subs	r3, r4, #1
 8000e26:	419c      	sbcs	r4, r3
 8000e28:	4304      	orrs	r4, r0
 8000e2a:	0763      	lsls	r3, r4, #29
 8000e2c:	d004      	beq.n	8000e38 <__aeabi_fmul+0x1dc>
 8000e2e:	230f      	movs	r3, #15
 8000e30:	4023      	ands	r3, r4
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d000      	beq.n	8000e38 <__aeabi_fmul+0x1dc>
 8000e36:	3404      	adds	r4, #4
 8000e38:	0163      	lsls	r3, r4, #5
 8000e3a:	d51a      	bpl.n	8000e72 <__aeabi_fmul+0x216>
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	2400      	movs	r4, #0
 8000e40:	e758      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e42:	2080      	movs	r0, #128	; 0x80
 8000e44:	03c0      	lsls	r0, r0, #15
 8000e46:	4204      	tst	r4, r0
 8000e48:	d009      	beq.n	8000e5e <__aeabi_fmul+0x202>
 8000e4a:	464b      	mov	r3, r9
 8000e4c:	4203      	tst	r3, r0
 8000e4e:	d106      	bne.n	8000e5e <__aeabi_fmul+0x202>
 8000e50:	464c      	mov	r4, r9
 8000e52:	4304      	orrs	r4, r0
 8000e54:	0264      	lsls	r4, r4, #9
 8000e56:	4647      	mov	r7, r8
 8000e58:	20ff      	movs	r0, #255	; 0xff
 8000e5a:	0a64      	lsrs	r4, r4, #9
 8000e5c:	e74a      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e5e:	2080      	movs	r0, #128	; 0x80
 8000e60:	03c0      	lsls	r0, r0, #15
 8000e62:	4304      	orrs	r4, r0
 8000e64:	0264      	lsls	r4, r4, #9
 8000e66:	0037      	movs	r7, r6
 8000e68:	20ff      	movs	r0, #255	; 0xff
 8000e6a:	0a64      	lsrs	r4, r4, #9
 8000e6c:	e742      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e6e:	0029      	movs	r1, r5
 8000e70:	e78e      	b.n	8000d90 <__aeabi_fmul+0x134>
 8000e72:	01a4      	lsls	r4, r4, #6
 8000e74:	2000      	movs	r0, #0
 8000e76:	0a64      	lsrs	r4, r4, #9
 8000e78:	e73c      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e7a:	2080      	movs	r0, #128	; 0x80
 8000e7c:	03c0      	lsls	r0, r0, #15
 8000e7e:	4304      	orrs	r4, r0
 8000e80:	0264      	lsls	r4, r4, #9
 8000e82:	20ff      	movs	r0, #255	; 0xff
 8000e84:	0a64      	lsrs	r4, r4, #9
 8000e86:	e735      	b.n	8000cf4 <__aeabi_fmul+0x98>
 8000e88:	0800c458 	.word	0x0800c458
 8000e8c:	f7ffffff 	.word	0xf7ffffff

08000e90 <__aeabi_i2f>:
 8000e90:	b570      	push	{r4, r5, r6, lr}
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d013      	beq.n	8000ebe <__aeabi_i2f+0x2e>
 8000e96:	17c3      	asrs	r3, r0, #31
 8000e98:	18c5      	adds	r5, r0, r3
 8000e9a:	405d      	eors	r5, r3
 8000e9c:	0fc4      	lsrs	r4, r0, #31
 8000e9e:	0028      	movs	r0, r5
 8000ea0:	f001 ff60 	bl	8002d64 <__clzsi2>
 8000ea4:	239e      	movs	r3, #158	; 0x9e
 8000ea6:	0001      	movs	r1, r0
 8000ea8:	1a1b      	subs	r3, r3, r0
 8000eaa:	2b96      	cmp	r3, #150	; 0x96
 8000eac:	dc0f      	bgt.n	8000ece <__aeabi_i2f+0x3e>
 8000eae:	2808      	cmp	r0, #8
 8000eb0:	dd01      	ble.n	8000eb6 <__aeabi_i2f+0x26>
 8000eb2:	3908      	subs	r1, #8
 8000eb4:	408d      	lsls	r5, r1
 8000eb6:	026d      	lsls	r5, r5, #9
 8000eb8:	0a6d      	lsrs	r5, r5, #9
 8000eba:	b2d8      	uxtb	r0, r3
 8000ebc:	e002      	b.n	8000ec4 <__aeabi_i2f+0x34>
 8000ebe:	2400      	movs	r4, #0
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	2500      	movs	r5, #0
 8000ec4:	05c0      	lsls	r0, r0, #23
 8000ec6:	4328      	orrs	r0, r5
 8000ec8:	07e4      	lsls	r4, r4, #31
 8000eca:	4320      	orrs	r0, r4
 8000ecc:	bd70      	pop	{r4, r5, r6, pc}
 8000ece:	2b99      	cmp	r3, #153	; 0x99
 8000ed0:	dd0b      	ble.n	8000eea <__aeabi_i2f+0x5a>
 8000ed2:	2205      	movs	r2, #5
 8000ed4:	002e      	movs	r6, r5
 8000ed6:	1a12      	subs	r2, r2, r0
 8000ed8:	40d6      	lsrs	r6, r2
 8000eda:	0002      	movs	r2, r0
 8000edc:	321b      	adds	r2, #27
 8000ede:	4095      	lsls	r5, r2
 8000ee0:	0028      	movs	r0, r5
 8000ee2:	1e45      	subs	r5, r0, #1
 8000ee4:	41a8      	sbcs	r0, r5
 8000ee6:	0035      	movs	r5, r6
 8000ee8:	4305      	orrs	r5, r0
 8000eea:	2905      	cmp	r1, #5
 8000eec:	dd01      	ble.n	8000ef2 <__aeabi_i2f+0x62>
 8000eee:	1f4a      	subs	r2, r1, #5
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	002a      	movs	r2, r5
 8000ef4:	4e08      	ldr	r6, [pc, #32]	; (8000f18 <__aeabi_i2f+0x88>)
 8000ef6:	4032      	ands	r2, r6
 8000ef8:	0768      	lsls	r0, r5, #29
 8000efa:	d009      	beq.n	8000f10 <__aeabi_i2f+0x80>
 8000efc:	200f      	movs	r0, #15
 8000efe:	4028      	ands	r0, r5
 8000f00:	2804      	cmp	r0, #4
 8000f02:	d005      	beq.n	8000f10 <__aeabi_i2f+0x80>
 8000f04:	3204      	adds	r2, #4
 8000f06:	0150      	lsls	r0, r2, #5
 8000f08:	d502      	bpl.n	8000f10 <__aeabi_i2f+0x80>
 8000f0a:	239f      	movs	r3, #159	; 0x9f
 8000f0c:	4032      	ands	r2, r6
 8000f0e:	1a5b      	subs	r3, r3, r1
 8000f10:	0192      	lsls	r2, r2, #6
 8000f12:	0a55      	lsrs	r5, r2, #9
 8000f14:	b2d8      	uxtb	r0, r3
 8000f16:	e7d5      	b.n	8000ec4 <__aeabi_i2f+0x34>
 8000f18:	fbffffff 	.word	0xfbffffff

08000f1c <__aeabi_ui2f>:
 8000f1c:	b570      	push	{r4, r5, r6, lr}
 8000f1e:	1e05      	subs	r5, r0, #0
 8000f20:	d00e      	beq.n	8000f40 <__aeabi_ui2f+0x24>
 8000f22:	f001 ff1f 	bl	8002d64 <__clzsi2>
 8000f26:	239e      	movs	r3, #158	; 0x9e
 8000f28:	0004      	movs	r4, r0
 8000f2a:	1a1b      	subs	r3, r3, r0
 8000f2c:	2b96      	cmp	r3, #150	; 0x96
 8000f2e:	dc0c      	bgt.n	8000f4a <__aeabi_ui2f+0x2e>
 8000f30:	2808      	cmp	r0, #8
 8000f32:	dd01      	ble.n	8000f38 <__aeabi_ui2f+0x1c>
 8000f34:	3c08      	subs	r4, #8
 8000f36:	40a5      	lsls	r5, r4
 8000f38:	026d      	lsls	r5, r5, #9
 8000f3a:	0a6d      	lsrs	r5, r5, #9
 8000f3c:	b2d8      	uxtb	r0, r3
 8000f3e:	e001      	b.n	8000f44 <__aeabi_ui2f+0x28>
 8000f40:	2000      	movs	r0, #0
 8000f42:	2500      	movs	r5, #0
 8000f44:	05c0      	lsls	r0, r0, #23
 8000f46:	4328      	orrs	r0, r5
 8000f48:	bd70      	pop	{r4, r5, r6, pc}
 8000f4a:	2b99      	cmp	r3, #153	; 0x99
 8000f4c:	dd09      	ble.n	8000f62 <__aeabi_ui2f+0x46>
 8000f4e:	0002      	movs	r2, r0
 8000f50:	0029      	movs	r1, r5
 8000f52:	321b      	adds	r2, #27
 8000f54:	4091      	lsls	r1, r2
 8000f56:	1e4a      	subs	r2, r1, #1
 8000f58:	4191      	sbcs	r1, r2
 8000f5a:	2205      	movs	r2, #5
 8000f5c:	1a12      	subs	r2, r2, r0
 8000f5e:	40d5      	lsrs	r5, r2
 8000f60:	430d      	orrs	r5, r1
 8000f62:	2c05      	cmp	r4, #5
 8000f64:	dd01      	ble.n	8000f6a <__aeabi_ui2f+0x4e>
 8000f66:	1f62      	subs	r2, r4, #5
 8000f68:	4095      	lsls	r5, r2
 8000f6a:	0029      	movs	r1, r5
 8000f6c:	4e08      	ldr	r6, [pc, #32]	; (8000f90 <__aeabi_ui2f+0x74>)
 8000f6e:	4031      	ands	r1, r6
 8000f70:	076a      	lsls	r2, r5, #29
 8000f72:	d009      	beq.n	8000f88 <__aeabi_ui2f+0x6c>
 8000f74:	200f      	movs	r0, #15
 8000f76:	4028      	ands	r0, r5
 8000f78:	2804      	cmp	r0, #4
 8000f7a:	d005      	beq.n	8000f88 <__aeabi_ui2f+0x6c>
 8000f7c:	3104      	adds	r1, #4
 8000f7e:	014a      	lsls	r2, r1, #5
 8000f80:	d502      	bpl.n	8000f88 <__aeabi_ui2f+0x6c>
 8000f82:	239f      	movs	r3, #159	; 0x9f
 8000f84:	4031      	ands	r1, r6
 8000f86:	1b1b      	subs	r3, r3, r4
 8000f88:	0189      	lsls	r1, r1, #6
 8000f8a:	0a4d      	lsrs	r5, r1, #9
 8000f8c:	b2d8      	uxtb	r0, r3
 8000f8e:	e7d9      	b.n	8000f44 <__aeabi_ui2f+0x28>
 8000f90:	fbffffff 	.word	0xfbffffff

08000f94 <__aeabi_dadd>:
 8000f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f96:	464f      	mov	r7, r9
 8000f98:	46d6      	mov	lr, sl
 8000f9a:	4646      	mov	r6, r8
 8000f9c:	000d      	movs	r5, r1
 8000f9e:	0001      	movs	r1, r0
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	b5c0      	push	{r6, r7, lr}
 8000fa4:	0017      	movs	r7, r2
 8000fa6:	032b      	lsls	r3, r5, #12
 8000fa8:	0a5a      	lsrs	r2, r3, #9
 8000faa:	0f4b      	lsrs	r3, r1, #29
 8000fac:	4313      	orrs	r3, r2
 8000fae:	00ca      	lsls	r2, r1, #3
 8000fb0:	4691      	mov	r9, r2
 8000fb2:	0302      	lsls	r2, r0, #12
 8000fb4:	006e      	lsls	r6, r5, #1
 8000fb6:	0041      	lsls	r1, r0, #1
 8000fb8:	0a52      	lsrs	r2, r2, #9
 8000fba:	0fec      	lsrs	r4, r5, #31
 8000fbc:	0f7d      	lsrs	r5, r7, #29
 8000fbe:	4315      	orrs	r5, r2
 8000fc0:	0d76      	lsrs	r6, r6, #21
 8000fc2:	0d49      	lsrs	r1, r1, #21
 8000fc4:	0fc0      	lsrs	r0, r0, #31
 8000fc6:	4682      	mov	sl, r0
 8000fc8:	46ac      	mov	ip, r5
 8000fca:	00ff      	lsls	r7, r7, #3
 8000fcc:	1a72      	subs	r2, r6, r1
 8000fce:	4284      	cmp	r4, r0
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dadd+0x40>
 8000fd2:	e098      	b.n	8001106 <__aeabi_dadd+0x172>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	dc00      	bgt.n	8000fda <__aeabi_dadd+0x46>
 8000fd8:	e081      	b.n	80010de <__aeabi_dadd+0x14a>
 8000fda:	2900      	cmp	r1, #0
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_dadd+0x4c>
 8000fde:	e0b6      	b.n	800114e <__aeabi_dadd+0x1ba>
 8000fe0:	49c9      	ldr	r1, [pc, #804]	; (8001308 <__aeabi_dadd+0x374>)
 8000fe2:	428e      	cmp	r6, r1
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_dadd+0x54>
 8000fe6:	e172      	b.n	80012ce <__aeabi_dadd+0x33a>
 8000fe8:	2180      	movs	r1, #128	; 0x80
 8000fea:	0028      	movs	r0, r5
 8000fec:	0409      	lsls	r1, r1, #16
 8000fee:	4308      	orrs	r0, r1
 8000ff0:	4684      	mov	ip, r0
 8000ff2:	2a38      	cmp	r2, #56	; 0x38
 8000ff4:	dd00      	ble.n	8000ff8 <__aeabi_dadd+0x64>
 8000ff6:	e15e      	b.n	80012b6 <__aeabi_dadd+0x322>
 8000ff8:	2a1f      	cmp	r2, #31
 8000ffa:	dd00      	ble.n	8000ffe <__aeabi_dadd+0x6a>
 8000ffc:	e1ee      	b.n	80013dc <__aeabi_dadd+0x448>
 8000ffe:	2020      	movs	r0, #32
 8001000:	0039      	movs	r1, r7
 8001002:	4665      	mov	r5, ip
 8001004:	1a80      	subs	r0, r0, r2
 8001006:	4087      	lsls	r7, r0
 8001008:	40d1      	lsrs	r1, r2
 800100a:	4085      	lsls	r5, r0
 800100c:	430d      	orrs	r5, r1
 800100e:	0039      	movs	r1, r7
 8001010:	1e4f      	subs	r7, r1, #1
 8001012:	41b9      	sbcs	r1, r7
 8001014:	4667      	mov	r7, ip
 8001016:	40d7      	lsrs	r7, r2
 8001018:	4329      	orrs	r1, r5
 800101a:	1bdb      	subs	r3, r3, r7
 800101c:	464a      	mov	r2, r9
 800101e:	1a55      	subs	r5, r2, r1
 8001020:	45a9      	cmp	r9, r5
 8001022:	4189      	sbcs	r1, r1
 8001024:	4249      	negs	r1, r1
 8001026:	1a5b      	subs	r3, r3, r1
 8001028:	4698      	mov	r8, r3
 800102a:	4643      	mov	r3, r8
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	d400      	bmi.n	8001032 <__aeabi_dadd+0x9e>
 8001030:	e0cc      	b.n	80011cc <__aeabi_dadd+0x238>
 8001032:	4643      	mov	r3, r8
 8001034:	025b      	lsls	r3, r3, #9
 8001036:	0a5b      	lsrs	r3, r3, #9
 8001038:	4698      	mov	r8, r3
 800103a:	4643      	mov	r3, r8
 800103c:	2b00      	cmp	r3, #0
 800103e:	d100      	bne.n	8001042 <__aeabi_dadd+0xae>
 8001040:	e12c      	b.n	800129c <__aeabi_dadd+0x308>
 8001042:	4640      	mov	r0, r8
 8001044:	f001 fe8e 	bl	8002d64 <__clzsi2>
 8001048:	0001      	movs	r1, r0
 800104a:	3908      	subs	r1, #8
 800104c:	2220      	movs	r2, #32
 800104e:	0028      	movs	r0, r5
 8001050:	4643      	mov	r3, r8
 8001052:	1a52      	subs	r2, r2, r1
 8001054:	408b      	lsls	r3, r1
 8001056:	40d0      	lsrs	r0, r2
 8001058:	408d      	lsls	r5, r1
 800105a:	4303      	orrs	r3, r0
 800105c:	428e      	cmp	r6, r1
 800105e:	dd00      	ble.n	8001062 <__aeabi_dadd+0xce>
 8001060:	e117      	b.n	8001292 <__aeabi_dadd+0x2fe>
 8001062:	1b8e      	subs	r6, r1, r6
 8001064:	1c72      	adds	r2, r6, #1
 8001066:	2a1f      	cmp	r2, #31
 8001068:	dd00      	ble.n	800106c <__aeabi_dadd+0xd8>
 800106a:	e1a7      	b.n	80013bc <__aeabi_dadd+0x428>
 800106c:	2120      	movs	r1, #32
 800106e:	0018      	movs	r0, r3
 8001070:	002e      	movs	r6, r5
 8001072:	1a89      	subs	r1, r1, r2
 8001074:	408d      	lsls	r5, r1
 8001076:	4088      	lsls	r0, r1
 8001078:	40d6      	lsrs	r6, r2
 800107a:	40d3      	lsrs	r3, r2
 800107c:	1e69      	subs	r1, r5, #1
 800107e:	418d      	sbcs	r5, r1
 8001080:	4330      	orrs	r0, r6
 8001082:	4698      	mov	r8, r3
 8001084:	2600      	movs	r6, #0
 8001086:	4305      	orrs	r5, r0
 8001088:	076b      	lsls	r3, r5, #29
 800108a:	d009      	beq.n	80010a0 <__aeabi_dadd+0x10c>
 800108c:	230f      	movs	r3, #15
 800108e:	402b      	ands	r3, r5
 8001090:	2b04      	cmp	r3, #4
 8001092:	d005      	beq.n	80010a0 <__aeabi_dadd+0x10c>
 8001094:	1d2b      	adds	r3, r5, #4
 8001096:	42ab      	cmp	r3, r5
 8001098:	41ad      	sbcs	r5, r5
 800109a:	426d      	negs	r5, r5
 800109c:	44a8      	add	r8, r5
 800109e:	001d      	movs	r5, r3
 80010a0:	4643      	mov	r3, r8
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	d400      	bmi.n	80010a8 <__aeabi_dadd+0x114>
 80010a6:	e094      	b.n	80011d2 <__aeabi_dadd+0x23e>
 80010a8:	4b97      	ldr	r3, [pc, #604]	; (8001308 <__aeabi_dadd+0x374>)
 80010aa:	1c72      	adds	r2, r6, #1
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d100      	bne.n	80010b2 <__aeabi_dadd+0x11e>
 80010b0:	e09d      	b.n	80011ee <__aeabi_dadd+0x25a>
 80010b2:	4641      	mov	r1, r8
 80010b4:	4b95      	ldr	r3, [pc, #596]	; (800130c <__aeabi_dadd+0x378>)
 80010b6:	08ed      	lsrs	r5, r5, #3
 80010b8:	4019      	ands	r1, r3
 80010ba:	000b      	movs	r3, r1
 80010bc:	0552      	lsls	r2, r2, #21
 80010be:	0749      	lsls	r1, r1, #29
 80010c0:	025b      	lsls	r3, r3, #9
 80010c2:	4329      	orrs	r1, r5
 80010c4:	0b1b      	lsrs	r3, r3, #12
 80010c6:	0d52      	lsrs	r2, r2, #21
 80010c8:	0512      	lsls	r2, r2, #20
 80010ca:	4313      	orrs	r3, r2
 80010cc:	07e4      	lsls	r4, r4, #31
 80010ce:	4323      	orrs	r3, r4
 80010d0:	0008      	movs	r0, r1
 80010d2:	0019      	movs	r1, r3
 80010d4:	bce0      	pop	{r5, r6, r7}
 80010d6:	46ba      	mov	sl, r7
 80010d8:	46b1      	mov	r9, r6
 80010da:	46a8      	mov	r8, r5
 80010dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010de:	2a00      	cmp	r2, #0
 80010e0:	d043      	beq.n	800116a <__aeabi_dadd+0x1d6>
 80010e2:	1b8a      	subs	r2, r1, r6
 80010e4:	2e00      	cmp	r6, #0
 80010e6:	d000      	beq.n	80010ea <__aeabi_dadd+0x156>
 80010e8:	e12a      	b.n	8001340 <__aeabi_dadd+0x3ac>
 80010ea:	464c      	mov	r4, r9
 80010ec:	431c      	orrs	r4, r3
 80010ee:	d100      	bne.n	80010f2 <__aeabi_dadd+0x15e>
 80010f0:	e1d1      	b.n	8001496 <__aeabi_dadd+0x502>
 80010f2:	1e54      	subs	r4, r2, #1
 80010f4:	2a01      	cmp	r2, #1
 80010f6:	d100      	bne.n	80010fa <__aeabi_dadd+0x166>
 80010f8:	e21f      	b.n	800153a <__aeabi_dadd+0x5a6>
 80010fa:	4d83      	ldr	r5, [pc, #524]	; (8001308 <__aeabi_dadd+0x374>)
 80010fc:	42aa      	cmp	r2, r5
 80010fe:	d100      	bne.n	8001102 <__aeabi_dadd+0x16e>
 8001100:	e272      	b.n	80015e8 <__aeabi_dadd+0x654>
 8001102:	0022      	movs	r2, r4
 8001104:	e123      	b.n	800134e <__aeabi_dadd+0x3ba>
 8001106:	2a00      	cmp	r2, #0
 8001108:	dc00      	bgt.n	800110c <__aeabi_dadd+0x178>
 800110a:	e098      	b.n	800123e <__aeabi_dadd+0x2aa>
 800110c:	2900      	cmp	r1, #0
 800110e:	d042      	beq.n	8001196 <__aeabi_dadd+0x202>
 8001110:	497d      	ldr	r1, [pc, #500]	; (8001308 <__aeabi_dadd+0x374>)
 8001112:	428e      	cmp	r6, r1
 8001114:	d100      	bne.n	8001118 <__aeabi_dadd+0x184>
 8001116:	e0da      	b.n	80012ce <__aeabi_dadd+0x33a>
 8001118:	2180      	movs	r1, #128	; 0x80
 800111a:	0028      	movs	r0, r5
 800111c:	0409      	lsls	r1, r1, #16
 800111e:	4308      	orrs	r0, r1
 8001120:	4684      	mov	ip, r0
 8001122:	2a38      	cmp	r2, #56	; 0x38
 8001124:	dd00      	ble.n	8001128 <__aeabi_dadd+0x194>
 8001126:	e129      	b.n	800137c <__aeabi_dadd+0x3e8>
 8001128:	2a1f      	cmp	r2, #31
 800112a:	dc00      	bgt.n	800112e <__aeabi_dadd+0x19a>
 800112c:	e187      	b.n	800143e <__aeabi_dadd+0x4aa>
 800112e:	0011      	movs	r1, r2
 8001130:	4665      	mov	r5, ip
 8001132:	3920      	subs	r1, #32
 8001134:	40cd      	lsrs	r5, r1
 8001136:	2a20      	cmp	r2, #32
 8001138:	d004      	beq.n	8001144 <__aeabi_dadd+0x1b0>
 800113a:	2040      	movs	r0, #64	; 0x40
 800113c:	4661      	mov	r1, ip
 800113e:	1a82      	subs	r2, r0, r2
 8001140:	4091      	lsls	r1, r2
 8001142:	430f      	orrs	r7, r1
 8001144:	0039      	movs	r1, r7
 8001146:	1e4f      	subs	r7, r1, #1
 8001148:	41b9      	sbcs	r1, r7
 800114a:	430d      	orrs	r5, r1
 800114c:	e11b      	b.n	8001386 <__aeabi_dadd+0x3f2>
 800114e:	0029      	movs	r1, r5
 8001150:	4339      	orrs	r1, r7
 8001152:	d100      	bne.n	8001156 <__aeabi_dadd+0x1c2>
 8001154:	e0b5      	b.n	80012c2 <__aeabi_dadd+0x32e>
 8001156:	1e51      	subs	r1, r2, #1
 8001158:	2a01      	cmp	r2, #1
 800115a:	d100      	bne.n	800115e <__aeabi_dadd+0x1ca>
 800115c:	e1ab      	b.n	80014b6 <__aeabi_dadd+0x522>
 800115e:	486a      	ldr	r0, [pc, #424]	; (8001308 <__aeabi_dadd+0x374>)
 8001160:	4282      	cmp	r2, r0
 8001162:	d100      	bne.n	8001166 <__aeabi_dadd+0x1d2>
 8001164:	e1b2      	b.n	80014cc <__aeabi_dadd+0x538>
 8001166:	000a      	movs	r2, r1
 8001168:	e743      	b.n	8000ff2 <__aeabi_dadd+0x5e>
 800116a:	4969      	ldr	r1, [pc, #420]	; (8001310 <__aeabi_dadd+0x37c>)
 800116c:	1c75      	adds	r5, r6, #1
 800116e:	420d      	tst	r5, r1
 8001170:	d000      	beq.n	8001174 <__aeabi_dadd+0x1e0>
 8001172:	e0cf      	b.n	8001314 <__aeabi_dadd+0x380>
 8001174:	2e00      	cmp	r6, #0
 8001176:	d000      	beq.n	800117a <__aeabi_dadd+0x1e6>
 8001178:	e193      	b.n	80014a2 <__aeabi_dadd+0x50e>
 800117a:	4649      	mov	r1, r9
 800117c:	4319      	orrs	r1, r3
 800117e:	d100      	bne.n	8001182 <__aeabi_dadd+0x1ee>
 8001180:	e1d1      	b.n	8001526 <__aeabi_dadd+0x592>
 8001182:	4661      	mov	r1, ip
 8001184:	4339      	orrs	r1, r7
 8001186:	d000      	beq.n	800118a <__aeabi_dadd+0x1f6>
 8001188:	e1e3      	b.n	8001552 <__aeabi_dadd+0x5be>
 800118a:	4649      	mov	r1, r9
 800118c:	0758      	lsls	r0, r3, #29
 800118e:	08c9      	lsrs	r1, r1, #3
 8001190:	4301      	orrs	r1, r0
 8001192:	08db      	lsrs	r3, r3, #3
 8001194:	e026      	b.n	80011e4 <__aeabi_dadd+0x250>
 8001196:	0029      	movs	r1, r5
 8001198:	4339      	orrs	r1, r7
 800119a:	d100      	bne.n	800119e <__aeabi_dadd+0x20a>
 800119c:	e091      	b.n	80012c2 <__aeabi_dadd+0x32e>
 800119e:	1e51      	subs	r1, r2, #1
 80011a0:	2a01      	cmp	r2, #1
 80011a2:	d005      	beq.n	80011b0 <__aeabi_dadd+0x21c>
 80011a4:	4858      	ldr	r0, [pc, #352]	; (8001308 <__aeabi_dadd+0x374>)
 80011a6:	4282      	cmp	r2, r0
 80011a8:	d100      	bne.n	80011ac <__aeabi_dadd+0x218>
 80011aa:	e18f      	b.n	80014cc <__aeabi_dadd+0x538>
 80011ac:	000a      	movs	r2, r1
 80011ae:	e7b8      	b.n	8001122 <__aeabi_dadd+0x18e>
 80011b0:	003d      	movs	r5, r7
 80011b2:	444d      	add	r5, r9
 80011b4:	454d      	cmp	r5, r9
 80011b6:	4189      	sbcs	r1, r1
 80011b8:	4463      	add	r3, ip
 80011ba:	4698      	mov	r8, r3
 80011bc:	4249      	negs	r1, r1
 80011be:	4488      	add	r8, r1
 80011c0:	4643      	mov	r3, r8
 80011c2:	2602      	movs	r6, #2
 80011c4:	021b      	lsls	r3, r3, #8
 80011c6:	d500      	bpl.n	80011ca <__aeabi_dadd+0x236>
 80011c8:	e0eb      	b.n	80013a2 <__aeabi_dadd+0x40e>
 80011ca:	3e01      	subs	r6, #1
 80011cc:	076b      	lsls	r3, r5, #29
 80011ce:	d000      	beq.n	80011d2 <__aeabi_dadd+0x23e>
 80011d0:	e75c      	b.n	800108c <__aeabi_dadd+0xf8>
 80011d2:	4643      	mov	r3, r8
 80011d4:	08e9      	lsrs	r1, r5, #3
 80011d6:	075a      	lsls	r2, r3, #29
 80011d8:	4311      	orrs	r1, r2
 80011da:	0032      	movs	r2, r6
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	484a      	ldr	r0, [pc, #296]	; (8001308 <__aeabi_dadd+0x374>)
 80011e0:	4282      	cmp	r2, r0
 80011e2:	d021      	beq.n	8001228 <__aeabi_dadd+0x294>
 80011e4:	031b      	lsls	r3, r3, #12
 80011e6:	0552      	lsls	r2, r2, #21
 80011e8:	0b1b      	lsrs	r3, r3, #12
 80011ea:	0d52      	lsrs	r2, r2, #21
 80011ec:	e76c      	b.n	80010c8 <__aeabi_dadd+0x134>
 80011ee:	2300      	movs	r3, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	e769      	b.n	80010c8 <__aeabi_dadd+0x134>
 80011f4:	002a      	movs	r2, r5
 80011f6:	433a      	orrs	r2, r7
 80011f8:	d069      	beq.n	80012ce <__aeabi_dadd+0x33a>
 80011fa:	464a      	mov	r2, r9
 80011fc:	0758      	lsls	r0, r3, #29
 80011fe:	08d1      	lsrs	r1, r2, #3
 8001200:	08da      	lsrs	r2, r3, #3
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	031b      	lsls	r3, r3, #12
 8001206:	4308      	orrs	r0, r1
 8001208:	421a      	tst	r2, r3
 800120a:	d007      	beq.n	800121c <__aeabi_dadd+0x288>
 800120c:	0029      	movs	r1, r5
 800120e:	08ed      	lsrs	r5, r5, #3
 8001210:	421d      	tst	r5, r3
 8001212:	d103      	bne.n	800121c <__aeabi_dadd+0x288>
 8001214:	002a      	movs	r2, r5
 8001216:	08ff      	lsrs	r7, r7, #3
 8001218:	0748      	lsls	r0, r1, #29
 800121a:	4338      	orrs	r0, r7
 800121c:	0f43      	lsrs	r3, r0, #29
 800121e:	00c1      	lsls	r1, r0, #3
 8001220:	075b      	lsls	r3, r3, #29
 8001222:	08c9      	lsrs	r1, r1, #3
 8001224:	4319      	orrs	r1, r3
 8001226:	0013      	movs	r3, r2
 8001228:	000a      	movs	r2, r1
 800122a:	431a      	orrs	r2, r3
 800122c:	d100      	bne.n	8001230 <__aeabi_dadd+0x29c>
 800122e:	e213      	b.n	8001658 <__aeabi_dadd+0x6c4>
 8001230:	2280      	movs	r2, #128	; 0x80
 8001232:	0312      	lsls	r2, r2, #12
 8001234:	4313      	orrs	r3, r2
 8001236:	031b      	lsls	r3, r3, #12
 8001238:	4a33      	ldr	r2, [pc, #204]	; (8001308 <__aeabi_dadd+0x374>)
 800123a:	0b1b      	lsrs	r3, r3, #12
 800123c:	e744      	b.n	80010c8 <__aeabi_dadd+0x134>
 800123e:	2a00      	cmp	r2, #0
 8001240:	d04b      	beq.n	80012da <__aeabi_dadd+0x346>
 8001242:	1b8a      	subs	r2, r1, r6
 8001244:	2e00      	cmp	r6, #0
 8001246:	d100      	bne.n	800124a <__aeabi_dadd+0x2b6>
 8001248:	e0e7      	b.n	800141a <__aeabi_dadd+0x486>
 800124a:	482f      	ldr	r0, [pc, #188]	; (8001308 <__aeabi_dadd+0x374>)
 800124c:	4281      	cmp	r1, r0
 800124e:	d100      	bne.n	8001252 <__aeabi_dadd+0x2be>
 8001250:	e195      	b.n	800157e <__aeabi_dadd+0x5ea>
 8001252:	2080      	movs	r0, #128	; 0x80
 8001254:	0400      	lsls	r0, r0, #16
 8001256:	4303      	orrs	r3, r0
 8001258:	2a38      	cmp	r2, #56	; 0x38
 800125a:	dd00      	ble.n	800125e <__aeabi_dadd+0x2ca>
 800125c:	e143      	b.n	80014e6 <__aeabi_dadd+0x552>
 800125e:	2a1f      	cmp	r2, #31
 8001260:	dd00      	ble.n	8001264 <__aeabi_dadd+0x2d0>
 8001262:	e1db      	b.n	800161c <__aeabi_dadd+0x688>
 8001264:	2020      	movs	r0, #32
 8001266:	001d      	movs	r5, r3
 8001268:	464e      	mov	r6, r9
 800126a:	1a80      	subs	r0, r0, r2
 800126c:	4085      	lsls	r5, r0
 800126e:	40d6      	lsrs	r6, r2
 8001270:	4335      	orrs	r5, r6
 8001272:	464e      	mov	r6, r9
 8001274:	4086      	lsls	r6, r0
 8001276:	0030      	movs	r0, r6
 8001278:	40d3      	lsrs	r3, r2
 800127a:	1e46      	subs	r6, r0, #1
 800127c:	41b0      	sbcs	r0, r6
 800127e:	449c      	add	ip, r3
 8001280:	4305      	orrs	r5, r0
 8001282:	19ed      	adds	r5, r5, r7
 8001284:	42bd      	cmp	r5, r7
 8001286:	419b      	sbcs	r3, r3
 8001288:	425b      	negs	r3, r3
 800128a:	4463      	add	r3, ip
 800128c:	4698      	mov	r8, r3
 800128e:	000e      	movs	r6, r1
 8001290:	e07f      	b.n	8001392 <__aeabi_dadd+0x3fe>
 8001292:	4a1e      	ldr	r2, [pc, #120]	; (800130c <__aeabi_dadd+0x378>)
 8001294:	1a76      	subs	r6, r6, r1
 8001296:	4013      	ands	r3, r2
 8001298:	4698      	mov	r8, r3
 800129a:	e6f5      	b.n	8001088 <__aeabi_dadd+0xf4>
 800129c:	0028      	movs	r0, r5
 800129e:	f001 fd61 	bl	8002d64 <__clzsi2>
 80012a2:	0001      	movs	r1, r0
 80012a4:	3118      	adds	r1, #24
 80012a6:	291f      	cmp	r1, #31
 80012a8:	dc00      	bgt.n	80012ac <__aeabi_dadd+0x318>
 80012aa:	e6cf      	b.n	800104c <__aeabi_dadd+0xb8>
 80012ac:	002b      	movs	r3, r5
 80012ae:	3808      	subs	r0, #8
 80012b0:	4083      	lsls	r3, r0
 80012b2:	2500      	movs	r5, #0
 80012b4:	e6d2      	b.n	800105c <__aeabi_dadd+0xc8>
 80012b6:	4662      	mov	r2, ip
 80012b8:	433a      	orrs	r2, r7
 80012ba:	0011      	movs	r1, r2
 80012bc:	1e4f      	subs	r7, r1, #1
 80012be:	41b9      	sbcs	r1, r7
 80012c0:	e6ac      	b.n	800101c <__aeabi_dadd+0x88>
 80012c2:	4649      	mov	r1, r9
 80012c4:	0758      	lsls	r0, r3, #29
 80012c6:	08c9      	lsrs	r1, r1, #3
 80012c8:	4301      	orrs	r1, r0
 80012ca:	08db      	lsrs	r3, r3, #3
 80012cc:	e787      	b.n	80011de <__aeabi_dadd+0x24a>
 80012ce:	4649      	mov	r1, r9
 80012d0:	075a      	lsls	r2, r3, #29
 80012d2:	08c9      	lsrs	r1, r1, #3
 80012d4:	4311      	orrs	r1, r2
 80012d6:	08db      	lsrs	r3, r3, #3
 80012d8:	e7a6      	b.n	8001228 <__aeabi_dadd+0x294>
 80012da:	490d      	ldr	r1, [pc, #52]	; (8001310 <__aeabi_dadd+0x37c>)
 80012dc:	1c70      	adds	r0, r6, #1
 80012de:	4208      	tst	r0, r1
 80012e0:	d000      	beq.n	80012e4 <__aeabi_dadd+0x350>
 80012e2:	e0bb      	b.n	800145c <__aeabi_dadd+0x4c8>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	d000      	beq.n	80012ea <__aeabi_dadd+0x356>
 80012e8:	e114      	b.n	8001514 <__aeabi_dadd+0x580>
 80012ea:	4649      	mov	r1, r9
 80012ec:	4319      	orrs	r1, r3
 80012ee:	d100      	bne.n	80012f2 <__aeabi_dadd+0x35e>
 80012f0:	e175      	b.n	80015de <__aeabi_dadd+0x64a>
 80012f2:	0029      	movs	r1, r5
 80012f4:	4339      	orrs	r1, r7
 80012f6:	d000      	beq.n	80012fa <__aeabi_dadd+0x366>
 80012f8:	e17e      	b.n	80015f8 <__aeabi_dadd+0x664>
 80012fa:	4649      	mov	r1, r9
 80012fc:	0758      	lsls	r0, r3, #29
 80012fe:	08c9      	lsrs	r1, r1, #3
 8001300:	4301      	orrs	r1, r0
 8001302:	08db      	lsrs	r3, r3, #3
 8001304:	e76e      	b.n	80011e4 <__aeabi_dadd+0x250>
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	000007ff 	.word	0x000007ff
 800130c:	ff7fffff 	.word	0xff7fffff
 8001310:	000007fe 	.word	0x000007fe
 8001314:	4649      	mov	r1, r9
 8001316:	1bcd      	subs	r5, r1, r7
 8001318:	4661      	mov	r1, ip
 800131a:	1a58      	subs	r0, r3, r1
 800131c:	45a9      	cmp	r9, r5
 800131e:	4189      	sbcs	r1, r1
 8001320:	4249      	negs	r1, r1
 8001322:	4688      	mov	r8, r1
 8001324:	0001      	movs	r1, r0
 8001326:	4640      	mov	r0, r8
 8001328:	1a09      	subs	r1, r1, r0
 800132a:	4688      	mov	r8, r1
 800132c:	0209      	lsls	r1, r1, #8
 800132e:	d500      	bpl.n	8001332 <__aeabi_dadd+0x39e>
 8001330:	e0a6      	b.n	8001480 <__aeabi_dadd+0x4ec>
 8001332:	4641      	mov	r1, r8
 8001334:	4329      	orrs	r1, r5
 8001336:	d000      	beq.n	800133a <__aeabi_dadd+0x3a6>
 8001338:	e67f      	b.n	800103a <__aeabi_dadd+0xa6>
 800133a:	2300      	movs	r3, #0
 800133c:	2400      	movs	r4, #0
 800133e:	e751      	b.n	80011e4 <__aeabi_dadd+0x250>
 8001340:	4cc7      	ldr	r4, [pc, #796]	; (8001660 <__aeabi_dadd+0x6cc>)
 8001342:	42a1      	cmp	r1, r4
 8001344:	d100      	bne.n	8001348 <__aeabi_dadd+0x3b4>
 8001346:	e0c7      	b.n	80014d8 <__aeabi_dadd+0x544>
 8001348:	2480      	movs	r4, #128	; 0x80
 800134a:	0424      	lsls	r4, r4, #16
 800134c:	4323      	orrs	r3, r4
 800134e:	2a38      	cmp	r2, #56	; 0x38
 8001350:	dc54      	bgt.n	80013fc <__aeabi_dadd+0x468>
 8001352:	2a1f      	cmp	r2, #31
 8001354:	dd00      	ble.n	8001358 <__aeabi_dadd+0x3c4>
 8001356:	e0cc      	b.n	80014f2 <__aeabi_dadd+0x55e>
 8001358:	2420      	movs	r4, #32
 800135a:	4648      	mov	r0, r9
 800135c:	1aa4      	subs	r4, r4, r2
 800135e:	001d      	movs	r5, r3
 8001360:	464e      	mov	r6, r9
 8001362:	40a0      	lsls	r0, r4
 8001364:	40d6      	lsrs	r6, r2
 8001366:	40a5      	lsls	r5, r4
 8001368:	0004      	movs	r4, r0
 800136a:	40d3      	lsrs	r3, r2
 800136c:	4662      	mov	r2, ip
 800136e:	4335      	orrs	r5, r6
 8001370:	1e66      	subs	r6, r4, #1
 8001372:	41b4      	sbcs	r4, r6
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	469c      	mov	ip, r3
 8001378:	4325      	orrs	r5, r4
 800137a:	e044      	b.n	8001406 <__aeabi_dadd+0x472>
 800137c:	4662      	mov	r2, ip
 800137e:	433a      	orrs	r2, r7
 8001380:	0015      	movs	r5, r2
 8001382:	1e6f      	subs	r7, r5, #1
 8001384:	41bd      	sbcs	r5, r7
 8001386:	444d      	add	r5, r9
 8001388:	454d      	cmp	r5, r9
 800138a:	4189      	sbcs	r1, r1
 800138c:	4249      	negs	r1, r1
 800138e:	4688      	mov	r8, r1
 8001390:	4498      	add	r8, r3
 8001392:	4643      	mov	r3, r8
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	d400      	bmi.n	800139a <__aeabi_dadd+0x406>
 8001398:	e718      	b.n	80011cc <__aeabi_dadd+0x238>
 800139a:	4bb1      	ldr	r3, [pc, #708]	; (8001660 <__aeabi_dadd+0x6cc>)
 800139c:	3601      	adds	r6, #1
 800139e:	429e      	cmp	r6, r3
 80013a0:	d049      	beq.n	8001436 <__aeabi_dadd+0x4a2>
 80013a2:	4642      	mov	r2, r8
 80013a4:	4baf      	ldr	r3, [pc, #700]	; (8001664 <__aeabi_dadd+0x6d0>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	401a      	ands	r2, r3
 80013aa:	0013      	movs	r3, r2
 80013ac:	086a      	lsrs	r2, r5, #1
 80013ae:	400d      	ands	r5, r1
 80013b0:	4315      	orrs	r5, r2
 80013b2:	07d9      	lsls	r1, r3, #31
 80013b4:	085b      	lsrs	r3, r3, #1
 80013b6:	4698      	mov	r8, r3
 80013b8:	430d      	orrs	r5, r1
 80013ba:	e665      	b.n	8001088 <__aeabi_dadd+0xf4>
 80013bc:	0018      	movs	r0, r3
 80013be:	3e1f      	subs	r6, #31
 80013c0:	40f0      	lsrs	r0, r6
 80013c2:	2a20      	cmp	r2, #32
 80013c4:	d003      	beq.n	80013ce <__aeabi_dadd+0x43a>
 80013c6:	2140      	movs	r1, #64	; 0x40
 80013c8:	1a8a      	subs	r2, r1, r2
 80013ca:	4093      	lsls	r3, r2
 80013cc:	431d      	orrs	r5, r3
 80013ce:	1e69      	subs	r1, r5, #1
 80013d0:	418d      	sbcs	r5, r1
 80013d2:	2300      	movs	r3, #0
 80013d4:	2600      	movs	r6, #0
 80013d6:	4698      	mov	r8, r3
 80013d8:	4305      	orrs	r5, r0
 80013da:	e6f7      	b.n	80011cc <__aeabi_dadd+0x238>
 80013dc:	0011      	movs	r1, r2
 80013de:	4665      	mov	r5, ip
 80013e0:	3920      	subs	r1, #32
 80013e2:	40cd      	lsrs	r5, r1
 80013e4:	2a20      	cmp	r2, #32
 80013e6:	d004      	beq.n	80013f2 <__aeabi_dadd+0x45e>
 80013e8:	2040      	movs	r0, #64	; 0x40
 80013ea:	4661      	mov	r1, ip
 80013ec:	1a82      	subs	r2, r0, r2
 80013ee:	4091      	lsls	r1, r2
 80013f0:	430f      	orrs	r7, r1
 80013f2:	0039      	movs	r1, r7
 80013f4:	1e4f      	subs	r7, r1, #1
 80013f6:	41b9      	sbcs	r1, r7
 80013f8:	4329      	orrs	r1, r5
 80013fa:	e60f      	b.n	800101c <__aeabi_dadd+0x88>
 80013fc:	464a      	mov	r2, r9
 80013fe:	4313      	orrs	r3, r2
 8001400:	001d      	movs	r5, r3
 8001402:	1e6b      	subs	r3, r5, #1
 8001404:	419d      	sbcs	r5, r3
 8001406:	1b7d      	subs	r5, r7, r5
 8001408:	42af      	cmp	r7, r5
 800140a:	419b      	sbcs	r3, r3
 800140c:	4662      	mov	r2, ip
 800140e:	425b      	negs	r3, r3
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	4698      	mov	r8, r3
 8001414:	4654      	mov	r4, sl
 8001416:	000e      	movs	r6, r1
 8001418:	e607      	b.n	800102a <__aeabi_dadd+0x96>
 800141a:	4648      	mov	r0, r9
 800141c:	4318      	orrs	r0, r3
 800141e:	d100      	bne.n	8001422 <__aeabi_dadd+0x48e>
 8001420:	e0b3      	b.n	800158a <__aeabi_dadd+0x5f6>
 8001422:	1e50      	subs	r0, r2, #1
 8001424:	2a01      	cmp	r2, #1
 8001426:	d100      	bne.n	800142a <__aeabi_dadd+0x496>
 8001428:	e10d      	b.n	8001646 <__aeabi_dadd+0x6b2>
 800142a:	4d8d      	ldr	r5, [pc, #564]	; (8001660 <__aeabi_dadd+0x6cc>)
 800142c:	42aa      	cmp	r2, r5
 800142e:	d100      	bne.n	8001432 <__aeabi_dadd+0x49e>
 8001430:	e0a5      	b.n	800157e <__aeabi_dadd+0x5ea>
 8001432:	0002      	movs	r2, r0
 8001434:	e710      	b.n	8001258 <__aeabi_dadd+0x2c4>
 8001436:	0032      	movs	r2, r6
 8001438:	2300      	movs	r3, #0
 800143a:	2100      	movs	r1, #0
 800143c:	e644      	b.n	80010c8 <__aeabi_dadd+0x134>
 800143e:	2120      	movs	r1, #32
 8001440:	0038      	movs	r0, r7
 8001442:	1a89      	subs	r1, r1, r2
 8001444:	4665      	mov	r5, ip
 8001446:	408f      	lsls	r7, r1
 8001448:	408d      	lsls	r5, r1
 800144a:	40d0      	lsrs	r0, r2
 800144c:	1e79      	subs	r1, r7, #1
 800144e:	418f      	sbcs	r7, r1
 8001450:	4305      	orrs	r5, r0
 8001452:	433d      	orrs	r5, r7
 8001454:	4667      	mov	r7, ip
 8001456:	40d7      	lsrs	r7, r2
 8001458:	19db      	adds	r3, r3, r7
 800145a:	e794      	b.n	8001386 <__aeabi_dadd+0x3f2>
 800145c:	4a80      	ldr	r2, [pc, #512]	; (8001660 <__aeabi_dadd+0x6cc>)
 800145e:	4290      	cmp	r0, r2
 8001460:	d100      	bne.n	8001464 <__aeabi_dadd+0x4d0>
 8001462:	e0ec      	b.n	800163e <__aeabi_dadd+0x6aa>
 8001464:	0039      	movs	r1, r7
 8001466:	4449      	add	r1, r9
 8001468:	4549      	cmp	r1, r9
 800146a:	4192      	sbcs	r2, r2
 800146c:	4463      	add	r3, ip
 800146e:	4252      	negs	r2, r2
 8001470:	189b      	adds	r3, r3, r2
 8001472:	07dd      	lsls	r5, r3, #31
 8001474:	0849      	lsrs	r1, r1, #1
 8001476:	085b      	lsrs	r3, r3, #1
 8001478:	4698      	mov	r8, r3
 800147a:	0006      	movs	r6, r0
 800147c:	430d      	orrs	r5, r1
 800147e:	e6a5      	b.n	80011cc <__aeabi_dadd+0x238>
 8001480:	464a      	mov	r2, r9
 8001482:	1abd      	subs	r5, r7, r2
 8001484:	42af      	cmp	r7, r5
 8001486:	4189      	sbcs	r1, r1
 8001488:	4662      	mov	r2, ip
 800148a:	4249      	negs	r1, r1
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	1a5b      	subs	r3, r3, r1
 8001490:	4698      	mov	r8, r3
 8001492:	4654      	mov	r4, sl
 8001494:	e5d1      	b.n	800103a <__aeabi_dadd+0xa6>
 8001496:	076c      	lsls	r4, r5, #29
 8001498:	08f9      	lsrs	r1, r7, #3
 800149a:	4321      	orrs	r1, r4
 800149c:	08eb      	lsrs	r3, r5, #3
 800149e:	0004      	movs	r4, r0
 80014a0:	e69d      	b.n	80011de <__aeabi_dadd+0x24a>
 80014a2:	464a      	mov	r2, r9
 80014a4:	431a      	orrs	r2, r3
 80014a6:	d175      	bne.n	8001594 <__aeabi_dadd+0x600>
 80014a8:	4661      	mov	r1, ip
 80014aa:	4339      	orrs	r1, r7
 80014ac:	d114      	bne.n	80014d8 <__aeabi_dadd+0x544>
 80014ae:	2380      	movs	r3, #128	; 0x80
 80014b0:	2400      	movs	r4, #0
 80014b2:	031b      	lsls	r3, r3, #12
 80014b4:	e6bc      	b.n	8001230 <__aeabi_dadd+0x29c>
 80014b6:	464a      	mov	r2, r9
 80014b8:	1bd5      	subs	r5, r2, r7
 80014ba:	45a9      	cmp	r9, r5
 80014bc:	4189      	sbcs	r1, r1
 80014be:	4662      	mov	r2, ip
 80014c0:	4249      	negs	r1, r1
 80014c2:	1a9b      	subs	r3, r3, r2
 80014c4:	1a5b      	subs	r3, r3, r1
 80014c6:	4698      	mov	r8, r3
 80014c8:	2601      	movs	r6, #1
 80014ca:	e5ae      	b.n	800102a <__aeabi_dadd+0x96>
 80014cc:	464a      	mov	r2, r9
 80014ce:	08d1      	lsrs	r1, r2, #3
 80014d0:	075a      	lsls	r2, r3, #29
 80014d2:	4311      	orrs	r1, r2
 80014d4:	08db      	lsrs	r3, r3, #3
 80014d6:	e6a7      	b.n	8001228 <__aeabi_dadd+0x294>
 80014d8:	4663      	mov	r3, ip
 80014da:	08f9      	lsrs	r1, r7, #3
 80014dc:	075a      	lsls	r2, r3, #29
 80014de:	4654      	mov	r4, sl
 80014e0:	4311      	orrs	r1, r2
 80014e2:	08db      	lsrs	r3, r3, #3
 80014e4:	e6a0      	b.n	8001228 <__aeabi_dadd+0x294>
 80014e6:	464a      	mov	r2, r9
 80014e8:	4313      	orrs	r3, r2
 80014ea:	001d      	movs	r5, r3
 80014ec:	1e6b      	subs	r3, r5, #1
 80014ee:	419d      	sbcs	r5, r3
 80014f0:	e6c7      	b.n	8001282 <__aeabi_dadd+0x2ee>
 80014f2:	0014      	movs	r4, r2
 80014f4:	001e      	movs	r6, r3
 80014f6:	3c20      	subs	r4, #32
 80014f8:	40e6      	lsrs	r6, r4
 80014fa:	2a20      	cmp	r2, #32
 80014fc:	d005      	beq.n	800150a <__aeabi_dadd+0x576>
 80014fe:	2440      	movs	r4, #64	; 0x40
 8001500:	1aa2      	subs	r2, r4, r2
 8001502:	4093      	lsls	r3, r2
 8001504:	464a      	mov	r2, r9
 8001506:	431a      	orrs	r2, r3
 8001508:	4691      	mov	r9, r2
 800150a:	464d      	mov	r5, r9
 800150c:	1e6b      	subs	r3, r5, #1
 800150e:	419d      	sbcs	r5, r3
 8001510:	4335      	orrs	r5, r6
 8001512:	e778      	b.n	8001406 <__aeabi_dadd+0x472>
 8001514:	464a      	mov	r2, r9
 8001516:	431a      	orrs	r2, r3
 8001518:	d000      	beq.n	800151c <__aeabi_dadd+0x588>
 800151a:	e66b      	b.n	80011f4 <__aeabi_dadd+0x260>
 800151c:	076b      	lsls	r3, r5, #29
 800151e:	08f9      	lsrs	r1, r7, #3
 8001520:	4319      	orrs	r1, r3
 8001522:	08eb      	lsrs	r3, r5, #3
 8001524:	e680      	b.n	8001228 <__aeabi_dadd+0x294>
 8001526:	4661      	mov	r1, ip
 8001528:	4339      	orrs	r1, r7
 800152a:	d054      	beq.n	80015d6 <__aeabi_dadd+0x642>
 800152c:	4663      	mov	r3, ip
 800152e:	08f9      	lsrs	r1, r7, #3
 8001530:	075c      	lsls	r4, r3, #29
 8001532:	4321      	orrs	r1, r4
 8001534:	08db      	lsrs	r3, r3, #3
 8001536:	0004      	movs	r4, r0
 8001538:	e654      	b.n	80011e4 <__aeabi_dadd+0x250>
 800153a:	464a      	mov	r2, r9
 800153c:	1abd      	subs	r5, r7, r2
 800153e:	42af      	cmp	r7, r5
 8001540:	4189      	sbcs	r1, r1
 8001542:	4662      	mov	r2, ip
 8001544:	4249      	negs	r1, r1
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	1a5b      	subs	r3, r3, r1
 800154a:	4698      	mov	r8, r3
 800154c:	0004      	movs	r4, r0
 800154e:	2601      	movs	r6, #1
 8001550:	e56b      	b.n	800102a <__aeabi_dadd+0x96>
 8001552:	464a      	mov	r2, r9
 8001554:	1bd5      	subs	r5, r2, r7
 8001556:	45a9      	cmp	r9, r5
 8001558:	4189      	sbcs	r1, r1
 800155a:	4662      	mov	r2, ip
 800155c:	4249      	negs	r1, r1
 800155e:	1a9a      	subs	r2, r3, r2
 8001560:	1a52      	subs	r2, r2, r1
 8001562:	4690      	mov	r8, r2
 8001564:	0212      	lsls	r2, r2, #8
 8001566:	d532      	bpl.n	80015ce <__aeabi_dadd+0x63a>
 8001568:	464a      	mov	r2, r9
 800156a:	1abd      	subs	r5, r7, r2
 800156c:	42af      	cmp	r7, r5
 800156e:	4189      	sbcs	r1, r1
 8001570:	4662      	mov	r2, ip
 8001572:	4249      	negs	r1, r1
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	1a5b      	subs	r3, r3, r1
 8001578:	4698      	mov	r8, r3
 800157a:	0004      	movs	r4, r0
 800157c:	e584      	b.n	8001088 <__aeabi_dadd+0xf4>
 800157e:	4663      	mov	r3, ip
 8001580:	08f9      	lsrs	r1, r7, #3
 8001582:	075a      	lsls	r2, r3, #29
 8001584:	4311      	orrs	r1, r2
 8001586:	08db      	lsrs	r3, r3, #3
 8001588:	e64e      	b.n	8001228 <__aeabi_dadd+0x294>
 800158a:	08f9      	lsrs	r1, r7, #3
 800158c:	0768      	lsls	r0, r5, #29
 800158e:	4301      	orrs	r1, r0
 8001590:	08eb      	lsrs	r3, r5, #3
 8001592:	e624      	b.n	80011de <__aeabi_dadd+0x24a>
 8001594:	4662      	mov	r2, ip
 8001596:	433a      	orrs	r2, r7
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x608>
 800159a:	e698      	b.n	80012ce <__aeabi_dadd+0x33a>
 800159c:	464a      	mov	r2, r9
 800159e:	08d1      	lsrs	r1, r2, #3
 80015a0:	075a      	lsls	r2, r3, #29
 80015a2:	4311      	orrs	r1, r2
 80015a4:	08da      	lsrs	r2, r3, #3
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	031b      	lsls	r3, r3, #12
 80015aa:	421a      	tst	r2, r3
 80015ac:	d008      	beq.n	80015c0 <__aeabi_dadd+0x62c>
 80015ae:	4660      	mov	r0, ip
 80015b0:	08c5      	lsrs	r5, r0, #3
 80015b2:	421d      	tst	r5, r3
 80015b4:	d104      	bne.n	80015c0 <__aeabi_dadd+0x62c>
 80015b6:	4654      	mov	r4, sl
 80015b8:	002a      	movs	r2, r5
 80015ba:	08f9      	lsrs	r1, r7, #3
 80015bc:	0743      	lsls	r3, r0, #29
 80015be:	4319      	orrs	r1, r3
 80015c0:	0f4b      	lsrs	r3, r1, #29
 80015c2:	00c9      	lsls	r1, r1, #3
 80015c4:	075b      	lsls	r3, r3, #29
 80015c6:	08c9      	lsrs	r1, r1, #3
 80015c8:	4319      	orrs	r1, r3
 80015ca:	0013      	movs	r3, r2
 80015cc:	e62c      	b.n	8001228 <__aeabi_dadd+0x294>
 80015ce:	4641      	mov	r1, r8
 80015d0:	4329      	orrs	r1, r5
 80015d2:	d000      	beq.n	80015d6 <__aeabi_dadd+0x642>
 80015d4:	e5fa      	b.n	80011cc <__aeabi_dadd+0x238>
 80015d6:	2300      	movs	r3, #0
 80015d8:	000a      	movs	r2, r1
 80015da:	2400      	movs	r4, #0
 80015dc:	e602      	b.n	80011e4 <__aeabi_dadd+0x250>
 80015de:	076b      	lsls	r3, r5, #29
 80015e0:	08f9      	lsrs	r1, r7, #3
 80015e2:	4319      	orrs	r1, r3
 80015e4:	08eb      	lsrs	r3, r5, #3
 80015e6:	e5fd      	b.n	80011e4 <__aeabi_dadd+0x250>
 80015e8:	4663      	mov	r3, ip
 80015ea:	08f9      	lsrs	r1, r7, #3
 80015ec:	075b      	lsls	r3, r3, #29
 80015ee:	4319      	orrs	r1, r3
 80015f0:	4663      	mov	r3, ip
 80015f2:	0004      	movs	r4, r0
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	e617      	b.n	8001228 <__aeabi_dadd+0x294>
 80015f8:	003d      	movs	r5, r7
 80015fa:	444d      	add	r5, r9
 80015fc:	4463      	add	r3, ip
 80015fe:	454d      	cmp	r5, r9
 8001600:	4189      	sbcs	r1, r1
 8001602:	4698      	mov	r8, r3
 8001604:	4249      	negs	r1, r1
 8001606:	4488      	add	r8, r1
 8001608:	4643      	mov	r3, r8
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	d400      	bmi.n	8001610 <__aeabi_dadd+0x67c>
 800160e:	e5dd      	b.n	80011cc <__aeabi_dadd+0x238>
 8001610:	4642      	mov	r2, r8
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <__aeabi_dadd+0x6d0>)
 8001614:	2601      	movs	r6, #1
 8001616:	401a      	ands	r2, r3
 8001618:	4690      	mov	r8, r2
 800161a:	e5d7      	b.n	80011cc <__aeabi_dadd+0x238>
 800161c:	0010      	movs	r0, r2
 800161e:	001e      	movs	r6, r3
 8001620:	3820      	subs	r0, #32
 8001622:	40c6      	lsrs	r6, r0
 8001624:	2a20      	cmp	r2, #32
 8001626:	d005      	beq.n	8001634 <__aeabi_dadd+0x6a0>
 8001628:	2040      	movs	r0, #64	; 0x40
 800162a:	1a82      	subs	r2, r0, r2
 800162c:	4093      	lsls	r3, r2
 800162e:	464a      	mov	r2, r9
 8001630:	431a      	orrs	r2, r3
 8001632:	4691      	mov	r9, r2
 8001634:	464d      	mov	r5, r9
 8001636:	1e6b      	subs	r3, r5, #1
 8001638:	419d      	sbcs	r5, r3
 800163a:	4335      	orrs	r5, r6
 800163c:	e621      	b.n	8001282 <__aeabi_dadd+0x2ee>
 800163e:	0002      	movs	r2, r0
 8001640:	2300      	movs	r3, #0
 8001642:	2100      	movs	r1, #0
 8001644:	e540      	b.n	80010c8 <__aeabi_dadd+0x134>
 8001646:	464a      	mov	r2, r9
 8001648:	19d5      	adds	r5, r2, r7
 800164a:	42bd      	cmp	r5, r7
 800164c:	4189      	sbcs	r1, r1
 800164e:	4463      	add	r3, ip
 8001650:	4698      	mov	r8, r3
 8001652:	4249      	negs	r1, r1
 8001654:	4488      	add	r8, r1
 8001656:	e5b3      	b.n	80011c0 <__aeabi_dadd+0x22c>
 8001658:	2100      	movs	r1, #0
 800165a:	4a01      	ldr	r2, [pc, #4]	; (8001660 <__aeabi_dadd+0x6cc>)
 800165c:	000b      	movs	r3, r1
 800165e:	e533      	b.n	80010c8 <__aeabi_dadd+0x134>
 8001660:	000007ff 	.word	0x000007ff
 8001664:	ff7fffff 	.word	0xff7fffff

08001668 <__aeabi_ddiv>:
 8001668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166a:	4657      	mov	r7, sl
 800166c:	464e      	mov	r6, r9
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	b5e0      	push	{r5, r6, r7, lr}
 8001674:	4681      	mov	r9, r0
 8001676:	0005      	movs	r5, r0
 8001678:	030c      	lsls	r4, r1, #12
 800167a:	0048      	lsls	r0, r1, #1
 800167c:	4692      	mov	sl, r2
 800167e:	001f      	movs	r7, r3
 8001680:	b085      	sub	sp, #20
 8001682:	0b24      	lsrs	r4, r4, #12
 8001684:	0d40      	lsrs	r0, r0, #21
 8001686:	0fce      	lsrs	r6, r1, #31
 8001688:	2800      	cmp	r0, #0
 800168a:	d059      	beq.n	8001740 <__aeabi_ddiv+0xd8>
 800168c:	4b87      	ldr	r3, [pc, #540]	; (80018ac <__aeabi_ddiv+0x244>)
 800168e:	4298      	cmp	r0, r3
 8001690:	d100      	bne.n	8001694 <__aeabi_ddiv+0x2c>
 8001692:	e098      	b.n	80017c6 <__aeabi_ddiv+0x15e>
 8001694:	0f6b      	lsrs	r3, r5, #29
 8001696:	00e4      	lsls	r4, r4, #3
 8001698:	431c      	orrs	r4, r3
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	041b      	lsls	r3, r3, #16
 800169e:	4323      	orrs	r3, r4
 80016a0:	4698      	mov	r8, r3
 80016a2:	4b83      	ldr	r3, [pc, #524]	; (80018b0 <__aeabi_ddiv+0x248>)
 80016a4:	00ed      	lsls	r5, r5, #3
 80016a6:	469b      	mov	fp, r3
 80016a8:	2300      	movs	r3, #0
 80016aa:	4699      	mov	r9, r3
 80016ac:	4483      	add	fp, r0
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	033c      	lsls	r4, r7, #12
 80016b2:	007b      	lsls	r3, r7, #1
 80016b4:	4650      	mov	r0, sl
 80016b6:	0b24      	lsrs	r4, r4, #12
 80016b8:	0d5b      	lsrs	r3, r3, #21
 80016ba:	0fff      	lsrs	r7, r7, #31
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d067      	beq.n	8001790 <__aeabi_ddiv+0x128>
 80016c0:	4a7a      	ldr	r2, [pc, #488]	; (80018ac <__aeabi_ddiv+0x244>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d018      	beq.n	80016f8 <__aeabi_ddiv+0x90>
 80016c6:	497a      	ldr	r1, [pc, #488]	; (80018b0 <__aeabi_ddiv+0x248>)
 80016c8:	0f42      	lsrs	r2, r0, #29
 80016ca:	468c      	mov	ip, r1
 80016cc:	00e4      	lsls	r4, r4, #3
 80016ce:	4659      	mov	r1, fp
 80016d0:	4314      	orrs	r4, r2
 80016d2:	2280      	movs	r2, #128	; 0x80
 80016d4:	4463      	add	r3, ip
 80016d6:	0412      	lsls	r2, r2, #16
 80016d8:	1acb      	subs	r3, r1, r3
 80016da:	4314      	orrs	r4, r2
 80016dc:	469b      	mov	fp, r3
 80016de:	00c2      	lsls	r2, r0, #3
 80016e0:	2000      	movs	r0, #0
 80016e2:	0033      	movs	r3, r6
 80016e4:	407b      	eors	r3, r7
 80016e6:	469a      	mov	sl, r3
 80016e8:	464b      	mov	r3, r9
 80016ea:	2b0f      	cmp	r3, #15
 80016ec:	d900      	bls.n	80016f0 <__aeabi_ddiv+0x88>
 80016ee:	e0ef      	b.n	80018d0 <__aeabi_ddiv+0x268>
 80016f0:	4970      	ldr	r1, [pc, #448]	; (80018b4 <__aeabi_ddiv+0x24c>)
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	58cb      	ldr	r3, [r1, r3]
 80016f6:	469f      	mov	pc, r3
 80016f8:	4b6f      	ldr	r3, [pc, #444]	; (80018b8 <__aeabi_ddiv+0x250>)
 80016fa:	4652      	mov	r2, sl
 80016fc:	469c      	mov	ip, r3
 80016fe:	4322      	orrs	r2, r4
 8001700:	44e3      	add	fp, ip
 8001702:	2a00      	cmp	r2, #0
 8001704:	d000      	beq.n	8001708 <__aeabi_ddiv+0xa0>
 8001706:	e095      	b.n	8001834 <__aeabi_ddiv+0x1cc>
 8001708:	4649      	mov	r1, r9
 800170a:	2302      	movs	r3, #2
 800170c:	4319      	orrs	r1, r3
 800170e:	4689      	mov	r9, r1
 8001710:	2400      	movs	r4, #0
 8001712:	2002      	movs	r0, #2
 8001714:	e7e5      	b.n	80016e2 <__aeabi_ddiv+0x7a>
 8001716:	2300      	movs	r3, #0
 8001718:	2400      	movs	r4, #0
 800171a:	2500      	movs	r5, #0
 800171c:	4652      	mov	r2, sl
 800171e:	051b      	lsls	r3, r3, #20
 8001720:	4323      	orrs	r3, r4
 8001722:	07d2      	lsls	r2, r2, #31
 8001724:	4313      	orrs	r3, r2
 8001726:	0028      	movs	r0, r5
 8001728:	0019      	movs	r1, r3
 800172a:	b005      	add	sp, #20
 800172c:	bcf0      	pop	{r4, r5, r6, r7}
 800172e:	46bb      	mov	fp, r7
 8001730:	46b2      	mov	sl, r6
 8001732:	46a9      	mov	r9, r5
 8001734:	46a0      	mov	r8, r4
 8001736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001738:	2400      	movs	r4, #0
 800173a:	2500      	movs	r5, #0
 800173c:	4b5b      	ldr	r3, [pc, #364]	; (80018ac <__aeabi_ddiv+0x244>)
 800173e:	e7ed      	b.n	800171c <__aeabi_ddiv+0xb4>
 8001740:	464b      	mov	r3, r9
 8001742:	4323      	orrs	r3, r4
 8001744:	4698      	mov	r8, r3
 8001746:	d100      	bne.n	800174a <__aeabi_ddiv+0xe2>
 8001748:	e089      	b.n	800185e <__aeabi_ddiv+0x1f6>
 800174a:	2c00      	cmp	r4, #0
 800174c:	d100      	bne.n	8001750 <__aeabi_ddiv+0xe8>
 800174e:	e1e0      	b.n	8001b12 <__aeabi_ddiv+0x4aa>
 8001750:	0020      	movs	r0, r4
 8001752:	f001 fb07 	bl	8002d64 <__clzsi2>
 8001756:	0001      	movs	r1, r0
 8001758:	0002      	movs	r2, r0
 800175a:	390b      	subs	r1, #11
 800175c:	231d      	movs	r3, #29
 800175e:	1a5b      	subs	r3, r3, r1
 8001760:	4649      	mov	r1, r9
 8001762:	0010      	movs	r0, r2
 8001764:	40d9      	lsrs	r1, r3
 8001766:	3808      	subs	r0, #8
 8001768:	4084      	lsls	r4, r0
 800176a:	000b      	movs	r3, r1
 800176c:	464d      	mov	r5, r9
 800176e:	4323      	orrs	r3, r4
 8001770:	4698      	mov	r8, r3
 8001772:	4085      	lsls	r5, r0
 8001774:	4851      	ldr	r0, [pc, #324]	; (80018bc <__aeabi_ddiv+0x254>)
 8001776:	033c      	lsls	r4, r7, #12
 8001778:	1a83      	subs	r3, r0, r2
 800177a:	469b      	mov	fp, r3
 800177c:	2300      	movs	r3, #0
 800177e:	4699      	mov	r9, r3
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	007b      	lsls	r3, r7, #1
 8001784:	4650      	mov	r0, sl
 8001786:	0b24      	lsrs	r4, r4, #12
 8001788:	0d5b      	lsrs	r3, r3, #21
 800178a:	0fff      	lsrs	r7, r7, #31
 800178c:	2b00      	cmp	r3, #0
 800178e:	d197      	bne.n	80016c0 <__aeabi_ddiv+0x58>
 8001790:	4652      	mov	r2, sl
 8001792:	4322      	orrs	r2, r4
 8001794:	d055      	beq.n	8001842 <__aeabi_ddiv+0x1da>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d100      	bne.n	800179c <__aeabi_ddiv+0x134>
 800179a:	e1ca      	b.n	8001b32 <__aeabi_ddiv+0x4ca>
 800179c:	0020      	movs	r0, r4
 800179e:	f001 fae1 	bl	8002d64 <__clzsi2>
 80017a2:	0002      	movs	r2, r0
 80017a4:	3a0b      	subs	r2, #11
 80017a6:	231d      	movs	r3, #29
 80017a8:	0001      	movs	r1, r0
 80017aa:	1a9b      	subs	r3, r3, r2
 80017ac:	4652      	mov	r2, sl
 80017ae:	3908      	subs	r1, #8
 80017b0:	40da      	lsrs	r2, r3
 80017b2:	408c      	lsls	r4, r1
 80017b4:	4314      	orrs	r4, r2
 80017b6:	4652      	mov	r2, sl
 80017b8:	408a      	lsls	r2, r1
 80017ba:	4b41      	ldr	r3, [pc, #260]	; (80018c0 <__aeabi_ddiv+0x258>)
 80017bc:	4458      	add	r0, fp
 80017be:	469b      	mov	fp, r3
 80017c0:	4483      	add	fp, r0
 80017c2:	2000      	movs	r0, #0
 80017c4:	e78d      	b.n	80016e2 <__aeabi_ddiv+0x7a>
 80017c6:	464b      	mov	r3, r9
 80017c8:	4323      	orrs	r3, r4
 80017ca:	4698      	mov	r8, r3
 80017cc:	d140      	bne.n	8001850 <__aeabi_ddiv+0x1e8>
 80017ce:	2308      	movs	r3, #8
 80017d0:	4699      	mov	r9, r3
 80017d2:	3b06      	subs	r3, #6
 80017d4:	2500      	movs	r5, #0
 80017d6:	4683      	mov	fp, r0
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	e769      	b.n	80016b0 <__aeabi_ddiv+0x48>
 80017dc:	46b2      	mov	sl, r6
 80017de:	9b00      	ldr	r3, [sp, #0]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d0a9      	beq.n	8001738 <__aeabi_ddiv+0xd0>
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d100      	bne.n	80017ea <__aeabi_ddiv+0x182>
 80017e8:	e211      	b.n	8001c0e <__aeabi_ddiv+0x5a6>
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d093      	beq.n	8001716 <__aeabi_ddiv+0xae>
 80017ee:	4a35      	ldr	r2, [pc, #212]	; (80018c4 <__aeabi_ddiv+0x25c>)
 80017f0:	445a      	add	r2, fp
 80017f2:	2a00      	cmp	r2, #0
 80017f4:	dc00      	bgt.n	80017f8 <__aeabi_ddiv+0x190>
 80017f6:	e13c      	b.n	8001a72 <__aeabi_ddiv+0x40a>
 80017f8:	076b      	lsls	r3, r5, #29
 80017fa:	d000      	beq.n	80017fe <__aeabi_ddiv+0x196>
 80017fc:	e1a7      	b.n	8001b4e <__aeabi_ddiv+0x4e6>
 80017fe:	08ed      	lsrs	r5, r5, #3
 8001800:	4643      	mov	r3, r8
 8001802:	01db      	lsls	r3, r3, #7
 8001804:	d506      	bpl.n	8001814 <__aeabi_ddiv+0x1ac>
 8001806:	4642      	mov	r2, r8
 8001808:	4b2f      	ldr	r3, [pc, #188]	; (80018c8 <__aeabi_ddiv+0x260>)
 800180a:	401a      	ands	r2, r3
 800180c:	4690      	mov	r8, r2
 800180e:	2280      	movs	r2, #128	; 0x80
 8001810:	00d2      	lsls	r2, r2, #3
 8001812:	445a      	add	r2, fp
 8001814:	4b2d      	ldr	r3, [pc, #180]	; (80018cc <__aeabi_ddiv+0x264>)
 8001816:	429a      	cmp	r2, r3
 8001818:	dc8e      	bgt.n	8001738 <__aeabi_ddiv+0xd0>
 800181a:	4643      	mov	r3, r8
 800181c:	0552      	lsls	r2, r2, #21
 800181e:	0758      	lsls	r0, r3, #29
 8001820:	025c      	lsls	r4, r3, #9
 8001822:	4305      	orrs	r5, r0
 8001824:	0b24      	lsrs	r4, r4, #12
 8001826:	0d53      	lsrs	r3, r2, #21
 8001828:	e778      	b.n	800171c <__aeabi_ddiv+0xb4>
 800182a:	46ba      	mov	sl, r7
 800182c:	46a0      	mov	r8, r4
 800182e:	0015      	movs	r5, r2
 8001830:	9000      	str	r0, [sp, #0]
 8001832:	e7d4      	b.n	80017de <__aeabi_ddiv+0x176>
 8001834:	464a      	mov	r2, r9
 8001836:	2303      	movs	r3, #3
 8001838:	431a      	orrs	r2, r3
 800183a:	4691      	mov	r9, r2
 800183c:	2003      	movs	r0, #3
 800183e:	4652      	mov	r2, sl
 8001840:	e74f      	b.n	80016e2 <__aeabi_ddiv+0x7a>
 8001842:	4649      	mov	r1, r9
 8001844:	2301      	movs	r3, #1
 8001846:	4319      	orrs	r1, r3
 8001848:	4689      	mov	r9, r1
 800184a:	2400      	movs	r4, #0
 800184c:	2001      	movs	r0, #1
 800184e:	e748      	b.n	80016e2 <__aeabi_ddiv+0x7a>
 8001850:	230c      	movs	r3, #12
 8001852:	4699      	mov	r9, r3
 8001854:	3b09      	subs	r3, #9
 8001856:	46a0      	mov	r8, r4
 8001858:	4683      	mov	fp, r0
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	e728      	b.n	80016b0 <__aeabi_ddiv+0x48>
 800185e:	2304      	movs	r3, #4
 8001860:	4699      	mov	r9, r3
 8001862:	2300      	movs	r3, #0
 8001864:	469b      	mov	fp, r3
 8001866:	3301      	adds	r3, #1
 8001868:	2500      	movs	r5, #0
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	e720      	b.n	80016b0 <__aeabi_ddiv+0x48>
 800186e:	2300      	movs	r3, #0
 8001870:	2480      	movs	r4, #128	; 0x80
 8001872:	469a      	mov	sl, r3
 8001874:	2500      	movs	r5, #0
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <__aeabi_ddiv+0x244>)
 8001878:	0324      	lsls	r4, r4, #12
 800187a:	e74f      	b.n	800171c <__aeabi_ddiv+0xb4>
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	4641      	mov	r1, r8
 8001880:	031b      	lsls	r3, r3, #12
 8001882:	4219      	tst	r1, r3
 8001884:	d008      	beq.n	8001898 <__aeabi_ddiv+0x230>
 8001886:	421c      	tst	r4, r3
 8001888:	d106      	bne.n	8001898 <__aeabi_ddiv+0x230>
 800188a:	431c      	orrs	r4, r3
 800188c:	0324      	lsls	r4, r4, #12
 800188e:	46ba      	mov	sl, r7
 8001890:	0015      	movs	r5, r2
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <__aeabi_ddiv+0x244>)
 8001894:	0b24      	lsrs	r4, r4, #12
 8001896:	e741      	b.n	800171c <__aeabi_ddiv+0xb4>
 8001898:	2480      	movs	r4, #128	; 0x80
 800189a:	4643      	mov	r3, r8
 800189c:	0324      	lsls	r4, r4, #12
 800189e:	431c      	orrs	r4, r3
 80018a0:	0324      	lsls	r4, r4, #12
 80018a2:	46b2      	mov	sl, r6
 80018a4:	4b01      	ldr	r3, [pc, #4]	; (80018ac <__aeabi_ddiv+0x244>)
 80018a6:	0b24      	lsrs	r4, r4, #12
 80018a8:	e738      	b.n	800171c <__aeabi_ddiv+0xb4>
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	000007ff 	.word	0x000007ff
 80018b0:	fffffc01 	.word	0xfffffc01
 80018b4:	0800c498 	.word	0x0800c498
 80018b8:	fffff801 	.word	0xfffff801
 80018bc:	fffffc0d 	.word	0xfffffc0d
 80018c0:	000003f3 	.word	0x000003f3
 80018c4:	000003ff 	.word	0x000003ff
 80018c8:	feffffff 	.word	0xfeffffff
 80018cc:	000007fe 	.word	0x000007fe
 80018d0:	4544      	cmp	r4, r8
 80018d2:	d200      	bcs.n	80018d6 <__aeabi_ddiv+0x26e>
 80018d4:	e116      	b.n	8001b04 <__aeabi_ddiv+0x49c>
 80018d6:	d100      	bne.n	80018da <__aeabi_ddiv+0x272>
 80018d8:	e111      	b.n	8001afe <__aeabi_ddiv+0x496>
 80018da:	2301      	movs	r3, #1
 80018dc:	425b      	negs	r3, r3
 80018de:	469c      	mov	ip, r3
 80018e0:	002e      	movs	r6, r5
 80018e2:	4640      	mov	r0, r8
 80018e4:	2500      	movs	r5, #0
 80018e6:	44e3      	add	fp, ip
 80018e8:	0223      	lsls	r3, r4, #8
 80018ea:	0e14      	lsrs	r4, r2, #24
 80018ec:	431c      	orrs	r4, r3
 80018ee:	0c1b      	lsrs	r3, r3, #16
 80018f0:	4699      	mov	r9, r3
 80018f2:	0423      	lsls	r3, r4, #16
 80018f4:	0c1f      	lsrs	r7, r3, #16
 80018f6:	0212      	lsls	r2, r2, #8
 80018f8:	4649      	mov	r1, r9
 80018fa:	9200      	str	r2, [sp, #0]
 80018fc:	9701      	str	r7, [sp, #4]
 80018fe:	f7fe fca5 	bl	800024c <__aeabi_uidivmod>
 8001902:	0002      	movs	r2, r0
 8001904:	437a      	muls	r2, r7
 8001906:	040b      	lsls	r3, r1, #16
 8001908:	0c31      	lsrs	r1, r6, #16
 800190a:	4680      	mov	r8, r0
 800190c:	4319      	orrs	r1, r3
 800190e:	428a      	cmp	r2, r1
 8001910:	d90b      	bls.n	800192a <__aeabi_ddiv+0x2c2>
 8001912:	2301      	movs	r3, #1
 8001914:	425b      	negs	r3, r3
 8001916:	469c      	mov	ip, r3
 8001918:	1909      	adds	r1, r1, r4
 800191a:	44e0      	add	r8, ip
 800191c:	428c      	cmp	r4, r1
 800191e:	d804      	bhi.n	800192a <__aeabi_ddiv+0x2c2>
 8001920:	428a      	cmp	r2, r1
 8001922:	d902      	bls.n	800192a <__aeabi_ddiv+0x2c2>
 8001924:	1e83      	subs	r3, r0, #2
 8001926:	4698      	mov	r8, r3
 8001928:	1909      	adds	r1, r1, r4
 800192a:	1a88      	subs	r0, r1, r2
 800192c:	4649      	mov	r1, r9
 800192e:	f7fe fc8d 	bl	800024c <__aeabi_uidivmod>
 8001932:	0409      	lsls	r1, r1, #16
 8001934:	468c      	mov	ip, r1
 8001936:	0431      	lsls	r1, r6, #16
 8001938:	4666      	mov	r6, ip
 800193a:	9a01      	ldr	r2, [sp, #4]
 800193c:	0c09      	lsrs	r1, r1, #16
 800193e:	4342      	muls	r2, r0
 8001940:	0003      	movs	r3, r0
 8001942:	4331      	orrs	r1, r6
 8001944:	428a      	cmp	r2, r1
 8001946:	d904      	bls.n	8001952 <__aeabi_ddiv+0x2ea>
 8001948:	1909      	adds	r1, r1, r4
 800194a:	3b01      	subs	r3, #1
 800194c:	428c      	cmp	r4, r1
 800194e:	d800      	bhi.n	8001952 <__aeabi_ddiv+0x2ea>
 8001950:	e111      	b.n	8001b76 <__aeabi_ddiv+0x50e>
 8001952:	1a89      	subs	r1, r1, r2
 8001954:	4642      	mov	r2, r8
 8001956:	9e00      	ldr	r6, [sp, #0]
 8001958:	0412      	lsls	r2, r2, #16
 800195a:	431a      	orrs	r2, r3
 800195c:	0c33      	lsrs	r3, r6, #16
 800195e:	001f      	movs	r7, r3
 8001960:	0c10      	lsrs	r0, r2, #16
 8001962:	4690      	mov	r8, r2
 8001964:	9302      	str	r3, [sp, #8]
 8001966:	0413      	lsls	r3, r2, #16
 8001968:	0432      	lsls	r2, r6, #16
 800196a:	0c16      	lsrs	r6, r2, #16
 800196c:	0032      	movs	r2, r6
 800196e:	0c1b      	lsrs	r3, r3, #16
 8001970:	435a      	muls	r2, r3
 8001972:	9603      	str	r6, [sp, #12]
 8001974:	437b      	muls	r3, r7
 8001976:	4346      	muls	r6, r0
 8001978:	4378      	muls	r0, r7
 800197a:	0c17      	lsrs	r7, r2, #16
 800197c:	46bc      	mov	ip, r7
 800197e:	199b      	adds	r3, r3, r6
 8001980:	4463      	add	r3, ip
 8001982:	429e      	cmp	r6, r3
 8001984:	d903      	bls.n	800198e <__aeabi_ddiv+0x326>
 8001986:	2680      	movs	r6, #128	; 0x80
 8001988:	0276      	lsls	r6, r6, #9
 800198a:	46b4      	mov	ip, r6
 800198c:	4460      	add	r0, ip
 800198e:	0c1e      	lsrs	r6, r3, #16
 8001990:	1830      	adds	r0, r6, r0
 8001992:	0416      	lsls	r6, r2, #16
 8001994:	041b      	lsls	r3, r3, #16
 8001996:	0c36      	lsrs	r6, r6, #16
 8001998:	199e      	adds	r6, r3, r6
 800199a:	4281      	cmp	r1, r0
 800199c:	d200      	bcs.n	80019a0 <__aeabi_ddiv+0x338>
 800199e:	e09c      	b.n	8001ada <__aeabi_ddiv+0x472>
 80019a0:	d100      	bne.n	80019a4 <__aeabi_ddiv+0x33c>
 80019a2:	e097      	b.n	8001ad4 <__aeabi_ddiv+0x46c>
 80019a4:	1bae      	subs	r6, r5, r6
 80019a6:	1a09      	subs	r1, r1, r0
 80019a8:	42b5      	cmp	r5, r6
 80019aa:	4180      	sbcs	r0, r0
 80019ac:	4240      	negs	r0, r0
 80019ae:	1a08      	subs	r0, r1, r0
 80019b0:	4284      	cmp	r4, r0
 80019b2:	d100      	bne.n	80019b6 <__aeabi_ddiv+0x34e>
 80019b4:	e111      	b.n	8001bda <__aeabi_ddiv+0x572>
 80019b6:	4649      	mov	r1, r9
 80019b8:	f7fe fc48 	bl	800024c <__aeabi_uidivmod>
 80019bc:	9a01      	ldr	r2, [sp, #4]
 80019be:	040b      	lsls	r3, r1, #16
 80019c0:	4342      	muls	r2, r0
 80019c2:	0c31      	lsrs	r1, r6, #16
 80019c4:	0005      	movs	r5, r0
 80019c6:	4319      	orrs	r1, r3
 80019c8:	428a      	cmp	r2, r1
 80019ca:	d907      	bls.n	80019dc <__aeabi_ddiv+0x374>
 80019cc:	1909      	adds	r1, r1, r4
 80019ce:	3d01      	subs	r5, #1
 80019d0:	428c      	cmp	r4, r1
 80019d2:	d803      	bhi.n	80019dc <__aeabi_ddiv+0x374>
 80019d4:	428a      	cmp	r2, r1
 80019d6:	d901      	bls.n	80019dc <__aeabi_ddiv+0x374>
 80019d8:	1e85      	subs	r5, r0, #2
 80019da:	1909      	adds	r1, r1, r4
 80019dc:	1a88      	subs	r0, r1, r2
 80019de:	4649      	mov	r1, r9
 80019e0:	f7fe fc34 	bl	800024c <__aeabi_uidivmod>
 80019e4:	0409      	lsls	r1, r1, #16
 80019e6:	468c      	mov	ip, r1
 80019e8:	0431      	lsls	r1, r6, #16
 80019ea:	4666      	mov	r6, ip
 80019ec:	9a01      	ldr	r2, [sp, #4]
 80019ee:	0c09      	lsrs	r1, r1, #16
 80019f0:	4342      	muls	r2, r0
 80019f2:	0003      	movs	r3, r0
 80019f4:	4331      	orrs	r1, r6
 80019f6:	428a      	cmp	r2, r1
 80019f8:	d907      	bls.n	8001a0a <__aeabi_ddiv+0x3a2>
 80019fa:	1909      	adds	r1, r1, r4
 80019fc:	3b01      	subs	r3, #1
 80019fe:	428c      	cmp	r4, r1
 8001a00:	d803      	bhi.n	8001a0a <__aeabi_ddiv+0x3a2>
 8001a02:	428a      	cmp	r2, r1
 8001a04:	d901      	bls.n	8001a0a <__aeabi_ddiv+0x3a2>
 8001a06:	1e83      	subs	r3, r0, #2
 8001a08:	1909      	adds	r1, r1, r4
 8001a0a:	9e03      	ldr	r6, [sp, #12]
 8001a0c:	1a89      	subs	r1, r1, r2
 8001a0e:	0032      	movs	r2, r6
 8001a10:	042d      	lsls	r5, r5, #16
 8001a12:	431d      	orrs	r5, r3
 8001a14:	9f02      	ldr	r7, [sp, #8]
 8001a16:	042b      	lsls	r3, r5, #16
 8001a18:	0c1b      	lsrs	r3, r3, #16
 8001a1a:	435a      	muls	r2, r3
 8001a1c:	437b      	muls	r3, r7
 8001a1e:	469c      	mov	ip, r3
 8001a20:	0c28      	lsrs	r0, r5, #16
 8001a22:	4346      	muls	r6, r0
 8001a24:	0c13      	lsrs	r3, r2, #16
 8001a26:	44b4      	add	ip, r6
 8001a28:	4463      	add	r3, ip
 8001a2a:	4378      	muls	r0, r7
 8001a2c:	429e      	cmp	r6, r3
 8001a2e:	d903      	bls.n	8001a38 <__aeabi_ddiv+0x3d0>
 8001a30:	2680      	movs	r6, #128	; 0x80
 8001a32:	0276      	lsls	r6, r6, #9
 8001a34:	46b4      	mov	ip, r6
 8001a36:	4460      	add	r0, ip
 8001a38:	0c1e      	lsrs	r6, r3, #16
 8001a3a:	0412      	lsls	r2, r2, #16
 8001a3c:	041b      	lsls	r3, r3, #16
 8001a3e:	0c12      	lsrs	r2, r2, #16
 8001a40:	1830      	adds	r0, r6, r0
 8001a42:	189b      	adds	r3, r3, r2
 8001a44:	4281      	cmp	r1, r0
 8001a46:	d306      	bcc.n	8001a56 <__aeabi_ddiv+0x3ee>
 8001a48:	d002      	beq.n	8001a50 <__aeabi_ddiv+0x3e8>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	431d      	orrs	r5, r3
 8001a4e:	e6ce      	b.n	80017ee <__aeabi_ddiv+0x186>
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0x3ee>
 8001a54:	e6cb      	b.n	80017ee <__aeabi_ddiv+0x186>
 8001a56:	1861      	adds	r1, r4, r1
 8001a58:	1e6e      	subs	r6, r5, #1
 8001a5a:	42a1      	cmp	r1, r4
 8001a5c:	d200      	bcs.n	8001a60 <__aeabi_ddiv+0x3f8>
 8001a5e:	e0a4      	b.n	8001baa <__aeabi_ddiv+0x542>
 8001a60:	4281      	cmp	r1, r0
 8001a62:	d200      	bcs.n	8001a66 <__aeabi_ddiv+0x3fe>
 8001a64:	e0c9      	b.n	8001bfa <__aeabi_ddiv+0x592>
 8001a66:	d100      	bne.n	8001a6a <__aeabi_ddiv+0x402>
 8001a68:	e0d9      	b.n	8001c1e <__aeabi_ddiv+0x5b6>
 8001a6a:	0035      	movs	r5, r6
 8001a6c:	e7ed      	b.n	8001a4a <__aeabi_ddiv+0x3e2>
 8001a6e:	2501      	movs	r5, #1
 8001a70:	426d      	negs	r5, r5
 8001a72:	2101      	movs	r1, #1
 8001a74:	1a89      	subs	r1, r1, r2
 8001a76:	2938      	cmp	r1, #56	; 0x38
 8001a78:	dd00      	ble.n	8001a7c <__aeabi_ddiv+0x414>
 8001a7a:	e64c      	b.n	8001716 <__aeabi_ddiv+0xae>
 8001a7c:	291f      	cmp	r1, #31
 8001a7e:	dc00      	bgt.n	8001a82 <__aeabi_ddiv+0x41a>
 8001a80:	e07f      	b.n	8001b82 <__aeabi_ddiv+0x51a>
 8001a82:	231f      	movs	r3, #31
 8001a84:	425b      	negs	r3, r3
 8001a86:	1a9a      	subs	r2, r3, r2
 8001a88:	4643      	mov	r3, r8
 8001a8a:	40d3      	lsrs	r3, r2
 8001a8c:	2920      	cmp	r1, #32
 8001a8e:	d004      	beq.n	8001a9a <__aeabi_ddiv+0x432>
 8001a90:	4644      	mov	r4, r8
 8001a92:	4a65      	ldr	r2, [pc, #404]	; (8001c28 <__aeabi_ddiv+0x5c0>)
 8001a94:	445a      	add	r2, fp
 8001a96:	4094      	lsls	r4, r2
 8001a98:	4325      	orrs	r5, r4
 8001a9a:	1e6a      	subs	r2, r5, #1
 8001a9c:	4195      	sbcs	r5, r2
 8001a9e:	2207      	movs	r2, #7
 8001aa0:	432b      	orrs	r3, r5
 8001aa2:	0015      	movs	r5, r2
 8001aa4:	2400      	movs	r4, #0
 8001aa6:	401d      	ands	r5, r3
 8001aa8:	421a      	tst	r2, r3
 8001aaa:	d100      	bne.n	8001aae <__aeabi_ddiv+0x446>
 8001aac:	e0a1      	b.n	8001bf2 <__aeabi_ddiv+0x58a>
 8001aae:	220f      	movs	r2, #15
 8001ab0:	2400      	movs	r4, #0
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	2a04      	cmp	r2, #4
 8001ab6:	d100      	bne.n	8001aba <__aeabi_ddiv+0x452>
 8001ab8:	e098      	b.n	8001bec <__aeabi_ddiv+0x584>
 8001aba:	1d1a      	adds	r2, r3, #4
 8001abc:	429a      	cmp	r2, r3
 8001abe:	419b      	sbcs	r3, r3
 8001ac0:	425b      	negs	r3, r3
 8001ac2:	18e4      	adds	r4, r4, r3
 8001ac4:	0013      	movs	r3, r2
 8001ac6:	0222      	lsls	r2, r4, #8
 8001ac8:	d400      	bmi.n	8001acc <__aeabi_ddiv+0x464>
 8001aca:	e08f      	b.n	8001bec <__aeabi_ddiv+0x584>
 8001acc:	2301      	movs	r3, #1
 8001ace:	2400      	movs	r4, #0
 8001ad0:	2500      	movs	r5, #0
 8001ad2:	e623      	b.n	800171c <__aeabi_ddiv+0xb4>
 8001ad4:	42b5      	cmp	r5, r6
 8001ad6:	d300      	bcc.n	8001ada <__aeabi_ddiv+0x472>
 8001ad8:	e764      	b.n	80019a4 <__aeabi_ddiv+0x33c>
 8001ada:	4643      	mov	r3, r8
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	9b00      	ldr	r3, [sp, #0]
 8001ae0:	469c      	mov	ip, r3
 8001ae2:	4465      	add	r5, ip
 8001ae4:	001f      	movs	r7, r3
 8001ae6:	429d      	cmp	r5, r3
 8001ae8:	419b      	sbcs	r3, r3
 8001aea:	425b      	negs	r3, r3
 8001aec:	191b      	adds	r3, r3, r4
 8001aee:	18c9      	adds	r1, r1, r3
 8001af0:	428c      	cmp	r4, r1
 8001af2:	d23a      	bcs.n	8001b6a <__aeabi_ddiv+0x502>
 8001af4:	4288      	cmp	r0, r1
 8001af6:	d863      	bhi.n	8001bc0 <__aeabi_ddiv+0x558>
 8001af8:	d060      	beq.n	8001bbc <__aeabi_ddiv+0x554>
 8001afa:	4690      	mov	r8, r2
 8001afc:	e752      	b.n	80019a4 <__aeabi_ddiv+0x33c>
 8001afe:	42aa      	cmp	r2, r5
 8001b00:	d900      	bls.n	8001b04 <__aeabi_ddiv+0x49c>
 8001b02:	e6ea      	b.n	80018da <__aeabi_ddiv+0x272>
 8001b04:	4643      	mov	r3, r8
 8001b06:	07de      	lsls	r6, r3, #31
 8001b08:	0858      	lsrs	r0, r3, #1
 8001b0a:	086b      	lsrs	r3, r5, #1
 8001b0c:	431e      	orrs	r6, r3
 8001b0e:	07ed      	lsls	r5, r5, #31
 8001b10:	e6ea      	b.n	80018e8 <__aeabi_ddiv+0x280>
 8001b12:	4648      	mov	r0, r9
 8001b14:	f001 f926 	bl	8002d64 <__clzsi2>
 8001b18:	0001      	movs	r1, r0
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	3115      	adds	r1, #21
 8001b1e:	3220      	adds	r2, #32
 8001b20:	291c      	cmp	r1, #28
 8001b22:	dc00      	bgt.n	8001b26 <__aeabi_ddiv+0x4be>
 8001b24:	e61a      	b.n	800175c <__aeabi_ddiv+0xf4>
 8001b26:	464b      	mov	r3, r9
 8001b28:	3808      	subs	r0, #8
 8001b2a:	4083      	lsls	r3, r0
 8001b2c:	2500      	movs	r5, #0
 8001b2e:	4698      	mov	r8, r3
 8001b30:	e620      	b.n	8001774 <__aeabi_ddiv+0x10c>
 8001b32:	f001 f917 	bl	8002d64 <__clzsi2>
 8001b36:	0003      	movs	r3, r0
 8001b38:	001a      	movs	r2, r3
 8001b3a:	3215      	adds	r2, #21
 8001b3c:	3020      	adds	r0, #32
 8001b3e:	2a1c      	cmp	r2, #28
 8001b40:	dc00      	bgt.n	8001b44 <__aeabi_ddiv+0x4dc>
 8001b42:	e630      	b.n	80017a6 <__aeabi_ddiv+0x13e>
 8001b44:	4654      	mov	r4, sl
 8001b46:	3b08      	subs	r3, #8
 8001b48:	2200      	movs	r2, #0
 8001b4a:	409c      	lsls	r4, r3
 8001b4c:	e635      	b.n	80017ba <__aeabi_ddiv+0x152>
 8001b4e:	230f      	movs	r3, #15
 8001b50:	402b      	ands	r3, r5
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d100      	bne.n	8001b58 <__aeabi_ddiv+0x4f0>
 8001b56:	e652      	b.n	80017fe <__aeabi_ddiv+0x196>
 8001b58:	2305      	movs	r3, #5
 8001b5a:	425b      	negs	r3, r3
 8001b5c:	42ab      	cmp	r3, r5
 8001b5e:	419b      	sbcs	r3, r3
 8001b60:	3504      	adds	r5, #4
 8001b62:	425b      	negs	r3, r3
 8001b64:	08ed      	lsrs	r5, r5, #3
 8001b66:	4498      	add	r8, r3
 8001b68:	e64a      	b.n	8001800 <__aeabi_ddiv+0x198>
 8001b6a:	428c      	cmp	r4, r1
 8001b6c:	d1c5      	bne.n	8001afa <__aeabi_ddiv+0x492>
 8001b6e:	42af      	cmp	r7, r5
 8001b70:	d9c0      	bls.n	8001af4 <__aeabi_ddiv+0x48c>
 8001b72:	4690      	mov	r8, r2
 8001b74:	e716      	b.n	80019a4 <__aeabi_ddiv+0x33c>
 8001b76:	428a      	cmp	r2, r1
 8001b78:	d800      	bhi.n	8001b7c <__aeabi_ddiv+0x514>
 8001b7a:	e6ea      	b.n	8001952 <__aeabi_ddiv+0x2ea>
 8001b7c:	1e83      	subs	r3, r0, #2
 8001b7e:	1909      	adds	r1, r1, r4
 8001b80:	e6e7      	b.n	8001952 <__aeabi_ddiv+0x2ea>
 8001b82:	4a2a      	ldr	r2, [pc, #168]	; (8001c2c <__aeabi_ddiv+0x5c4>)
 8001b84:	0028      	movs	r0, r5
 8001b86:	445a      	add	r2, fp
 8001b88:	4643      	mov	r3, r8
 8001b8a:	4095      	lsls	r5, r2
 8001b8c:	4093      	lsls	r3, r2
 8001b8e:	40c8      	lsrs	r0, r1
 8001b90:	1e6a      	subs	r2, r5, #1
 8001b92:	4195      	sbcs	r5, r2
 8001b94:	4644      	mov	r4, r8
 8001b96:	4303      	orrs	r3, r0
 8001b98:	432b      	orrs	r3, r5
 8001b9a:	40cc      	lsrs	r4, r1
 8001b9c:	075a      	lsls	r2, r3, #29
 8001b9e:	d092      	beq.n	8001ac6 <__aeabi_ddiv+0x45e>
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	2a04      	cmp	r2, #4
 8001ba6:	d188      	bne.n	8001aba <__aeabi_ddiv+0x452>
 8001ba8:	e78d      	b.n	8001ac6 <__aeabi_ddiv+0x45e>
 8001baa:	0035      	movs	r5, r6
 8001bac:	4281      	cmp	r1, r0
 8001bae:	d000      	beq.n	8001bb2 <__aeabi_ddiv+0x54a>
 8001bb0:	e74b      	b.n	8001a4a <__aeabi_ddiv+0x3e2>
 8001bb2:	9a00      	ldr	r2, [sp, #0]
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d000      	beq.n	8001bba <__aeabi_ddiv+0x552>
 8001bb8:	e747      	b.n	8001a4a <__aeabi_ddiv+0x3e2>
 8001bba:	e618      	b.n	80017ee <__aeabi_ddiv+0x186>
 8001bbc:	42ae      	cmp	r6, r5
 8001bbe:	d99c      	bls.n	8001afa <__aeabi_ddiv+0x492>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	425b      	negs	r3, r3
 8001bc4:	469c      	mov	ip, r3
 8001bc6:	9b00      	ldr	r3, [sp, #0]
 8001bc8:	44e0      	add	r8, ip
 8001bca:	469c      	mov	ip, r3
 8001bcc:	4465      	add	r5, ip
 8001bce:	429d      	cmp	r5, r3
 8001bd0:	419b      	sbcs	r3, r3
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	191b      	adds	r3, r3, r4
 8001bd6:	18c9      	adds	r1, r1, r3
 8001bd8:	e6e4      	b.n	80019a4 <__aeabi_ddiv+0x33c>
 8001bda:	4a15      	ldr	r2, [pc, #84]	; (8001c30 <__aeabi_ddiv+0x5c8>)
 8001bdc:	445a      	add	r2, fp
 8001bde:	2a00      	cmp	r2, #0
 8001be0:	dc00      	bgt.n	8001be4 <__aeabi_ddiv+0x57c>
 8001be2:	e744      	b.n	8001a6e <__aeabi_ddiv+0x406>
 8001be4:	2301      	movs	r3, #1
 8001be6:	2500      	movs	r5, #0
 8001be8:	4498      	add	r8, r3
 8001bea:	e609      	b.n	8001800 <__aeabi_ddiv+0x198>
 8001bec:	0765      	lsls	r5, r4, #29
 8001bee:	0264      	lsls	r4, r4, #9
 8001bf0:	0b24      	lsrs	r4, r4, #12
 8001bf2:	08db      	lsrs	r3, r3, #3
 8001bf4:	431d      	orrs	r5, r3
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e590      	b.n	800171c <__aeabi_ddiv+0xb4>
 8001bfa:	9e00      	ldr	r6, [sp, #0]
 8001bfc:	3d02      	subs	r5, #2
 8001bfe:	0072      	lsls	r2, r6, #1
 8001c00:	42b2      	cmp	r2, r6
 8001c02:	41bf      	sbcs	r7, r7
 8001c04:	427f      	negs	r7, r7
 8001c06:	193c      	adds	r4, r7, r4
 8001c08:	1909      	adds	r1, r1, r4
 8001c0a:	9200      	str	r2, [sp, #0]
 8001c0c:	e7ce      	b.n	8001bac <__aeabi_ddiv+0x544>
 8001c0e:	2480      	movs	r4, #128	; 0x80
 8001c10:	4643      	mov	r3, r8
 8001c12:	0324      	lsls	r4, r4, #12
 8001c14:	431c      	orrs	r4, r3
 8001c16:	0324      	lsls	r4, r4, #12
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <__aeabi_ddiv+0x5cc>)
 8001c1a:	0b24      	lsrs	r4, r4, #12
 8001c1c:	e57e      	b.n	800171c <__aeabi_ddiv+0xb4>
 8001c1e:	9a00      	ldr	r2, [sp, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d3ea      	bcc.n	8001bfa <__aeabi_ddiv+0x592>
 8001c24:	0035      	movs	r5, r6
 8001c26:	e7c4      	b.n	8001bb2 <__aeabi_ddiv+0x54a>
 8001c28:	0000043e 	.word	0x0000043e
 8001c2c:	0000041e 	.word	0x0000041e
 8001c30:	000003ff 	.word	0x000003ff
 8001c34:	000007ff 	.word	0x000007ff

08001c38 <__eqdf2>:
 8001c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c3a:	464f      	mov	r7, r9
 8001c3c:	4646      	mov	r6, r8
 8001c3e:	46d6      	mov	lr, sl
 8001c40:	4694      	mov	ip, r2
 8001c42:	4691      	mov	r9, r2
 8001c44:	031a      	lsls	r2, r3, #12
 8001c46:	0b12      	lsrs	r2, r2, #12
 8001c48:	4d18      	ldr	r5, [pc, #96]	; (8001cac <__eqdf2+0x74>)
 8001c4a:	b5c0      	push	{r6, r7, lr}
 8001c4c:	004c      	lsls	r4, r1, #1
 8001c4e:	030f      	lsls	r7, r1, #12
 8001c50:	4692      	mov	sl, r2
 8001c52:	005a      	lsls	r2, r3, #1
 8001c54:	0006      	movs	r6, r0
 8001c56:	4680      	mov	r8, r0
 8001c58:	0b3f      	lsrs	r7, r7, #12
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	0d64      	lsrs	r4, r4, #21
 8001c5e:	0fc9      	lsrs	r1, r1, #31
 8001c60:	0d52      	lsrs	r2, r2, #21
 8001c62:	0fdb      	lsrs	r3, r3, #31
 8001c64:	42ac      	cmp	r4, r5
 8001c66:	d00a      	beq.n	8001c7e <__eqdf2+0x46>
 8001c68:	42aa      	cmp	r2, r5
 8001c6a:	d003      	beq.n	8001c74 <__eqdf2+0x3c>
 8001c6c:	4294      	cmp	r4, r2
 8001c6e:	d101      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c70:	4557      	cmp	r7, sl
 8001c72:	d00d      	beq.n	8001c90 <__eqdf2+0x58>
 8001c74:	bce0      	pop	{r5, r6, r7}
 8001c76:	46ba      	mov	sl, r7
 8001c78:	46b1      	mov	r9, r6
 8001c7a:	46a8      	mov	r8, r5
 8001c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c7e:	003d      	movs	r5, r7
 8001c80:	4335      	orrs	r5, r6
 8001c82:	d1f7      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c84:	42a2      	cmp	r2, r4
 8001c86:	d1f5      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c88:	4652      	mov	r2, sl
 8001c8a:	4665      	mov	r5, ip
 8001c8c:	432a      	orrs	r2, r5
 8001c8e:	d1f1      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c90:	2001      	movs	r0, #1
 8001c92:	45c8      	cmp	r8, r9
 8001c94:	d1ee      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c96:	4299      	cmp	r1, r3
 8001c98:	d006      	beq.n	8001ca8 <__eqdf2+0x70>
 8001c9a:	2c00      	cmp	r4, #0
 8001c9c:	d1ea      	bne.n	8001c74 <__eqdf2+0x3c>
 8001c9e:	433e      	orrs	r6, r7
 8001ca0:	0030      	movs	r0, r6
 8001ca2:	1e46      	subs	r6, r0, #1
 8001ca4:	41b0      	sbcs	r0, r6
 8001ca6:	e7e5      	b.n	8001c74 <__eqdf2+0x3c>
 8001ca8:	2000      	movs	r0, #0
 8001caa:	e7e3      	b.n	8001c74 <__eqdf2+0x3c>
 8001cac:	000007ff 	.word	0x000007ff

08001cb0 <__gedf2>:
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	464e      	mov	r6, r9
 8001cb4:	4645      	mov	r5, r8
 8001cb6:	4657      	mov	r7, sl
 8001cb8:	46de      	mov	lr, fp
 8001cba:	0004      	movs	r4, r0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	b5e0      	push	{r5, r6, r7, lr}
 8001cc0:	0016      	movs	r6, r2
 8001cc2:	031b      	lsls	r3, r3, #12
 8001cc4:	0b1b      	lsrs	r3, r3, #12
 8001cc6:	4d32      	ldr	r5, [pc, #200]	; (8001d90 <__gedf2+0xe0>)
 8001cc8:	030f      	lsls	r7, r1, #12
 8001cca:	004a      	lsls	r2, r1, #1
 8001ccc:	4699      	mov	r9, r3
 8001cce:	0043      	lsls	r3, r0, #1
 8001cd0:	46a4      	mov	ip, r4
 8001cd2:	46b0      	mov	r8, r6
 8001cd4:	0b3f      	lsrs	r7, r7, #12
 8001cd6:	0d52      	lsrs	r2, r2, #21
 8001cd8:	0fc9      	lsrs	r1, r1, #31
 8001cda:	0d5b      	lsrs	r3, r3, #21
 8001cdc:	0fc0      	lsrs	r0, r0, #31
 8001cde:	42aa      	cmp	r2, r5
 8001ce0:	d029      	beq.n	8001d36 <__gedf2+0x86>
 8001ce2:	42ab      	cmp	r3, r5
 8001ce4:	d018      	beq.n	8001d18 <__gedf2+0x68>
 8001ce6:	2a00      	cmp	r2, #0
 8001ce8:	d12a      	bne.n	8001d40 <__gedf2+0x90>
 8001cea:	433c      	orrs	r4, r7
 8001cec:	46a3      	mov	fp, r4
 8001cee:	4265      	negs	r5, r4
 8001cf0:	4165      	adcs	r5, r4
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d102      	bne.n	8001cfc <__gedf2+0x4c>
 8001cf6:	464c      	mov	r4, r9
 8001cf8:	4326      	orrs	r6, r4
 8001cfa:	d027      	beq.n	8001d4c <__gedf2+0x9c>
 8001cfc:	2d00      	cmp	r5, #0
 8001cfe:	d115      	bne.n	8001d2c <__gedf2+0x7c>
 8001d00:	4281      	cmp	r1, r0
 8001d02:	d028      	beq.n	8001d56 <__gedf2+0xa6>
 8001d04:	2002      	movs	r0, #2
 8001d06:	3901      	subs	r1, #1
 8001d08:	4008      	ands	r0, r1
 8001d0a:	3801      	subs	r0, #1
 8001d0c:	bcf0      	pop	{r4, r5, r6, r7}
 8001d0e:	46bb      	mov	fp, r7
 8001d10:	46b2      	mov	sl, r6
 8001d12:	46a9      	mov	r9, r5
 8001d14:	46a0      	mov	r8, r4
 8001d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d18:	464d      	mov	r5, r9
 8001d1a:	432e      	orrs	r6, r5
 8001d1c:	d12f      	bne.n	8001d7e <__gedf2+0xce>
 8001d1e:	2a00      	cmp	r2, #0
 8001d20:	d1ee      	bne.n	8001d00 <__gedf2+0x50>
 8001d22:	433c      	orrs	r4, r7
 8001d24:	4265      	negs	r5, r4
 8001d26:	4165      	adcs	r5, r4
 8001d28:	2d00      	cmp	r5, #0
 8001d2a:	d0e9      	beq.n	8001d00 <__gedf2+0x50>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	d1ed      	bne.n	8001d0c <__gedf2+0x5c>
 8001d30:	2001      	movs	r0, #1
 8001d32:	4240      	negs	r0, r0
 8001d34:	e7ea      	b.n	8001d0c <__gedf2+0x5c>
 8001d36:	003d      	movs	r5, r7
 8001d38:	4325      	orrs	r5, r4
 8001d3a:	d120      	bne.n	8001d7e <__gedf2+0xce>
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d0eb      	beq.n	8001d18 <__gedf2+0x68>
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d1dd      	bne.n	8001d00 <__gedf2+0x50>
 8001d44:	464c      	mov	r4, r9
 8001d46:	4326      	orrs	r6, r4
 8001d48:	d1da      	bne.n	8001d00 <__gedf2+0x50>
 8001d4a:	e7db      	b.n	8001d04 <__gedf2+0x54>
 8001d4c:	465b      	mov	r3, fp
 8001d4e:	2000      	movs	r0, #0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0db      	beq.n	8001d0c <__gedf2+0x5c>
 8001d54:	e7d6      	b.n	8001d04 <__gedf2+0x54>
 8001d56:	429a      	cmp	r2, r3
 8001d58:	dc0a      	bgt.n	8001d70 <__gedf2+0xc0>
 8001d5a:	dbe7      	blt.n	8001d2c <__gedf2+0x7c>
 8001d5c:	454f      	cmp	r7, r9
 8001d5e:	d8d1      	bhi.n	8001d04 <__gedf2+0x54>
 8001d60:	d010      	beq.n	8001d84 <__gedf2+0xd4>
 8001d62:	2000      	movs	r0, #0
 8001d64:	454f      	cmp	r7, r9
 8001d66:	d2d1      	bcs.n	8001d0c <__gedf2+0x5c>
 8001d68:	2900      	cmp	r1, #0
 8001d6a:	d0e1      	beq.n	8001d30 <__gedf2+0x80>
 8001d6c:	0008      	movs	r0, r1
 8001d6e:	e7cd      	b.n	8001d0c <__gedf2+0x5c>
 8001d70:	4243      	negs	r3, r0
 8001d72:	4158      	adcs	r0, r3
 8001d74:	2302      	movs	r3, #2
 8001d76:	4240      	negs	r0, r0
 8001d78:	4018      	ands	r0, r3
 8001d7a:	3801      	subs	r0, #1
 8001d7c:	e7c6      	b.n	8001d0c <__gedf2+0x5c>
 8001d7e:	2002      	movs	r0, #2
 8001d80:	4240      	negs	r0, r0
 8001d82:	e7c3      	b.n	8001d0c <__gedf2+0x5c>
 8001d84:	45c4      	cmp	ip, r8
 8001d86:	d8bd      	bhi.n	8001d04 <__gedf2+0x54>
 8001d88:	2000      	movs	r0, #0
 8001d8a:	45c4      	cmp	ip, r8
 8001d8c:	d2be      	bcs.n	8001d0c <__gedf2+0x5c>
 8001d8e:	e7eb      	b.n	8001d68 <__gedf2+0xb8>
 8001d90:	000007ff 	.word	0x000007ff

08001d94 <__ledf2>:
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	464e      	mov	r6, r9
 8001d98:	4645      	mov	r5, r8
 8001d9a:	4657      	mov	r7, sl
 8001d9c:	46de      	mov	lr, fp
 8001d9e:	0004      	movs	r4, r0
 8001da0:	0018      	movs	r0, r3
 8001da2:	b5e0      	push	{r5, r6, r7, lr}
 8001da4:	0016      	movs	r6, r2
 8001da6:	031b      	lsls	r3, r3, #12
 8001da8:	0b1b      	lsrs	r3, r3, #12
 8001daa:	4d31      	ldr	r5, [pc, #196]	; (8001e70 <__ledf2+0xdc>)
 8001dac:	030f      	lsls	r7, r1, #12
 8001dae:	004a      	lsls	r2, r1, #1
 8001db0:	4699      	mov	r9, r3
 8001db2:	0043      	lsls	r3, r0, #1
 8001db4:	46a4      	mov	ip, r4
 8001db6:	46b0      	mov	r8, r6
 8001db8:	0b3f      	lsrs	r7, r7, #12
 8001dba:	0d52      	lsrs	r2, r2, #21
 8001dbc:	0fc9      	lsrs	r1, r1, #31
 8001dbe:	0d5b      	lsrs	r3, r3, #21
 8001dc0:	0fc0      	lsrs	r0, r0, #31
 8001dc2:	42aa      	cmp	r2, r5
 8001dc4:	d011      	beq.n	8001dea <__ledf2+0x56>
 8001dc6:	42ab      	cmp	r3, r5
 8001dc8:	d014      	beq.n	8001df4 <__ledf2+0x60>
 8001dca:	2a00      	cmp	r2, #0
 8001dcc:	d12f      	bne.n	8001e2e <__ledf2+0x9a>
 8001dce:	433c      	orrs	r4, r7
 8001dd0:	46a3      	mov	fp, r4
 8001dd2:	4265      	negs	r5, r4
 8001dd4:	4165      	adcs	r5, r4
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d114      	bne.n	8001e04 <__ledf2+0x70>
 8001dda:	464c      	mov	r4, r9
 8001ddc:	4326      	orrs	r6, r4
 8001dde:	d111      	bne.n	8001e04 <__ledf2+0x70>
 8001de0:	465b      	mov	r3, fp
 8001de2:	2000      	movs	r0, #0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d017      	beq.n	8001e18 <__ledf2+0x84>
 8001de8:	e010      	b.n	8001e0c <__ledf2+0x78>
 8001dea:	003d      	movs	r5, r7
 8001dec:	4325      	orrs	r5, r4
 8001dee:	d112      	bne.n	8001e16 <__ledf2+0x82>
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d11c      	bne.n	8001e2e <__ledf2+0x9a>
 8001df4:	464d      	mov	r5, r9
 8001df6:	432e      	orrs	r6, r5
 8001df8:	d10d      	bne.n	8001e16 <__ledf2+0x82>
 8001dfa:	2a00      	cmp	r2, #0
 8001dfc:	d104      	bne.n	8001e08 <__ledf2+0x74>
 8001dfe:	433c      	orrs	r4, r7
 8001e00:	4265      	negs	r5, r4
 8001e02:	4165      	adcs	r5, r4
 8001e04:	2d00      	cmp	r5, #0
 8001e06:	d10d      	bne.n	8001e24 <__ledf2+0x90>
 8001e08:	4281      	cmp	r1, r0
 8001e0a:	d016      	beq.n	8001e3a <__ledf2+0xa6>
 8001e0c:	2002      	movs	r0, #2
 8001e0e:	3901      	subs	r1, #1
 8001e10:	4008      	ands	r0, r1
 8001e12:	3801      	subs	r0, #1
 8001e14:	e000      	b.n	8001e18 <__ledf2+0x84>
 8001e16:	2002      	movs	r0, #2
 8001e18:	bcf0      	pop	{r4, r5, r6, r7}
 8001e1a:	46bb      	mov	fp, r7
 8001e1c:	46b2      	mov	sl, r6
 8001e1e:	46a9      	mov	r9, r5
 8001e20:	46a0      	mov	r8, r4
 8001e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e24:	2800      	cmp	r0, #0
 8001e26:	d1f7      	bne.n	8001e18 <__ledf2+0x84>
 8001e28:	2001      	movs	r0, #1
 8001e2a:	4240      	negs	r0, r0
 8001e2c:	e7f4      	b.n	8001e18 <__ledf2+0x84>
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1ea      	bne.n	8001e08 <__ledf2+0x74>
 8001e32:	464c      	mov	r4, r9
 8001e34:	4326      	orrs	r6, r4
 8001e36:	d1e7      	bne.n	8001e08 <__ledf2+0x74>
 8001e38:	e7e8      	b.n	8001e0c <__ledf2+0x78>
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	dd06      	ble.n	8001e4c <__ledf2+0xb8>
 8001e3e:	4243      	negs	r3, r0
 8001e40:	4158      	adcs	r0, r3
 8001e42:	2302      	movs	r3, #2
 8001e44:	4240      	negs	r0, r0
 8001e46:	4018      	ands	r0, r3
 8001e48:	3801      	subs	r0, #1
 8001e4a:	e7e5      	b.n	8001e18 <__ledf2+0x84>
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	dbe9      	blt.n	8001e24 <__ledf2+0x90>
 8001e50:	454f      	cmp	r7, r9
 8001e52:	d8db      	bhi.n	8001e0c <__ledf2+0x78>
 8001e54:	d006      	beq.n	8001e64 <__ledf2+0xd0>
 8001e56:	2000      	movs	r0, #0
 8001e58:	454f      	cmp	r7, r9
 8001e5a:	d2dd      	bcs.n	8001e18 <__ledf2+0x84>
 8001e5c:	2900      	cmp	r1, #0
 8001e5e:	d0e3      	beq.n	8001e28 <__ledf2+0x94>
 8001e60:	0008      	movs	r0, r1
 8001e62:	e7d9      	b.n	8001e18 <__ledf2+0x84>
 8001e64:	45c4      	cmp	ip, r8
 8001e66:	d8d1      	bhi.n	8001e0c <__ledf2+0x78>
 8001e68:	2000      	movs	r0, #0
 8001e6a:	45c4      	cmp	ip, r8
 8001e6c:	d2d4      	bcs.n	8001e18 <__ledf2+0x84>
 8001e6e:	e7f5      	b.n	8001e5c <__ledf2+0xc8>
 8001e70:	000007ff 	.word	0x000007ff

08001e74 <__aeabi_dmul>:
 8001e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e76:	4657      	mov	r7, sl
 8001e78:	464e      	mov	r6, r9
 8001e7a:	4645      	mov	r5, r8
 8001e7c:	46de      	mov	lr, fp
 8001e7e:	b5e0      	push	{r5, r6, r7, lr}
 8001e80:	4698      	mov	r8, r3
 8001e82:	030c      	lsls	r4, r1, #12
 8001e84:	004b      	lsls	r3, r1, #1
 8001e86:	0006      	movs	r6, r0
 8001e88:	4692      	mov	sl, r2
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	0b24      	lsrs	r4, r4, #12
 8001e8e:	0d5b      	lsrs	r3, r3, #21
 8001e90:	0fcf      	lsrs	r7, r1, #31
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d06c      	beq.n	8001f70 <__aeabi_dmul+0xfc>
 8001e96:	4add      	ldr	r2, [pc, #884]	; (800220c <__aeabi_dmul+0x398>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d100      	bne.n	8001e9e <__aeabi_dmul+0x2a>
 8001e9c:	e086      	b.n	8001fac <__aeabi_dmul+0x138>
 8001e9e:	0f42      	lsrs	r2, r0, #29
 8001ea0:	00e4      	lsls	r4, r4, #3
 8001ea2:	4314      	orrs	r4, r2
 8001ea4:	2280      	movs	r2, #128	; 0x80
 8001ea6:	0412      	lsls	r2, r2, #16
 8001ea8:	4314      	orrs	r4, r2
 8001eaa:	4ad9      	ldr	r2, [pc, #868]	; (8002210 <__aeabi_dmul+0x39c>)
 8001eac:	00c5      	lsls	r5, r0, #3
 8001eae:	4694      	mov	ip, r2
 8001eb0:	4463      	add	r3, ip
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	4699      	mov	r9, r3
 8001eb8:	469b      	mov	fp, r3
 8001eba:	4643      	mov	r3, r8
 8001ebc:	4642      	mov	r2, r8
 8001ebe:	031e      	lsls	r6, r3, #12
 8001ec0:	0fd2      	lsrs	r2, r2, #31
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4650      	mov	r0, sl
 8001ec6:	4690      	mov	r8, r2
 8001ec8:	0b36      	lsrs	r6, r6, #12
 8001eca:	0d5b      	lsrs	r3, r3, #21
 8001ecc:	d100      	bne.n	8001ed0 <__aeabi_dmul+0x5c>
 8001ece:	e078      	b.n	8001fc2 <__aeabi_dmul+0x14e>
 8001ed0:	4ace      	ldr	r2, [pc, #824]	; (800220c <__aeabi_dmul+0x398>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01d      	beq.n	8001f12 <__aeabi_dmul+0x9e>
 8001ed6:	49ce      	ldr	r1, [pc, #824]	; (8002210 <__aeabi_dmul+0x39c>)
 8001ed8:	0f42      	lsrs	r2, r0, #29
 8001eda:	468c      	mov	ip, r1
 8001edc:	9900      	ldr	r1, [sp, #0]
 8001ede:	4463      	add	r3, ip
 8001ee0:	00f6      	lsls	r6, r6, #3
 8001ee2:	468c      	mov	ip, r1
 8001ee4:	4316      	orrs	r6, r2
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	449c      	add	ip, r3
 8001eea:	0412      	lsls	r2, r2, #16
 8001eec:	4663      	mov	r3, ip
 8001eee:	4316      	orrs	r6, r2
 8001ef0:	00c2      	lsls	r2, r0, #3
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	9900      	ldr	r1, [sp, #0]
 8001ef8:	4643      	mov	r3, r8
 8001efa:	3101      	adds	r1, #1
 8001efc:	468c      	mov	ip, r1
 8001efe:	4649      	mov	r1, r9
 8001f00:	407b      	eors	r3, r7
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	290f      	cmp	r1, #15
 8001f06:	d900      	bls.n	8001f0a <__aeabi_dmul+0x96>
 8001f08:	e07e      	b.n	8002008 <__aeabi_dmul+0x194>
 8001f0a:	4bc2      	ldr	r3, [pc, #776]	; (8002214 <__aeabi_dmul+0x3a0>)
 8001f0c:	0089      	lsls	r1, r1, #2
 8001f0e:	5859      	ldr	r1, [r3, r1]
 8001f10:	468f      	mov	pc, r1
 8001f12:	4652      	mov	r2, sl
 8001f14:	9b00      	ldr	r3, [sp, #0]
 8001f16:	4332      	orrs	r2, r6
 8001f18:	d000      	beq.n	8001f1c <__aeabi_dmul+0xa8>
 8001f1a:	e156      	b.n	80021ca <__aeabi_dmul+0x356>
 8001f1c:	49bb      	ldr	r1, [pc, #748]	; (800220c <__aeabi_dmul+0x398>)
 8001f1e:	2600      	movs	r6, #0
 8001f20:	468c      	mov	ip, r1
 8001f22:	4463      	add	r3, ip
 8001f24:	4649      	mov	r1, r9
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	2302      	movs	r3, #2
 8001f2a:	4319      	orrs	r1, r3
 8001f2c:	4689      	mov	r9, r1
 8001f2e:	2002      	movs	r0, #2
 8001f30:	e7e1      	b.n	8001ef6 <__aeabi_dmul+0x82>
 8001f32:	4643      	mov	r3, r8
 8001f34:	9301      	str	r3, [sp, #4]
 8001f36:	0034      	movs	r4, r6
 8001f38:	0015      	movs	r5, r2
 8001f3a:	4683      	mov	fp, r0
 8001f3c:	465b      	mov	r3, fp
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d05e      	beq.n	8002000 <__aeabi_dmul+0x18c>
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dmul+0xd4>
 8001f46:	e1f3      	b.n	8002330 <__aeabi_dmul+0x4bc>
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dmul+0xda>
 8001f4c:	e118      	b.n	8002180 <__aeabi_dmul+0x30c>
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2400      	movs	r4, #0
 8001f52:	2500      	movs	r5, #0
 8001f54:	9b01      	ldr	r3, [sp, #4]
 8001f56:	0512      	lsls	r2, r2, #20
 8001f58:	4322      	orrs	r2, r4
 8001f5a:	07db      	lsls	r3, r3, #31
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	0028      	movs	r0, r5
 8001f60:	0011      	movs	r1, r2
 8001f62:	b007      	add	sp, #28
 8001f64:	bcf0      	pop	{r4, r5, r6, r7}
 8001f66:	46bb      	mov	fp, r7
 8001f68:	46b2      	mov	sl, r6
 8001f6a:	46a9      	mov	r9, r5
 8001f6c:	46a0      	mov	r8, r4
 8001f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f70:	0025      	movs	r5, r4
 8001f72:	4305      	orrs	r5, r0
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dmul+0x104>
 8001f76:	e141      	b.n	80021fc <__aeabi_dmul+0x388>
 8001f78:	2c00      	cmp	r4, #0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dmul+0x10a>
 8001f7c:	e1ad      	b.n	80022da <__aeabi_dmul+0x466>
 8001f7e:	0020      	movs	r0, r4
 8001f80:	f000 fef0 	bl	8002d64 <__clzsi2>
 8001f84:	0001      	movs	r1, r0
 8001f86:	0002      	movs	r2, r0
 8001f88:	390b      	subs	r1, #11
 8001f8a:	231d      	movs	r3, #29
 8001f8c:	0010      	movs	r0, r2
 8001f8e:	1a5b      	subs	r3, r3, r1
 8001f90:	0031      	movs	r1, r6
 8001f92:	0035      	movs	r5, r6
 8001f94:	3808      	subs	r0, #8
 8001f96:	4084      	lsls	r4, r0
 8001f98:	40d9      	lsrs	r1, r3
 8001f9a:	4085      	lsls	r5, r0
 8001f9c:	430c      	orrs	r4, r1
 8001f9e:	489e      	ldr	r0, [pc, #632]	; (8002218 <__aeabi_dmul+0x3a4>)
 8001fa0:	1a83      	subs	r3, r0, r2
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	4699      	mov	r9, r3
 8001fa8:	469b      	mov	fp, r3
 8001faa:	e786      	b.n	8001eba <__aeabi_dmul+0x46>
 8001fac:	0005      	movs	r5, r0
 8001fae:	4325      	orrs	r5, r4
 8001fb0:	d000      	beq.n	8001fb4 <__aeabi_dmul+0x140>
 8001fb2:	e11c      	b.n	80021ee <__aeabi_dmul+0x37a>
 8001fb4:	2208      	movs	r2, #8
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	2302      	movs	r3, #2
 8001fba:	2400      	movs	r4, #0
 8001fbc:	4691      	mov	r9, r2
 8001fbe:	469b      	mov	fp, r3
 8001fc0:	e77b      	b.n	8001eba <__aeabi_dmul+0x46>
 8001fc2:	4652      	mov	r2, sl
 8001fc4:	4332      	orrs	r2, r6
 8001fc6:	d100      	bne.n	8001fca <__aeabi_dmul+0x156>
 8001fc8:	e10a      	b.n	80021e0 <__aeabi_dmul+0x36c>
 8001fca:	2e00      	cmp	r6, #0
 8001fcc:	d100      	bne.n	8001fd0 <__aeabi_dmul+0x15c>
 8001fce:	e176      	b.n	80022be <__aeabi_dmul+0x44a>
 8001fd0:	0030      	movs	r0, r6
 8001fd2:	f000 fec7 	bl	8002d64 <__clzsi2>
 8001fd6:	0002      	movs	r2, r0
 8001fd8:	3a0b      	subs	r2, #11
 8001fda:	231d      	movs	r3, #29
 8001fdc:	0001      	movs	r1, r0
 8001fde:	1a9b      	subs	r3, r3, r2
 8001fe0:	4652      	mov	r2, sl
 8001fe2:	3908      	subs	r1, #8
 8001fe4:	40da      	lsrs	r2, r3
 8001fe6:	408e      	lsls	r6, r1
 8001fe8:	4316      	orrs	r6, r2
 8001fea:	4652      	mov	r2, sl
 8001fec:	408a      	lsls	r2, r1
 8001fee:	9b00      	ldr	r3, [sp, #0]
 8001ff0:	4989      	ldr	r1, [pc, #548]	; (8002218 <__aeabi_dmul+0x3a4>)
 8001ff2:	1a18      	subs	r0, r3, r0
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	468c      	mov	ip, r1
 8001ff8:	4463      	add	r3, ip
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	e77a      	b.n	8001ef6 <__aeabi_dmul+0x82>
 8002000:	2400      	movs	r4, #0
 8002002:	2500      	movs	r5, #0
 8002004:	4a81      	ldr	r2, [pc, #516]	; (800220c <__aeabi_dmul+0x398>)
 8002006:	e7a5      	b.n	8001f54 <__aeabi_dmul+0xe0>
 8002008:	0c2f      	lsrs	r7, r5, #16
 800200a:	042d      	lsls	r5, r5, #16
 800200c:	0c2d      	lsrs	r5, r5, #16
 800200e:	002b      	movs	r3, r5
 8002010:	0c11      	lsrs	r1, r2, #16
 8002012:	0412      	lsls	r2, r2, #16
 8002014:	0c12      	lsrs	r2, r2, #16
 8002016:	4353      	muls	r3, r2
 8002018:	4698      	mov	r8, r3
 800201a:	0013      	movs	r3, r2
 800201c:	0028      	movs	r0, r5
 800201e:	437b      	muls	r3, r7
 8002020:	4699      	mov	r9, r3
 8002022:	4348      	muls	r0, r1
 8002024:	4448      	add	r0, r9
 8002026:	4683      	mov	fp, r0
 8002028:	4640      	mov	r0, r8
 800202a:	000b      	movs	r3, r1
 800202c:	0c00      	lsrs	r0, r0, #16
 800202e:	4682      	mov	sl, r0
 8002030:	4658      	mov	r0, fp
 8002032:	437b      	muls	r3, r7
 8002034:	4450      	add	r0, sl
 8002036:	9302      	str	r3, [sp, #8]
 8002038:	4581      	cmp	r9, r0
 800203a:	d906      	bls.n	800204a <__aeabi_dmul+0x1d6>
 800203c:	469a      	mov	sl, r3
 800203e:	2380      	movs	r3, #128	; 0x80
 8002040:	025b      	lsls	r3, r3, #9
 8002042:	4699      	mov	r9, r3
 8002044:	44ca      	add	sl, r9
 8002046:	4653      	mov	r3, sl
 8002048:	9302      	str	r3, [sp, #8]
 800204a:	0c03      	lsrs	r3, r0, #16
 800204c:	469b      	mov	fp, r3
 800204e:	4643      	mov	r3, r8
 8002050:	041b      	lsls	r3, r3, #16
 8002052:	0400      	lsls	r0, r0, #16
 8002054:	0c1b      	lsrs	r3, r3, #16
 8002056:	4698      	mov	r8, r3
 8002058:	0003      	movs	r3, r0
 800205a:	4443      	add	r3, r8
 800205c:	9304      	str	r3, [sp, #16]
 800205e:	0c33      	lsrs	r3, r6, #16
 8002060:	4699      	mov	r9, r3
 8002062:	002b      	movs	r3, r5
 8002064:	0436      	lsls	r6, r6, #16
 8002066:	0c36      	lsrs	r6, r6, #16
 8002068:	4373      	muls	r3, r6
 800206a:	4698      	mov	r8, r3
 800206c:	0033      	movs	r3, r6
 800206e:	437b      	muls	r3, r7
 8002070:	469a      	mov	sl, r3
 8002072:	464b      	mov	r3, r9
 8002074:	435d      	muls	r5, r3
 8002076:	435f      	muls	r7, r3
 8002078:	4643      	mov	r3, r8
 800207a:	4455      	add	r5, sl
 800207c:	0c18      	lsrs	r0, r3, #16
 800207e:	1940      	adds	r0, r0, r5
 8002080:	4582      	cmp	sl, r0
 8002082:	d903      	bls.n	800208c <__aeabi_dmul+0x218>
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	025b      	lsls	r3, r3, #9
 8002088:	469a      	mov	sl, r3
 800208a:	4457      	add	r7, sl
 800208c:	0c05      	lsrs	r5, r0, #16
 800208e:	19eb      	adds	r3, r5, r7
 8002090:	9305      	str	r3, [sp, #20]
 8002092:	4643      	mov	r3, r8
 8002094:	041d      	lsls	r5, r3, #16
 8002096:	0c2d      	lsrs	r5, r5, #16
 8002098:	0400      	lsls	r0, r0, #16
 800209a:	1940      	adds	r0, r0, r5
 800209c:	0c25      	lsrs	r5, r4, #16
 800209e:	0424      	lsls	r4, r4, #16
 80020a0:	0c24      	lsrs	r4, r4, #16
 80020a2:	0027      	movs	r7, r4
 80020a4:	4357      	muls	r7, r2
 80020a6:	436a      	muls	r2, r5
 80020a8:	4690      	mov	r8, r2
 80020aa:	002a      	movs	r2, r5
 80020ac:	0c3b      	lsrs	r3, r7, #16
 80020ae:	469a      	mov	sl, r3
 80020b0:	434a      	muls	r2, r1
 80020b2:	4361      	muls	r1, r4
 80020b4:	4441      	add	r1, r8
 80020b6:	4451      	add	r1, sl
 80020b8:	4483      	add	fp, r0
 80020ba:	4588      	cmp	r8, r1
 80020bc:	d903      	bls.n	80020c6 <__aeabi_dmul+0x252>
 80020be:	2380      	movs	r3, #128	; 0x80
 80020c0:	025b      	lsls	r3, r3, #9
 80020c2:	4698      	mov	r8, r3
 80020c4:	4442      	add	r2, r8
 80020c6:	043f      	lsls	r7, r7, #16
 80020c8:	0c0b      	lsrs	r3, r1, #16
 80020ca:	0c3f      	lsrs	r7, r7, #16
 80020cc:	0409      	lsls	r1, r1, #16
 80020ce:	19c9      	adds	r1, r1, r7
 80020d0:	0027      	movs	r7, r4
 80020d2:	4698      	mov	r8, r3
 80020d4:	464b      	mov	r3, r9
 80020d6:	4377      	muls	r7, r6
 80020d8:	435c      	muls	r4, r3
 80020da:	436e      	muls	r6, r5
 80020dc:	435d      	muls	r5, r3
 80020de:	0c3b      	lsrs	r3, r7, #16
 80020e0:	4699      	mov	r9, r3
 80020e2:	19a4      	adds	r4, r4, r6
 80020e4:	444c      	add	r4, r9
 80020e6:	4442      	add	r2, r8
 80020e8:	9503      	str	r5, [sp, #12]
 80020ea:	42a6      	cmp	r6, r4
 80020ec:	d904      	bls.n	80020f8 <__aeabi_dmul+0x284>
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	025b      	lsls	r3, r3, #9
 80020f2:	4698      	mov	r8, r3
 80020f4:	4445      	add	r5, r8
 80020f6:	9503      	str	r5, [sp, #12]
 80020f8:	9b02      	ldr	r3, [sp, #8]
 80020fa:	043f      	lsls	r7, r7, #16
 80020fc:	445b      	add	r3, fp
 80020fe:	001e      	movs	r6, r3
 8002100:	4283      	cmp	r3, r0
 8002102:	4180      	sbcs	r0, r0
 8002104:	0423      	lsls	r3, r4, #16
 8002106:	4698      	mov	r8, r3
 8002108:	9b05      	ldr	r3, [sp, #20]
 800210a:	0c3f      	lsrs	r7, r7, #16
 800210c:	4447      	add	r7, r8
 800210e:	4698      	mov	r8, r3
 8002110:	1876      	adds	r6, r6, r1
 8002112:	428e      	cmp	r6, r1
 8002114:	4189      	sbcs	r1, r1
 8002116:	4447      	add	r7, r8
 8002118:	4240      	negs	r0, r0
 800211a:	183d      	adds	r5, r7, r0
 800211c:	46a8      	mov	r8, r5
 800211e:	4693      	mov	fp, r2
 8002120:	4249      	negs	r1, r1
 8002122:	468a      	mov	sl, r1
 8002124:	44c3      	add	fp, r8
 8002126:	429f      	cmp	r7, r3
 8002128:	41bf      	sbcs	r7, r7
 800212a:	4580      	cmp	r8, r0
 800212c:	4180      	sbcs	r0, r0
 800212e:	9b03      	ldr	r3, [sp, #12]
 8002130:	44da      	add	sl, fp
 8002132:	4698      	mov	r8, r3
 8002134:	4653      	mov	r3, sl
 8002136:	4240      	negs	r0, r0
 8002138:	427f      	negs	r7, r7
 800213a:	4307      	orrs	r7, r0
 800213c:	0c24      	lsrs	r4, r4, #16
 800213e:	4593      	cmp	fp, r2
 8002140:	4192      	sbcs	r2, r2
 8002142:	458a      	cmp	sl, r1
 8002144:	4189      	sbcs	r1, r1
 8002146:	193f      	adds	r7, r7, r4
 8002148:	0ddc      	lsrs	r4, r3, #23
 800214a:	9b04      	ldr	r3, [sp, #16]
 800214c:	0275      	lsls	r5, r6, #9
 800214e:	431d      	orrs	r5, r3
 8002150:	1e68      	subs	r0, r5, #1
 8002152:	4185      	sbcs	r5, r0
 8002154:	4653      	mov	r3, sl
 8002156:	4252      	negs	r2, r2
 8002158:	4249      	negs	r1, r1
 800215a:	430a      	orrs	r2, r1
 800215c:	18bf      	adds	r7, r7, r2
 800215e:	4447      	add	r7, r8
 8002160:	0df6      	lsrs	r6, r6, #23
 8002162:	027f      	lsls	r7, r7, #9
 8002164:	4335      	orrs	r5, r6
 8002166:	025a      	lsls	r2, r3, #9
 8002168:	433c      	orrs	r4, r7
 800216a:	4315      	orrs	r5, r2
 800216c:	01fb      	lsls	r3, r7, #7
 800216e:	d400      	bmi.n	8002172 <__aeabi_dmul+0x2fe>
 8002170:	e0c1      	b.n	80022f6 <__aeabi_dmul+0x482>
 8002172:	2101      	movs	r1, #1
 8002174:	086a      	lsrs	r2, r5, #1
 8002176:	400d      	ands	r5, r1
 8002178:	4315      	orrs	r5, r2
 800217a:	07e2      	lsls	r2, r4, #31
 800217c:	4315      	orrs	r5, r2
 800217e:	0864      	lsrs	r4, r4, #1
 8002180:	4926      	ldr	r1, [pc, #152]	; (800221c <__aeabi_dmul+0x3a8>)
 8002182:	4461      	add	r1, ip
 8002184:	2900      	cmp	r1, #0
 8002186:	dd56      	ble.n	8002236 <__aeabi_dmul+0x3c2>
 8002188:	076b      	lsls	r3, r5, #29
 800218a:	d009      	beq.n	80021a0 <__aeabi_dmul+0x32c>
 800218c:	220f      	movs	r2, #15
 800218e:	402a      	ands	r2, r5
 8002190:	2a04      	cmp	r2, #4
 8002192:	d005      	beq.n	80021a0 <__aeabi_dmul+0x32c>
 8002194:	1d2a      	adds	r2, r5, #4
 8002196:	42aa      	cmp	r2, r5
 8002198:	41ad      	sbcs	r5, r5
 800219a:	426d      	negs	r5, r5
 800219c:	1964      	adds	r4, r4, r5
 800219e:	0015      	movs	r5, r2
 80021a0:	01e3      	lsls	r3, r4, #7
 80021a2:	d504      	bpl.n	80021ae <__aeabi_dmul+0x33a>
 80021a4:	2180      	movs	r1, #128	; 0x80
 80021a6:	4a1e      	ldr	r2, [pc, #120]	; (8002220 <__aeabi_dmul+0x3ac>)
 80021a8:	00c9      	lsls	r1, r1, #3
 80021aa:	4014      	ands	r4, r2
 80021ac:	4461      	add	r1, ip
 80021ae:	4a1d      	ldr	r2, [pc, #116]	; (8002224 <__aeabi_dmul+0x3b0>)
 80021b0:	4291      	cmp	r1, r2
 80021b2:	dd00      	ble.n	80021b6 <__aeabi_dmul+0x342>
 80021b4:	e724      	b.n	8002000 <__aeabi_dmul+0x18c>
 80021b6:	0762      	lsls	r2, r4, #29
 80021b8:	08ed      	lsrs	r5, r5, #3
 80021ba:	0264      	lsls	r4, r4, #9
 80021bc:	0549      	lsls	r1, r1, #21
 80021be:	4315      	orrs	r5, r2
 80021c0:	0b24      	lsrs	r4, r4, #12
 80021c2:	0d4a      	lsrs	r2, r1, #21
 80021c4:	e6c6      	b.n	8001f54 <__aeabi_dmul+0xe0>
 80021c6:	9701      	str	r7, [sp, #4]
 80021c8:	e6b8      	b.n	8001f3c <__aeabi_dmul+0xc8>
 80021ca:	4a10      	ldr	r2, [pc, #64]	; (800220c <__aeabi_dmul+0x398>)
 80021cc:	2003      	movs	r0, #3
 80021ce:	4694      	mov	ip, r2
 80021d0:	4463      	add	r3, ip
 80021d2:	464a      	mov	r2, r9
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	2303      	movs	r3, #3
 80021d8:	431a      	orrs	r2, r3
 80021da:	4691      	mov	r9, r2
 80021dc:	4652      	mov	r2, sl
 80021de:	e68a      	b.n	8001ef6 <__aeabi_dmul+0x82>
 80021e0:	4649      	mov	r1, r9
 80021e2:	2301      	movs	r3, #1
 80021e4:	4319      	orrs	r1, r3
 80021e6:	4689      	mov	r9, r1
 80021e8:	2600      	movs	r6, #0
 80021ea:	2001      	movs	r0, #1
 80021ec:	e683      	b.n	8001ef6 <__aeabi_dmul+0x82>
 80021ee:	220c      	movs	r2, #12
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	2303      	movs	r3, #3
 80021f4:	0005      	movs	r5, r0
 80021f6:	4691      	mov	r9, r2
 80021f8:	469b      	mov	fp, r3
 80021fa:	e65e      	b.n	8001eba <__aeabi_dmul+0x46>
 80021fc:	2304      	movs	r3, #4
 80021fe:	4699      	mov	r9, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	3301      	adds	r3, #1
 8002206:	2400      	movs	r4, #0
 8002208:	469b      	mov	fp, r3
 800220a:	e656      	b.n	8001eba <__aeabi_dmul+0x46>
 800220c:	000007ff 	.word	0x000007ff
 8002210:	fffffc01 	.word	0xfffffc01
 8002214:	0800c4d8 	.word	0x0800c4d8
 8002218:	fffffc0d 	.word	0xfffffc0d
 800221c:	000003ff 	.word	0x000003ff
 8002220:	feffffff 	.word	0xfeffffff
 8002224:	000007fe 	.word	0x000007fe
 8002228:	2300      	movs	r3, #0
 800222a:	2480      	movs	r4, #128	; 0x80
 800222c:	2500      	movs	r5, #0
 800222e:	4a44      	ldr	r2, [pc, #272]	; (8002340 <__aeabi_dmul+0x4cc>)
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	0324      	lsls	r4, r4, #12
 8002234:	e68e      	b.n	8001f54 <__aeabi_dmul+0xe0>
 8002236:	2001      	movs	r0, #1
 8002238:	1a40      	subs	r0, r0, r1
 800223a:	2838      	cmp	r0, #56	; 0x38
 800223c:	dd00      	ble.n	8002240 <__aeabi_dmul+0x3cc>
 800223e:	e686      	b.n	8001f4e <__aeabi_dmul+0xda>
 8002240:	281f      	cmp	r0, #31
 8002242:	dd5b      	ble.n	80022fc <__aeabi_dmul+0x488>
 8002244:	221f      	movs	r2, #31
 8002246:	0023      	movs	r3, r4
 8002248:	4252      	negs	r2, r2
 800224a:	1a51      	subs	r1, r2, r1
 800224c:	40cb      	lsrs	r3, r1
 800224e:	0019      	movs	r1, r3
 8002250:	2820      	cmp	r0, #32
 8002252:	d003      	beq.n	800225c <__aeabi_dmul+0x3e8>
 8002254:	4a3b      	ldr	r2, [pc, #236]	; (8002344 <__aeabi_dmul+0x4d0>)
 8002256:	4462      	add	r2, ip
 8002258:	4094      	lsls	r4, r2
 800225a:	4325      	orrs	r5, r4
 800225c:	1e6a      	subs	r2, r5, #1
 800225e:	4195      	sbcs	r5, r2
 8002260:	002a      	movs	r2, r5
 8002262:	430a      	orrs	r2, r1
 8002264:	2107      	movs	r1, #7
 8002266:	000d      	movs	r5, r1
 8002268:	2400      	movs	r4, #0
 800226a:	4015      	ands	r5, r2
 800226c:	4211      	tst	r1, r2
 800226e:	d05b      	beq.n	8002328 <__aeabi_dmul+0x4b4>
 8002270:	210f      	movs	r1, #15
 8002272:	2400      	movs	r4, #0
 8002274:	4011      	ands	r1, r2
 8002276:	2904      	cmp	r1, #4
 8002278:	d053      	beq.n	8002322 <__aeabi_dmul+0x4ae>
 800227a:	1d11      	adds	r1, r2, #4
 800227c:	4291      	cmp	r1, r2
 800227e:	4192      	sbcs	r2, r2
 8002280:	4252      	negs	r2, r2
 8002282:	18a4      	adds	r4, r4, r2
 8002284:	000a      	movs	r2, r1
 8002286:	0223      	lsls	r3, r4, #8
 8002288:	d54b      	bpl.n	8002322 <__aeabi_dmul+0x4ae>
 800228a:	2201      	movs	r2, #1
 800228c:	2400      	movs	r4, #0
 800228e:	2500      	movs	r5, #0
 8002290:	e660      	b.n	8001f54 <__aeabi_dmul+0xe0>
 8002292:	2380      	movs	r3, #128	; 0x80
 8002294:	031b      	lsls	r3, r3, #12
 8002296:	421c      	tst	r4, r3
 8002298:	d009      	beq.n	80022ae <__aeabi_dmul+0x43a>
 800229a:	421e      	tst	r6, r3
 800229c:	d107      	bne.n	80022ae <__aeabi_dmul+0x43a>
 800229e:	4333      	orrs	r3, r6
 80022a0:	031c      	lsls	r4, r3, #12
 80022a2:	4643      	mov	r3, r8
 80022a4:	0015      	movs	r5, r2
 80022a6:	0b24      	lsrs	r4, r4, #12
 80022a8:	4a25      	ldr	r2, [pc, #148]	; (8002340 <__aeabi_dmul+0x4cc>)
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	e652      	b.n	8001f54 <__aeabi_dmul+0xe0>
 80022ae:	2280      	movs	r2, #128	; 0x80
 80022b0:	0312      	lsls	r2, r2, #12
 80022b2:	4314      	orrs	r4, r2
 80022b4:	0324      	lsls	r4, r4, #12
 80022b6:	4a22      	ldr	r2, [pc, #136]	; (8002340 <__aeabi_dmul+0x4cc>)
 80022b8:	0b24      	lsrs	r4, r4, #12
 80022ba:	9701      	str	r7, [sp, #4]
 80022bc:	e64a      	b.n	8001f54 <__aeabi_dmul+0xe0>
 80022be:	f000 fd51 	bl	8002d64 <__clzsi2>
 80022c2:	0003      	movs	r3, r0
 80022c4:	001a      	movs	r2, r3
 80022c6:	3215      	adds	r2, #21
 80022c8:	3020      	adds	r0, #32
 80022ca:	2a1c      	cmp	r2, #28
 80022cc:	dc00      	bgt.n	80022d0 <__aeabi_dmul+0x45c>
 80022ce:	e684      	b.n	8001fda <__aeabi_dmul+0x166>
 80022d0:	4656      	mov	r6, sl
 80022d2:	3b08      	subs	r3, #8
 80022d4:	2200      	movs	r2, #0
 80022d6:	409e      	lsls	r6, r3
 80022d8:	e689      	b.n	8001fee <__aeabi_dmul+0x17a>
 80022da:	f000 fd43 	bl	8002d64 <__clzsi2>
 80022de:	0001      	movs	r1, r0
 80022e0:	0002      	movs	r2, r0
 80022e2:	3115      	adds	r1, #21
 80022e4:	3220      	adds	r2, #32
 80022e6:	291c      	cmp	r1, #28
 80022e8:	dc00      	bgt.n	80022ec <__aeabi_dmul+0x478>
 80022ea:	e64e      	b.n	8001f8a <__aeabi_dmul+0x116>
 80022ec:	0034      	movs	r4, r6
 80022ee:	3808      	subs	r0, #8
 80022f0:	2500      	movs	r5, #0
 80022f2:	4084      	lsls	r4, r0
 80022f4:	e653      	b.n	8001f9e <__aeabi_dmul+0x12a>
 80022f6:	9b00      	ldr	r3, [sp, #0]
 80022f8:	469c      	mov	ip, r3
 80022fa:	e741      	b.n	8002180 <__aeabi_dmul+0x30c>
 80022fc:	4912      	ldr	r1, [pc, #72]	; (8002348 <__aeabi_dmul+0x4d4>)
 80022fe:	0022      	movs	r2, r4
 8002300:	4461      	add	r1, ip
 8002302:	002e      	movs	r6, r5
 8002304:	408d      	lsls	r5, r1
 8002306:	408a      	lsls	r2, r1
 8002308:	40c6      	lsrs	r6, r0
 800230a:	1e69      	subs	r1, r5, #1
 800230c:	418d      	sbcs	r5, r1
 800230e:	4332      	orrs	r2, r6
 8002310:	432a      	orrs	r2, r5
 8002312:	40c4      	lsrs	r4, r0
 8002314:	0753      	lsls	r3, r2, #29
 8002316:	d0b6      	beq.n	8002286 <__aeabi_dmul+0x412>
 8002318:	210f      	movs	r1, #15
 800231a:	4011      	ands	r1, r2
 800231c:	2904      	cmp	r1, #4
 800231e:	d1ac      	bne.n	800227a <__aeabi_dmul+0x406>
 8002320:	e7b1      	b.n	8002286 <__aeabi_dmul+0x412>
 8002322:	0765      	lsls	r5, r4, #29
 8002324:	0264      	lsls	r4, r4, #9
 8002326:	0b24      	lsrs	r4, r4, #12
 8002328:	08d2      	lsrs	r2, r2, #3
 800232a:	4315      	orrs	r5, r2
 800232c:	2200      	movs	r2, #0
 800232e:	e611      	b.n	8001f54 <__aeabi_dmul+0xe0>
 8002330:	2280      	movs	r2, #128	; 0x80
 8002332:	0312      	lsls	r2, r2, #12
 8002334:	4314      	orrs	r4, r2
 8002336:	0324      	lsls	r4, r4, #12
 8002338:	4a01      	ldr	r2, [pc, #4]	; (8002340 <__aeabi_dmul+0x4cc>)
 800233a:	0b24      	lsrs	r4, r4, #12
 800233c:	e60a      	b.n	8001f54 <__aeabi_dmul+0xe0>
 800233e:	46c0      	nop			; (mov r8, r8)
 8002340:	000007ff 	.word	0x000007ff
 8002344:	0000043e 	.word	0x0000043e
 8002348:	0000041e 	.word	0x0000041e

0800234c <__aeabi_dsub>:
 800234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234e:	4657      	mov	r7, sl
 8002350:	464e      	mov	r6, r9
 8002352:	4645      	mov	r5, r8
 8002354:	46de      	mov	lr, fp
 8002356:	0004      	movs	r4, r0
 8002358:	b5e0      	push	{r5, r6, r7, lr}
 800235a:	001f      	movs	r7, r3
 800235c:	0010      	movs	r0, r2
 800235e:	030b      	lsls	r3, r1, #12
 8002360:	0f62      	lsrs	r2, r4, #29
 8002362:	004e      	lsls	r6, r1, #1
 8002364:	0fcd      	lsrs	r5, r1, #31
 8002366:	0a5b      	lsrs	r3, r3, #9
 8002368:	0339      	lsls	r1, r7, #12
 800236a:	4313      	orrs	r3, r2
 800236c:	0a49      	lsrs	r1, r1, #9
 800236e:	00e2      	lsls	r2, r4, #3
 8002370:	0f44      	lsrs	r4, r0, #29
 8002372:	4321      	orrs	r1, r4
 8002374:	4cc2      	ldr	r4, [pc, #776]	; (8002680 <__aeabi_dsub+0x334>)
 8002376:	4691      	mov	r9, r2
 8002378:	4692      	mov	sl, r2
 800237a:	00c0      	lsls	r0, r0, #3
 800237c:	007a      	lsls	r2, r7, #1
 800237e:	4680      	mov	r8, r0
 8002380:	0d76      	lsrs	r6, r6, #21
 8002382:	0d52      	lsrs	r2, r2, #21
 8002384:	0fff      	lsrs	r7, r7, #31
 8002386:	42a2      	cmp	r2, r4
 8002388:	d100      	bne.n	800238c <__aeabi_dsub+0x40>
 800238a:	e0b4      	b.n	80024f6 <__aeabi_dsub+0x1aa>
 800238c:	2401      	movs	r4, #1
 800238e:	4067      	eors	r7, r4
 8002390:	46bb      	mov	fp, r7
 8002392:	42bd      	cmp	r5, r7
 8002394:	d100      	bne.n	8002398 <__aeabi_dsub+0x4c>
 8002396:	e088      	b.n	80024aa <__aeabi_dsub+0x15e>
 8002398:	1ab4      	subs	r4, r6, r2
 800239a:	46a4      	mov	ip, r4
 800239c:	2c00      	cmp	r4, #0
 800239e:	dc00      	bgt.n	80023a2 <__aeabi_dsub+0x56>
 80023a0:	e0b2      	b.n	8002508 <__aeabi_dsub+0x1bc>
 80023a2:	2a00      	cmp	r2, #0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x5c>
 80023a6:	e0c5      	b.n	8002534 <__aeabi_dsub+0x1e8>
 80023a8:	4ab5      	ldr	r2, [pc, #724]	; (8002680 <__aeabi_dsub+0x334>)
 80023aa:	4296      	cmp	r6, r2
 80023ac:	d100      	bne.n	80023b0 <__aeabi_dsub+0x64>
 80023ae:	e28b      	b.n	80028c8 <__aeabi_dsub+0x57c>
 80023b0:	2280      	movs	r2, #128	; 0x80
 80023b2:	0412      	lsls	r2, r2, #16
 80023b4:	4311      	orrs	r1, r2
 80023b6:	4662      	mov	r2, ip
 80023b8:	2a38      	cmp	r2, #56	; 0x38
 80023ba:	dd00      	ble.n	80023be <__aeabi_dsub+0x72>
 80023bc:	e1a1      	b.n	8002702 <__aeabi_dsub+0x3b6>
 80023be:	2a1f      	cmp	r2, #31
 80023c0:	dd00      	ble.n	80023c4 <__aeabi_dsub+0x78>
 80023c2:	e216      	b.n	80027f2 <__aeabi_dsub+0x4a6>
 80023c4:	2720      	movs	r7, #32
 80023c6:	000c      	movs	r4, r1
 80023c8:	1abf      	subs	r7, r7, r2
 80023ca:	40bc      	lsls	r4, r7
 80023cc:	0002      	movs	r2, r0
 80023ce:	46a0      	mov	r8, r4
 80023d0:	4664      	mov	r4, ip
 80023d2:	40b8      	lsls	r0, r7
 80023d4:	40e2      	lsrs	r2, r4
 80023d6:	4644      	mov	r4, r8
 80023d8:	4314      	orrs	r4, r2
 80023da:	0002      	movs	r2, r0
 80023dc:	1e50      	subs	r0, r2, #1
 80023de:	4182      	sbcs	r2, r0
 80023e0:	4660      	mov	r0, ip
 80023e2:	40c1      	lsrs	r1, r0
 80023e4:	4322      	orrs	r2, r4
 80023e6:	1a5b      	subs	r3, r3, r1
 80023e8:	4649      	mov	r1, r9
 80023ea:	1a8c      	subs	r4, r1, r2
 80023ec:	45a1      	cmp	r9, r4
 80023ee:	4192      	sbcs	r2, r2
 80023f0:	4252      	negs	r2, r2
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	4698      	mov	r8, r3
 80023f6:	4643      	mov	r3, r8
 80023f8:	021b      	lsls	r3, r3, #8
 80023fa:	d400      	bmi.n	80023fe <__aeabi_dsub+0xb2>
 80023fc:	e117      	b.n	800262e <__aeabi_dsub+0x2e2>
 80023fe:	4643      	mov	r3, r8
 8002400:	025b      	lsls	r3, r3, #9
 8002402:	0a5b      	lsrs	r3, r3, #9
 8002404:	4698      	mov	r8, r3
 8002406:	4643      	mov	r3, r8
 8002408:	2b00      	cmp	r3, #0
 800240a:	d100      	bne.n	800240e <__aeabi_dsub+0xc2>
 800240c:	e16c      	b.n	80026e8 <__aeabi_dsub+0x39c>
 800240e:	4640      	mov	r0, r8
 8002410:	f000 fca8 	bl	8002d64 <__clzsi2>
 8002414:	0002      	movs	r2, r0
 8002416:	3a08      	subs	r2, #8
 8002418:	2120      	movs	r1, #32
 800241a:	0020      	movs	r0, r4
 800241c:	4643      	mov	r3, r8
 800241e:	1a89      	subs	r1, r1, r2
 8002420:	4093      	lsls	r3, r2
 8002422:	40c8      	lsrs	r0, r1
 8002424:	4094      	lsls	r4, r2
 8002426:	4303      	orrs	r3, r0
 8002428:	4296      	cmp	r6, r2
 800242a:	dd00      	ble.n	800242e <__aeabi_dsub+0xe2>
 800242c:	e157      	b.n	80026de <__aeabi_dsub+0x392>
 800242e:	1b96      	subs	r6, r2, r6
 8002430:	1c71      	adds	r1, r6, #1
 8002432:	291f      	cmp	r1, #31
 8002434:	dd00      	ble.n	8002438 <__aeabi_dsub+0xec>
 8002436:	e1cb      	b.n	80027d0 <__aeabi_dsub+0x484>
 8002438:	2220      	movs	r2, #32
 800243a:	0018      	movs	r0, r3
 800243c:	0026      	movs	r6, r4
 800243e:	1a52      	subs	r2, r2, r1
 8002440:	4094      	lsls	r4, r2
 8002442:	4090      	lsls	r0, r2
 8002444:	40ce      	lsrs	r6, r1
 8002446:	40cb      	lsrs	r3, r1
 8002448:	1e62      	subs	r2, r4, #1
 800244a:	4194      	sbcs	r4, r2
 800244c:	4330      	orrs	r0, r6
 800244e:	4698      	mov	r8, r3
 8002450:	2600      	movs	r6, #0
 8002452:	4304      	orrs	r4, r0
 8002454:	0763      	lsls	r3, r4, #29
 8002456:	d009      	beq.n	800246c <__aeabi_dsub+0x120>
 8002458:	230f      	movs	r3, #15
 800245a:	4023      	ands	r3, r4
 800245c:	2b04      	cmp	r3, #4
 800245e:	d005      	beq.n	800246c <__aeabi_dsub+0x120>
 8002460:	1d23      	adds	r3, r4, #4
 8002462:	42a3      	cmp	r3, r4
 8002464:	41a4      	sbcs	r4, r4
 8002466:	4264      	negs	r4, r4
 8002468:	44a0      	add	r8, r4
 800246a:	001c      	movs	r4, r3
 800246c:	4643      	mov	r3, r8
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	d400      	bmi.n	8002474 <__aeabi_dsub+0x128>
 8002472:	e0df      	b.n	8002634 <__aeabi_dsub+0x2e8>
 8002474:	4b82      	ldr	r3, [pc, #520]	; (8002680 <__aeabi_dsub+0x334>)
 8002476:	3601      	adds	r6, #1
 8002478:	429e      	cmp	r6, r3
 800247a:	d100      	bne.n	800247e <__aeabi_dsub+0x132>
 800247c:	e0fb      	b.n	8002676 <__aeabi_dsub+0x32a>
 800247e:	4642      	mov	r2, r8
 8002480:	4b80      	ldr	r3, [pc, #512]	; (8002684 <__aeabi_dsub+0x338>)
 8002482:	08e4      	lsrs	r4, r4, #3
 8002484:	401a      	ands	r2, r3
 8002486:	0013      	movs	r3, r2
 8002488:	0571      	lsls	r1, r6, #21
 800248a:	0752      	lsls	r2, r2, #29
 800248c:	025b      	lsls	r3, r3, #9
 800248e:	4322      	orrs	r2, r4
 8002490:	0b1b      	lsrs	r3, r3, #12
 8002492:	0d49      	lsrs	r1, r1, #21
 8002494:	0509      	lsls	r1, r1, #20
 8002496:	07ed      	lsls	r5, r5, #31
 8002498:	4319      	orrs	r1, r3
 800249a:	4329      	orrs	r1, r5
 800249c:	0010      	movs	r0, r2
 800249e:	bcf0      	pop	{r4, r5, r6, r7}
 80024a0:	46bb      	mov	fp, r7
 80024a2:	46b2      	mov	sl, r6
 80024a4:	46a9      	mov	r9, r5
 80024a6:	46a0      	mov	r8, r4
 80024a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024aa:	1ab4      	subs	r4, r6, r2
 80024ac:	46a4      	mov	ip, r4
 80024ae:	2c00      	cmp	r4, #0
 80024b0:	dd58      	ble.n	8002564 <__aeabi_dsub+0x218>
 80024b2:	2a00      	cmp	r2, #0
 80024b4:	d100      	bne.n	80024b8 <__aeabi_dsub+0x16c>
 80024b6:	e09e      	b.n	80025f6 <__aeabi_dsub+0x2aa>
 80024b8:	4a71      	ldr	r2, [pc, #452]	; (8002680 <__aeabi_dsub+0x334>)
 80024ba:	4296      	cmp	r6, r2
 80024bc:	d100      	bne.n	80024c0 <__aeabi_dsub+0x174>
 80024be:	e13b      	b.n	8002738 <__aeabi_dsub+0x3ec>
 80024c0:	2280      	movs	r2, #128	; 0x80
 80024c2:	0412      	lsls	r2, r2, #16
 80024c4:	4311      	orrs	r1, r2
 80024c6:	4662      	mov	r2, ip
 80024c8:	2a38      	cmp	r2, #56	; 0x38
 80024ca:	dd00      	ble.n	80024ce <__aeabi_dsub+0x182>
 80024cc:	e0c1      	b.n	8002652 <__aeabi_dsub+0x306>
 80024ce:	2a1f      	cmp	r2, #31
 80024d0:	dc00      	bgt.n	80024d4 <__aeabi_dsub+0x188>
 80024d2:	e1bb      	b.n	800284c <__aeabi_dsub+0x500>
 80024d4:	000c      	movs	r4, r1
 80024d6:	3a20      	subs	r2, #32
 80024d8:	40d4      	lsrs	r4, r2
 80024da:	0022      	movs	r2, r4
 80024dc:	4664      	mov	r4, ip
 80024de:	2c20      	cmp	r4, #32
 80024e0:	d004      	beq.n	80024ec <__aeabi_dsub+0x1a0>
 80024e2:	2740      	movs	r7, #64	; 0x40
 80024e4:	1b3f      	subs	r7, r7, r4
 80024e6:	40b9      	lsls	r1, r7
 80024e8:	4308      	orrs	r0, r1
 80024ea:	4680      	mov	r8, r0
 80024ec:	4644      	mov	r4, r8
 80024ee:	1e61      	subs	r1, r4, #1
 80024f0:	418c      	sbcs	r4, r1
 80024f2:	4314      	orrs	r4, r2
 80024f4:	e0b1      	b.n	800265a <__aeabi_dsub+0x30e>
 80024f6:	000c      	movs	r4, r1
 80024f8:	4304      	orrs	r4, r0
 80024fa:	d02a      	beq.n	8002552 <__aeabi_dsub+0x206>
 80024fc:	46bb      	mov	fp, r7
 80024fe:	42bd      	cmp	r5, r7
 8002500:	d02d      	beq.n	800255e <__aeabi_dsub+0x212>
 8002502:	4c61      	ldr	r4, [pc, #388]	; (8002688 <__aeabi_dsub+0x33c>)
 8002504:	46a4      	mov	ip, r4
 8002506:	44b4      	add	ip, r6
 8002508:	4664      	mov	r4, ip
 800250a:	2c00      	cmp	r4, #0
 800250c:	d05c      	beq.n	80025c8 <__aeabi_dsub+0x27c>
 800250e:	1b94      	subs	r4, r2, r6
 8002510:	46a4      	mov	ip, r4
 8002512:	2e00      	cmp	r6, #0
 8002514:	d000      	beq.n	8002518 <__aeabi_dsub+0x1cc>
 8002516:	e115      	b.n	8002744 <__aeabi_dsub+0x3f8>
 8002518:	464d      	mov	r5, r9
 800251a:	431d      	orrs	r5, r3
 800251c:	d100      	bne.n	8002520 <__aeabi_dsub+0x1d4>
 800251e:	e1c3      	b.n	80028a8 <__aeabi_dsub+0x55c>
 8002520:	1e65      	subs	r5, r4, #1
 8002522:	2c01      	cmp	r4, #1
 8002524:	d100      	bne.n	8002528 <__aeabi_dsub+0x1dc>
 8002526:	e20c      	b.n	8002942 <__aeabi_dsub+0x5f6>
 8002528:	4e55      	ldr	r6, [pc, #340]	; (8002680 <__aeabi_dsub+0x334>)
 800252a:	42b4      	cmp	r4, r6
 800252c:	d100      	bne.n	8002530 <__aeabi_dsub+0x1e4>
 800252e:	e1f8      	b.n	8002922 <__aeabi_dsub+0x5d6>
 8002530:	46ac      	mov	ip, r5
 8002532:	e10e      	b.n	8002752 <__aeabi_dsub+0x406>
 8002534:	000a      	movs	r2, r1
 8002536:	4302      	orrs	r2, r0
 8002538:	d100      	bne.n	800253c <__aeabi_dsub+0x1f0>
 800253a:	e136      	b.n	80027aa <__aeabi_dsub+0x45e>
 800253c:	0022      	movs	r2, r4
 800253e:	3a01      	subs	r2, #1
 8002540:	2c01      	cmp	r4, #1
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x1fa>
 8002544:	e1c6      	b.n	80028d4 <__aeabi_dsub+0x588>
 8002546:	4c4e      	ldr	r4, [pc, #312]	; (8002680 <__aeabi_dsub+0x334>)
 8002548:	45a4      	cmp	ip, r4
 800254a:	d100      	bne.n	800254e <__aeabi_dsub+0x202>
 800254c:	e0f4      	b.n	8002738 <__aeabi_dsub+0x3ec>
 800254e:	4694      	mov	ip, r2
 8002550:	e731      	b.n	80023b6 <__aeabi_dsub+0x6a>
 8002552:	2401      	movs	r4, #1
 8002554:	4067      	eors	r7, r4
 8002556:	46bb      	mov	fp, r7
 8002558:	42bd      	cmp	r5, r7
 800255a:	d000      	beq.n	800255e <__aeabi_dsub+0x212>
 800255c:	e71c      	b.n	8002398 <__aeabi_dsub+0x4c>
 800255e:	4c4a      	ldr	r4, [pc, #296]	; (8002688 <__aeabi_dsub+0x33c>)
 8002560:	46a4      	mov	ip, r4
 8002562:	44b4      	add	ip, r6
 8002564:	4664      	mov	r4, ip
 8002566:	2c00      	cmp	r4, #0
 8002568:	d100      	bne.n	800256c <__aeabi_dsub+0x220>
 800256a:	e0cf      	b.n	800270c <__aeabi_dsub+0x3c0>
 800256c:	1b94      	subs	r4, r2, r6
 800256e:	46a4      	mov	ip, r4
 8002570:	2e00      	cmp	r6, #0
 8002572:	d100      	bne.n	8002576 <__aeabi_dsub+0x22a>
 8002574:	e15c      	b.n	8002830 <__aeabi_dsub+0x4e4>
 8002576:	4e42      	ldr	r6, [pc, #264]	; (8002680 <__aeabi_dsub+0x334>)
 8002578:	42b2      	cmp	r2, r6
 800257a:	d100      	bne.n	800257e <__aeabi_dsub+0x232>
 800257c:	e1ec      	b.n	8002958 <__aeabi_dsub+0x60c>
 800257e:	2680      	movs	r6, #128	; 0x80
 8002580:	0436      	lsls	r6, r6, #16
 8002582:	4333      	orrs	r3, r6
 8002584:	4664      	mov	r4, ip
 8002586:	2c38      	cmp	r4, #56	; 0x38
 8002588:	dd00      	ble.n	800258c <__aeabi_dsub+0x240>
 800258a:	e1b3      	b.n	80028f4 <__aeabi_dsub+0x5a8>
 800258c:	2c1f      	cmp	r4, #31
 800258e:	dd00      	ble.n	8002592 <__aeabi_dsub+0x246>
 8002590:	e238      	b.n	8002a04 <__aeabi_dsub+0x6b8>
 8002592:	2620      	movs	r6, #32
 8002594:	1b36      	subs	r6, r6, r4
 8002596:	001c      	movs	r4, r3
 8002598:	40b4      	lsls	r4, r6
 800259a:	464f      	mov	r7, r9
 800259c:	46a0      	mov	r8, r4
 800259e:	4664      	mov	r4, ip
 80025a0:	40e7      	lsrs	r7, r4
 80025a2:	4644      	mov	r4, r8
 80025a4:	433c      	orrs	r4, r7
 80025a6:	464f      	mov	r7, r9
 80025a8:	40b7      	lsls	r7, r6
 80025aa:	003e      	movs	r6, r7
 80025ac:	1e77      	subs	r7, r6, #1
 80025ae:	41be      	sbcs	r6, r7
 80025b0:	4334      	orrs	r4, r6
 80025b2:	4666      	mov	r6, ip
 80025b4:	40f3      	lsrs	r3, r6
 80025b6:	18c9      	adds	r1, r1, r3
 80025b8:	1824      	adds	r4, r4, r0
 80025ba:	4284      	cmp	r4, r0
 80025bc:	419b      	sbcs	r3, r3
 80025be:	425b      	negs	r3, r3
 80025c0:	4698      	mov	r8, r3
 80025c2:	0016      	movs	r6, r2
 80025c4:	4488      	add	r8, r1
 80025c6:	e04e      	b.n	8002666 <__aeabi_dsub+0x31a>
 80025c8:	4a30      	ldr	r2, [pc, #192]	; (800268c <__aeabi_dsub+0x340>)
 80025ca:	1c74      	adds	r4, r6, #1
 80025cc:	4214      	tst	r4, r2
 80025ce:	d000      	beq.n	80025d2 <__aeabi_dsub+0x286>
 80025d0:	e0d6      	b.n	8002780 <__aeabi_dsub+0x434>
 80025d2:	464a      	mov	r2, r9
 80025d4:	431a      	orrs	r2, r3
 80025d6:	2e00      	cmp	r6, #0
 80025d8:	d000      	beq.n	80025dc <__aeabi_dsub+0x290>
 80025da:	e15b      	b.n	8002894 <__aeabi_dsub+0x548>
 80025dc:	2a00      	cmp	r2, #0
 80025de:	d100      	bne.n	80025e2 <__aeabi_dsub+0x296>
 80025e0:	e1a5      	b.n	800292e <__aeabi_dsub+0x5e2>
 80025e2:	000a      	movs	r2, r1
 80025e4:	4302      	orrs	r2, r0
 80025e6:	d000      	beq.n	80025ea <__aeabi_dsub+0x29e>
 80025e8:	e1bb      	b.n	8002962 <__aeabi_dsub+0x616>
 80025ea:	464a      	mov	r2, r9
 80025ec:	0759      	lsls	r1, r3, #29
 80025ee:	08d2      	lsrs	r2, r2, #3
 80025f0:	430a      	orrs	r2, r1
 80025f2:	08db      	lsrs	r3, r3, #3
 80025f4:	e027      	b.n	8002646 <__aeabi_dsub+0x2fa>
 80025f6:	000a      	movs	r2, r1
 80025f8:	4302      	orrs	r2, r0
 80025fa:	d100      	bne.n	80025fe <__aeabi_dsub+0x2b2>
 80025fc:	e174      	b.n	80028e8 <__aeabi_dsub+0x59c>
 80025fe:	0022      	movs	r2, r4
 8002600:	3a01      	subs	r2, #1
 8002602:	2c01      	cmp	r4, #1
 8002604:	d005      	beq.n	8002612 <__aeabi_dsub+0x2c6>
 8002606:	4c1e      	ldr	r4, [pc, #120]	; (8002680 <__aeabi_dsub+0x334>)
 8002608:	45a4      	cmp	ip, r4
 800260a:	d100      	bne.n	800260e <__aeabi_dsub+0x2c2>
 800260c:	e094      	b.n	8002738 <__aeabi_dsub+0x3ec>
 800260e:	4694      	mov	ip, r2
 8002610:	e759      	b.n	80024c6 <__aeabi_dsub+0x17a>
 8002612:	4448      	add	r0, r9
 8002614:	4548      	cmp	r0, r9
 8002616:	4192      	sbcs	r2, r2
 8002618:	185b      	adds	r3, r3, r1
 800261a:	4698      	mov	r8, r3
 800261c:	0004      	movs	r4, r0
 800261e:	4252      	negs	r2, r2
 8002620:	4490      	add	r8, r2
 8002622:	4643      	mov	r3, r8
 8002624:	2602      	movs	r6, #2
 8002626:	021b      	lsls	r3, r3, #8
 8002628:	d500      	bpl.n	800262c <__aeabi_dsub+0x2e0>
 800262a:	e0c4      	b.n	80027b6 <__aeabi_dsub+0x46a>
 800262c:	3e01      	subs	r6, #1
 800262e:	0763      	lsls	r3, r4, #29
 8002630:	d000      	beq.n	8002634 <__aeabi_dsub+0x2e8>
 8002632:	e711      	b.n	8002458 <__aeabi_dsub+0x10c>
 8002634:	4643      	mov	r3, r8
 8002636:	46b4      	mov	ip, r6
 8002638:	0759      	lsls	r1, r3, #29
 800263a:	08e2      	lsrs	r2, r4, #3
 800263c:	430a      	orrs	r2, r1
 800263e:	08db      	lsrs	r3, r3, #3
 8002640:	490f      	ldr	r1, [pc, #60]	; (8002680 <__aeabi_dsub+0x334>)
 8002642:	458c      	cmp	ip, r1
 8002644:	d040      	beq.n	80026c8 <__aeabi_dsub+0x37c>
 8002646:	4661      	mov	r1, ip
 8002648:	031b      	lsls	r3, r3, #12
 800264a:	0549      	lsls	r1, r1, #21
 800264c:	0b1b      	lsrs	r3, r3, #12
 800264e:	0d49      	lsrs	r1, r1, #21
 8002650:	e720      	b.n	8002494 <__aeabi_dsub+0x148>
 8002652:	4301      	orrs	r1, r0
 8002654:	000c      	movs	r4, r1
 8002656:	1e61      	subs	r1, r4, #1
 8002658:	418c      	sbcs	r4, r1
 800265a:	444c      	add	r4, r9
 800265c:	454c      	cmp	r4, r9
 800265e:	4192      	sbcs	r2, r2
 8002660:	4252      	negs	r2, r2
 8002662:	4690      	mov	r8, r2
 8002664:	4498      	add	r8, r3
 8002666:	4643      	mov	r3, r8
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	d5e0      	bpl.n	800262e <__aeabi_dsub+0x2e2>
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <__aeabi_dsub+0x334>)
 800266e:	3601      	adds	r6, #1
 8002670:	429e      	cmp	r6, r3
 8002672:	d000      	beq.n	8002676 <__aeabi_dsub+0x32a>
 8002674:	e09f      	b.n	80027b6 <__aeabi_dsub+0x46a>
 8002676:	0031      	movs	r1, r6
 8002678:	2300      	movs	r3, #0
 800267a:	2200      	movs	r2, #0
 800267c:	e70a      	b.n	8002494 <__aeabi_dsub+0x148>
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	000007ff 	.word	0x000007ff
 8002684:	ff7fffff 	.word	0xff7fffff
 8002688:	fffff801 	.word	0xfffff801
 800268c:	000007fe 	.word	0x000007fe
 8002690:	2a00      	cmp	r2, #0
 8002692:	d100      	bne.n	8002696 <__aeabi_dsub+0x34a>
 8002694:	e160      	b.n	8002958 <__aeabi_dsub+0x60c>
 8002696:	000a      	movs	r2, r1
 8002698:	4302      	orrs	r2, r0
 800269a:	d04d      	beq.n	8002738 <__aeabi_dsub+0x3ec>
 800269c:	464a      	mov	r2, r9
 800269e:	075c      	lsls	r4, r3, #29
 80026a0:	08d2      	lsrs	r2, r2, #3
 80026a2:	4322      	orrs	r2, r4
 80026a4:	2480      	movs	r4, #128	; 0x80
 80026a6:	08db      	lsrs	r3, r3, #3
 80026a8:	0324      	lsls	r4, r4, #12
 80026aa:	4223      	tst	r3, r4
 80026ac:	d007      	beq.n	80026be <__aeabi_dsub+0x372>
 80026ae:	08ce      	lsrs	r6, r1, #3
 80026b0:	4226      	tst	r6, r4
 80026b2:	d104      	bne.n	80026be <__aeabi_dsub+0x372>
 80026b4:	465d      	mov	r5, fp
 80026b6:	0033      	movs	r3, r6
 80026b8:	08c2      	lsrs	r2, r0, #3
 80026ba:	0749      	lsls	r1, r1, #29
 80026bc:	430a      	orrs	r2, r1
 80026be:	0f51      	lsrs	r1, r2, #29
 80026c0:	00d2      	lsls	r2, r2, #3
 80026c2:	08d2      	lsrs	r2, r2, #3
 80026c4:	0749      	lsls	r1, r1, #29
 80026c6:	430a      	orrs	r2, r1
 80026c8:	0011      	movs	r1, r2
 80026ca:	4319      	orrs	r1, r3
 80026cc:	d100      	bne.n	80026d0 <__aeabi_dsub+0x384>
 80026ce:	e1c8      	b.n	8002a62 <__aeabi_dsub+0x716>
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	0309      	lsls	r1, r1, #12
 80026d4:	430b      	orrs	r3, r1
 80026d6:	031b      	lsls	r3, r3, #12
 80026d8:	49d5      	ldr	r1, [pc, #852]	; (8002a30 <__aeabi_dsub+0x6e4>)
 80026da:	0b1b      	lsrs	r3, r3, #12
 80026dc:	e6da      	b.n	8002494 <__aeabi_dsub+0x148>
 80026de:	49d5      	ldr	r1, [pc, #852]	; (8002a34 <__aeabi_dsub+0x6e8>)
 80026e0:	1ab6      	subs	r6, r6, r2
 80026e2:	400b      	ands	r3, r1
 80026e4:	4698      	mov	r8, r3
 80026e6:	e6b5      	b.n	8002454 <__aeabi_dsub+0x108>
 80026e8:	0020      	movs	r0, r4
 80026ea:	f000 fb3b 	bl	8002d64 <__clzsi2>
 80026ee:	0002      	movs	r2, r0
 80026f0:	3218      	adds	r2, #24
 80026f2:	2a1f      	cmp	r2, #31
 80026f4:	dc00      	bgt.n	80026f8 <__aeabi_dsub+0x3ac>
 80026f6:	e68f      	b.n	8002418 <__aeabi_dsub+0xcc>
 80026f8:	0023      	movs	r3, r4
 80026fa:	3808      	subs	r0, #8
 80026fc:	4083      	lsls	r3, r0
 80026fe:	2400      	movs	r4, #0
 8002700:	e692      	b.n	8002428 <__aeabi_dsub+0xdc>
 8002702:	4308      	orrs	r0, r1
 8002704:	0002      	movs	r2, r0
 8002706:	1e50      	subs	r0, r2, #1
 8002708:	4182      	sbcs	r2, r0
 800270a:	e66d      	b.n	80023e8 <__aeabi_dsub+0x9c>
 800270c:	4cca      	ldr	r4, [pc, #808]	; (8002a38 <__aeabi_dsub+0x6ec>)
 800270e:	1c72      	adds	r2, r6, #1
 8002710:	4222      	tst	r2, r4
 8002712:	d000      	beq.n	8002716 <__aeabi_dsub+0x3ca>
 8002714:	e0ad      	b.n	8002872 <__aeabi_dsub+0x526>
 8002716:	464a      	mov	r2, r9
 8002718:	431a      	orrs	r2, r3
 800271a:	2e00      	cmp	r6, #0
 800271c:	d1b8      	bne.n	8002690 <__aeabi_dsub+0x344>
 800271e:	2a00      	cmp	r2, #0
 8002720:	d100      	bne.n	8002724 <__aeabi_dsub+0x3d8>
 8002722:	e158      	b.n	80029d6 <__aeabi_dsub+0x68a>
 8002724:	000a      	movs	r2, r1
 8002726:	4302      	orrs	r2, r0
 8002728:	d000      	beq.n	800272c <__aeabi_dsub+0x3e0>
 800272a:	e159      	b.n	80029e0 <__aeabi_dsub+0x694>
 800272c:	464a      	mov	r2, r9
 800272e:	0759      	lsls	r1, r3, #29
 8002730:	08d2      	lsrs	r2, r2, #3
 8002732:	430a      	orrs	r2, r1
 8002734:	08db      	lsrs	r3, r3, #3
 8002736:	e786      	b.n	8002646 <__aeabi_dsub+0x2fa>
 8002738:	464a      	mov	r2, r9
 800273a:	0759      	lsls	r1, r3, #29
 800273c:	08d2      	lsrs	r2, r2, #3
 800273e:	430a      	orrs	r2, r1
 8002740:	08db      	lsrs	r3, r3, #3
 8002742:	e7c1      	b.n	80026c8 <__aeabi_dsub+0x37c>
 8002744:	4dba      	ldr	r5, [pc, #744]	; (8002a30 <__aeabi_dsub+0x6e4>)
 8002746:	42aa      	cmp	r2, r5
 8002748:	d100      	bne.n	800274c <__aeabi_dsub+0x400>
 800274a:	e11e      	b.n	800298a <__aeabi_dsub+0x63e>
 800274c:	2580      	movs	r5, #128	; 0x80
 800274e:	042d      	lsls	r5, r5, #16
 8002750:	432b      	orrs	r3, r5
 8002752:	4664      	mov	r4, ip
 8002754:	2c38      	cmp	r4, #56	; 0x38
 8002756:	dc5d      	bgt.n	8002814 <__aeabi_dsub+0x4c8>
 8002758:	2c1f      	cmp	r4, #31
 800275a:	dd00      	ble.n	800275e <__aeabi_dsub+0x412>
 800275c:	e0d0      	b.n	8002900 <__aeabi_dsub+0x5b4>
 800275e:	2520      	movs	r5, #32
 8002760:	4667      	mov	r7, ip
 8002762:	1b2d      	subs	r5, r5, r4
 8002764:	464e      	mov	r6, r9
 8002766:	001c      	movs	r4, r3
 8002768:	40fe      	lsrs	r6, r7
 800276a:	40ac      	lsls	r4, r5
 800276c:	4334      	orrs	r4, r6
 800276e:	464e      	mov	r6, r9
 8002770:	40ae      	lsls	r6, r5
 8002772:	0035      	movs	r5, r6
 8002774:	40fb      	lsrs	r3, r7
 8002776:	1e6e      	subs	r6, r5, #1
 8002778:	41b5      	sbcs	r5, r6
 800277a:	1ac9      	subs	r1, r1, r3
 800277c:	432c      	orrs	r4, r5
 800277e:	e04e      	b.n	800281e <__aeabi_dsub+0x4d2>
 8002780:	464a      	mov	r2, r9
 8002782:	1a14      	subs	r4, r2, r0
 8002784:	45a1      	cmp	r9, r4
 8002786:	4192      	sbcs	r2, r2
 8002788:	4252      	negs	r2, r2
 800278a:	4690      	mov	r8, r2
 800278c:	1a5f      	subs	r7, r3, r1
 800278e:	003a      	movs	r2, r7
 8002790:	4647      	mov	r7, r8
 8002792:	1bd2      	subs	r2, r2, r7
 8002794:	4690      	mov	r8, r2
 8002796:	0212      	lsls	r2, r2, #8
 8002798:	d500      	bpl.n	800279c <__aeabi_dsub+0x450>
 800279a:	e08b      	b.n	80028b4 <__aeabi_dsub+0x568>
 800279c:	4642      	mov	r2, r8
 800279e:	4322      	orrs	r2, r4
 80027a0:	d000      	beq.n	80027a4 <__aeabi_dsub+0x458>
 80027a2:	e630      	b.n	8002406 <__aeabi_dsub+0xba>
 80027a4:	2300      	movs	r3, #0
 80027a6:	2500      	movs	r5, #0
 80027a8:	e74d      	b.n	8002646 <__aeabi_dsub+0x2fa>
 80027aa:	464a      	mov	r2, r9
 80027ac:	0759      	lsls	r1, r3, #29
 80027ae:	08d2      	lsrs	r2, r2, #3
 80027b0:	430a      	orrs	r2, r1
 80027b2:	08db      	lsrs	r3, r3, #3
 80027b4:	e744      	b.n	8002640 <__aeabi_dsub+0x2f4>
 80027b6:	4642      	mov	r2, r8
 80027b8:	4b9e      	ldr	r3, [pc, #632]	; (8002a34 <__aeabi_dsub+0x6e8>)
 80027ba:	0861      	lsrs	r1, r4, #1
 80027bc:	401a      	ands	r2, r3
 80027be:	0013      	movs	r3, r2
 80027c0:	2201      	movs	r2, #1
 80027c2:	4014      	ands	r4, r2
 80027c4:	430c      	orrs	r4, r1
 80027c6:	07da      	lsls	r2, r3, #31
 80027c8:	085b      	lsrs	r3, r3, #1
 80027ca:	4698      	mov	r8, r3
 80027cc:	4314      	orrs	r4, r2
 80027ce:	e641      	b.n	8002454 <__aeabi_dsub+0x108>
 80027d0:	001a      	movs	r2, r3
 80027d2:	3e1f      	subs	r6, #31
 80027d4:	40f2      	lsrs	r2, r6
 80027d6:	0016      	movs	r6, r2
 80027d8:	2920      	cmp	r1, #32
 80027da:	d003      	beq.n	80027e4 <__aeabi_dsub+0x498>
 80027dc:	2240      	movs	r2, #64	; 0x40
 80027de:	1a51      	subs	r1, r2, r1
 80027e0:	408b      	lsls	r3, r1
 80027e2:	431c      	orrs	r4, r3
 80027e4:	1e62      	subs	r2, r4, #1
 80027e6:	4194      	sbcs	r4, r2
 80027e8:	2300      	movs	r3, #0
 80027ea:	4334      	orrs	r4, r6
 80027ec:	4698      	mov	r8, r3
 80027ee:	2600      	movs	r6, #0
 80027f0:	e71d      	b.n	800262e <__aeabi_dsub+0x2e2>
 80027f2:	000c      	movs	r4, r1
 80027f4:	3a20      	subs	r2, #32
 80027f6:	40d4      	lsrs	r4, r2
 80027f8:	0022      	movs	r2, r4
 80027fa:	4664      	mov	r4, ip
 80027fc:	2c20      	cmp	r4, #32
 80027fe:	d004      	beq.n	800280a <__aeabi_dsub+0x4be>
 8002800:	2740      	movs	r7, #64	; 0x40
 8002802:	1b3f      	subs	r7, r7, r4
 8002804:	40b9      	lsls	r1, r7
 8002806:	4308      	orrs	r0, r1
 8002808:	4680      	mov	r8, r0
 800280a:	4644      	mov	r4, r8
 800280c:	1e61      	subs	r1, r4, #1
 800280e:	418c      	sbcs	r4, r1
 8002810:	4322      	orrs	r2, r4
 8002812:	e5e9      	b.n	80023e8 <__aeabi_dsub+0x9c>
 8002814:	464c      	mov	r4, r9
 8002816:	4323      	orrs	r3, r4
 8002818:	001c      	movs	r4, r3
 800281a:	1e63      	subs	r3, r4, #1
 800281c:	419c      	sbcs	r4, r3
 800281e:	1b04      	subs	r4, r0, r4
 8002820:	42a0      	cmp	r0, r4
 8002822:	419b      	sbcs	r3, r3
 8002824:	425b      	negs	r3, r3
 8002826:	1acb      	subs	r3, r1, r3
 8002828:	4698      	mov	r8, r3
 800282a:	465d      	mov	r5, fp
 800282c:	0016      	movs	r6, r2
 800282e:	e5e2      	b.n	80023f6 <__aeabi_dsub+0xaa>
 8002830:	464e      	mov	r6, r9
 8002832:	431e      	orrs	r6, r3
 8002834:	d100      	bne.n	8002838 <__aeabi_dsub+0x4ec>
 8002836:	e0ae      	b.n	8002996 <__aeabi_dsub+0x64a>
 8002838:	1e66      	subs	r6, r4, #1
 800283a:	2c01      	cmp	r4, #1
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x4f4>
 800283e:	e0fd      	b.n	8002a3c <__aeabi_dsub+0x6f0>
 8002840:	4f7b      	ldr	r7, [pc, #492]	; (8002a30 <__aeabi_dsub+0x6e4>)
 8002842:	42bc      	cmp	r4, r7
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x4fc>
 8002846:	e107      	b.n	8002a58 <__aeabi_dsub+0x70c>
 8002848:	46b4      	mov	ip, r6
 800284a:	e69b      	b.n	8002584 <__aeabi_dsub+0x238>
 800284c:	4664      	mov	r4, ip
 800284e:	2220      	movs	r2, #32
 8002850:	1b12      	subs	r2, r2, r4
 8002852:	000c      	movs	r4, r1
 8002854:	4094      	lsls	r4, r2
 8002856:	0007      	movs	r7, r0
 8002858:	4090      	lsls	r0, r2
 800285a:	46a0      	mov	r8, r4
 800285c:	4664      	mov	r4, ip
 800285e:	1e42      	subs	r2, r0, #1
 8002860:	4190      	sbcs	r0, r2
 8002862:	4662      	mov	r2, ip
 8002864:	40e7      	lsrs	r7, r4
 8002866:	4644      	mov	r4, r8
 8002868:	40d1      	lsrs	r1, r2
 800286a:	433c      	orrs	r4, r7
 800286c:	4304      	orrs	r4, r0
 800286e:	185b      	adds	r3, r3, r1
 8002870:	e6f3      	b.n	800265a <__aeabi_dsub+0x30e>
 8002872:	4c6f      	ldr	r4, [pc, #444]	; (8002a30 <__aeabi_dsub+0x6e4>)
 8002874:	42a2      	cmp	r2, r4
 8002876:	d100      	bne.n	800287a <__aeabi_dsub+0x52e>
 8002878:	e0d5      	b.n	8002a26 <__aeabi_dsub+0x6da>
 800287a:	4448      	add	r0, r9
 800287c:	185b      	adds	r3, r3, r1
 800287e:	4548      	cmp	r0, r9
 8002880:	4189      	sbcs	r1, r1
 8002882:	4249      	negs	r1, r1
 8002884:	185b      	adds	r3, r3, r1
 8002886:	07dc      	lsls	r4, r3, #31
 8002888:	0840      	lsrs	r0, r0, #1
 800288a:	085b      	lsrs	r3, r3, #1
 800288c:	4698      	mov	r8, r3
 800288e:	0016      	movs	r6, r2
 8002890:	4304      	orrs	r4, r0
 8002892:	e6cc      	b.n	800262e <__aeabi_dsub+0x2e2>
 8002894:	2a00      	cmp	r2, #0
 8002896:	d000      	beq.n	800289a <__aeabi_dsub+0x54e>
 8002898:	e082      	b.n	80029a0 <__aeabi_dsub+0x654>
 800289a:	000a      	movs	r2, r1
 800289c:	4302      	orrs	r2, r0
 800289e:	d140      	bne.n	8002922 <__aeabi_dsub+0x5d6>
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	2500      	movs	r5, #0
 80028a4:	031b      	lsls	r3, r3, #12
 80028a6:	e713      	b.n	80026d0 <__aeabi_dsub+0x384>
 80028a8:	074b      	lsls	r3, r1, #29
 80028aa:	08c2      	lsrs	r2, r0, #3
 80028ac:	431a      	orrs	r2, r3
 80028ae:	465d      	mov	r5, fp
 80028b0:	08cb      	lsrs	r3, r1, #3
 80028b2:	e6c5      	b.n	8002640 <__aeabi_dsub+0x2f4>
 80028b4:	464a      	mov	r2, r9
 80028b6:	1a84      	subs	r4, r0, r2
 80028b8:	42a0      	cmp	r0, r4
 80028ba:	4192      	sbcs	r2, r2
 80028bc:	1acb      	subs	r3, r1, r3
 80028be:	4252      	negs	r2, r2
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	4698      	mov	r8, r3
 80028c4:	465d      	mov	r5, fp
 80028c6:	e59e      	b.n	8002406 <__aeabi_dsub+0xba>
 80028c8:	464a      	mov	r2, r9
 80028ca:	0759      	lsls	r1, r3, #29
 80028cc:	08d2      	lsrs	r2, r2, #3
 80028ce:	430a      	orrs	r2, r1
 80028d0:	08db      	lsrs	r3, r3, #3
 80028d2:	e6f9      	b.n	80026c8 <__aeabi_dsub+0x37c>
 80028d4:	464a      	mov	r2, r9
 80028d6:	1a14      	subs	r4, r2, r0
 80028d8:	45a1      	cmp	r9, r4
 80028da:	4192      	sbcs	r2, r2
 80028dc:	1a5b      	subs	r3, r3, r1
 80028de:	4252      	negs	r2, r2
 80028e0:	1a9b      	subs	r3, r3, r2
 80028e2:	4698      	mov	r8, r3
 80028e4:	2601      	movs	r6, #1
 80028e6:	e586      	b.n	80023f6 <__aeabi_dsub+0xaa>
 80028e8:	464a      	mov	r2, r9
 80028ea:	0759      	lsls	r1, r3, #29
 80028ec:	08d2      	lsrs	r2, r2, #3
 80028ee:	430a      	orrs	r2, r1
 80028f0:	08db      	lsrs	r3, r3, #3
 80028f2:	e6a5      	b.n	8002640 <__aeabi_dsub+0x2f4>
 80028f4:	464c      	mov	r4, r9
 80028f6:	4323      	orrs	r3, r4
 80028f8:	001c      	movs	r4, r3
 80028fa:	1e63      	subs	r3, r4, #1
 80028fc:	419c      	sbcs	r4, r3
 80028fe:	e65b      	b.n	80025b8 <__aeabi_dsub+0x26c>
 8002900:	4665      	mov	r5, ip
 8002902:	001e      	movs	r6, r3
 8002904:	3d20      	subs	r5, #32
 8002906:	40ee      	lsrs	r6, r5
 8002908:	2c20      	cmp	r4, #32
 800290a:	d005      	beq.n	8002918 <__aeabi_dsub+0x5cc>
 800290c:	2540      	movs	r5, #64	; 0x40
 800290e:	1b2d      	subs	r5, r5, r4
 8002910:	40ab      	lsls	r3, r5
 8002912:	464c      	mov	r4, r9
 8002914:	431c      	orrs	r4, r3
 8002916:	46a2      	mov	sl, r4
 8002918:	4654      	mov	r4, sl
 800291a:	1e63      	subs	r3, r4, #1
 800291c:	419c      	sbcs	r4, r3
 800291e:	4334      	orrs	r4, r6
 8002920:	e77d      	b.n	800281e <__aeabi_dsub+0x4d2>
 8002922:	074b      	lsls	r3, r1, #29
 8002924:	08c2      	lsrs	r2, r0, #3
 8002926:	431a      	orrs	r2, r3
 8002928:	465d      	mov	r5, fp
 800292a:	08cb      	lsrs	r3, r1, #3
 800292c:	e6cc      	b.n	80026c8 <__aeabi_dsub+0x37c>
 800292e:	000a      	movs	r2, r1
 8002930:	4302      	orrs	r2, r0
 8002932:	d100      	bne.n	8002936 <__aeabi_dsub+0x5ea>
 8002934:	e736      	b.n	80027a4 <__aeabi_dsub+0x458>
 8002936:	074b      	lsls	r3, r1, #29
 8002938:	08c2      	lsrs	r2, r0, #3
 800293a:	431a      	orrs	r2, r3
 800293c:	465d      	mov	r5, fp
 800293e:	08cb      	lsrs	r3, r1, #3
 8002940:	e681      	b.n	8002646 <__aeabi_dsub+0x2fa>
 8002942:	464a      	mov	r2, r9
 8002944:	1a84      	subs	r4, r0, r2
 8002946:	42a0      	cmp	r0, r4
 8002948:	4192      	sbcs	r2, r2
 800294a:	1acb      	subs	r3, r1, r3
 800294c:	4252      	negs	r2, r2
 800294e:	1a9b      	subs	r3, r3, r2
 8002950:	4698      	mov	r8, r3
 8002952:	465d      	mov	r5, fp
 8002954:	2601      	movs	r6, #1
 8002956:	e54e      	b.n	80023f6 <__aeabi_dsub+0xaa>
 8002958:	074b      	lsls	r3, r1, #29
 800295a:	08c2      	lsrs	r2, r0, #3
 800295c:	431a      	orrs	r2, r3
 800295e:	08cb      	lsrs	r3, r1, #3
 8002960:	e6b2      	b.n	80026c8 <__aeabi_dsub+0x37c>
 8002962:	464a      	mov	r2, r9
 8002964:	1a14      	subs	r4, r2, r0
 8002966:	45a1      	cmp	r9, r4
 8002968:	4192      	sbcs	r2, r2
 800296a:	1a5f      	subs	r7, r3, r1
 800296c:	4252      	negs	r2, r2
 800296e:	1aba      	subs	r2, r7, r2
 8002970:	4690      	mov	r8, r2
 8002972:	0212      	lsls	r2, r2, #8
 8002974:	d56b      	bpl.n	8002a4e <__aeabi_dsub+0x702>
 8002976:	464a      	mov	r2, r9
 8002978:	1a84      	subs	r4, r0, r2
 800297a:	42a0      	cmp	r0, r4
 800297c:	4192      	sbcs	r2, r2
 800297e:	1acb      	subs	r3, r1, r3
 8002980:	4252      	negs	r2, r2
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	4698      	mov	r8, r3
 8002986:	465d      	mov	r5, fp
 8002988:	e564      	b.n	8002454 <__aeabi_dsub+0x108>
 800298a:	074b      	lsls	r3, r1, #29
 800298c:	08c2      	lsrs	r2, r0, #3
 800298e:	431a      	orrs	r2, r3
 8002990:	465d      	mov	r5, fp
 8002992:	08cb      	lsrs	r3, r1, #3
 8002994:	e698      	b.n	80026c8 <__aeabi_dsub+0x37c>
 8002996:	074b      	lsls	r3, r1, #29
 8002998:	08c2      	lsrs	r2, r0, #3
 800299a:	431a      	orrs	r2, r3
 800299c:	08cb      	lsrs	r3, r1, #3
 800299e:	e64f      	b.n	8002640 <__aeabi_dsub+0x2f4>
 80029a0:	000a      	movs	r2, r1
 80029a2:	4302      	orrs	r2, r0
 80029a4:	d090      	beq.n	80028c8 <__aeabi_dsub+0x57c>
 80029a6:	464a      	mov	r2, r9
 80029a8:	075c      	lsls	r4, r3, #29
 80029aa:	08d2      	lsrs	r2, r2, #3
 80029ac:	4314      	orrs	r4, r2
 80029ae:	2280      	movs	r2, #128	; 0x80
 80029b0:	08db      	lsrs	r3, r3, #3
 80029b2:	0312      	lsls	r2, r2, #12
 80029b4:	4213      	tst	r3, r2
 80029b6:	d008      	beq.n	80029ca <__aeabi_dsub+0x67e>
 80029b8:	08ce      	lsrs	r6, r1, #3
 80029ba:	4216      	tst	r6, r2
 80029bc:	d105      	bne.n	80029ca <__aeabi_dsub+0x67e>
 80029be:	08c0      	lsrs	r0, r0, #3
 80029c0:	0749      	lsls	r1, r1, #29
 80029c2:	4308      	orrs	r0, r1
 80029c4:	0004      	movs	r4, r0
 80029c6:	465d      	mov	r5, fp
 80029c8:	0033      	movs	r3, r6
 80029ca:	0f61      	lsrs	r1, r4, #29
 80029cc:	00e2      	lsls	r2, r4, #3
 80029ce:	0749      	lsls	r1, r1, #29
 80029d0:	08d2      	lsrs	r2, r2, #3
 80029d2:	430a      	orrs	r2, r1
 80029d4:	e678      	b.n	80026c8 <__aeabi_dsub+0x37c>
 80029d6:	074b      	lsls	r3, r1, #29
 80029d8:	08c2      	lsrs	r2, r0, #3
 80029da:	431a      	orrs	r2, r3
 80029dc:	08cb      	lsrs	r3, r1, #3
 80029de:	e632      	b.n	8002646 <__aeabi_dsub+0x2fa>
 80029e0:	4448      	add	r0, r9
 80029e2:	185b      	adds	r3, r3, r1
 80029e4:	4548      	cmp	r0, r9
 80029e6:	4192      	sbcs	r2, r2
 80029e8:	4698      	mov	r8, r3
 80029ea:	4252      	negs	r2, r2
 80029ec:	4490      	add	r8, r2
 80029ee:	4643      	mov	r3, r8
 80029f0:	0004      	movs	r4, r0
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	d400      	bmi.n	80029f8 <__aeabi_dsub+0x6ac>
 80029f6:	e61a      	b.n	800262e <__aeabi_dsub+0x2e2>
 80029f8:	4642      	mov	r2, r8
 80029fa:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <__aeabi_dsub+0x6e8>)
 80029fc:	2601      	movs	r6, #1
 80029fe:	401a      	ands	r2, r3
 8002a00:	4690      	mov	r8, r2
 8002a02:	e614      	b.n	800262e <__aeabi_dsub+0x2e2>
 8002a04:	4666      	mov	r6, ip
 8002a06:	001f      	movs	r7, r3
 8002a08:	3e20      	subs	r6, #32
 8002a0a:	40f7      	lsrs	r7, r6
 8002a0c:	2c20      	cmp	r4, #32
 8002a0e:	d005      	beq.n	8002a1c <__aeabi_dsub+0x6d0>
 8002a10:	2640      	movs	r6, #64	; 0x40
 8002a12:	1b36      	subs	r6, r6, r4
 8002a14:	40b3      	lsls	r3, r6
 8002a16:	464c      	mov	r4, r9
 8002a18:	431c      	orrs	r4, r3
 8002a1a:	46a2      	mov	sl, r4
 8002a1c:	4654      	mov	r4, sl
 8002a1e:	1e63      	subs	r3, r4, #1
 8002a20:	419c      	sbcs	r4, r3
 8002a22:	433c      	orrs	r4, r7
 8002a24:	e5c8      	b.n	80025b8 <__aeabi_dsub+0x26c>
 8002a26:	0011      	movs	r1, r2
 8002a28:	2300      	movs	r3, #0
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	e532      	b.n	8002494 <__aeabi_dsub+0x148>
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	000007ff 	.word	0x000007ff
 8002a34:	ff7fffff 	.word	0xff7fffff
 8002a38:	000007fe 	.word	0x000007fe
 8002a3c:	464a      	mov	r2, r9
 8002a3e:	1814      	adds	r4, r2, r0
 8002a40:	4284      	cmp	r4, r0
 8002a42:	4192      	sbcs	r2, r2
 8002a44:	185b      	adds	r3, r3, r1
 8002a46:	4698      	mov	r8, r3
 8002a48:	4252      	negs	r2, r2
 8002a4a:	4490      	add	r8, r2
 8002a4c:	e5e9      	b.n	8002622 <__aeabi_dsub+0x2d6>
 8002a4e:	4642      	mov	r2, r8
 8002a50:	4322      	orrs	r2, r4
 8002a52:	d100      	bne.n	8002a56 <__aeabi_dsub+0x70a>
 8002a54:	e6a6      	b.n	80027a4 <__aeabi_dsub+0x458>
 8002a56:	e5ea      	b.n	800262e <__aeabi_dsub+0x2e2>
 8002a58:	074b      	lsls	r3, r1, #29
 8002a5a:	08c2      	lsrs	r2, r0, #3
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	08cb      	lsrs	r3, r1, #3
 8002a60:	e632      	b.n	80026c8 <__aeabi_dsub+0x37c>
 8002a62:	2200      	movs	r2, #0
 8002a64:	4901      	ldr	r1, [pc, #4]	; (8002a6c <__aeabi_dsub+0x720>)
 8002a66:	0013      	movs	r3, r2
 8002a68:	e514      	b.n	8002494 <__aeabi_dsub+0x148>
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	000007ff 	.word	0x000007ff

08002a70 <__aeabi_dcmpun>:
 8002a70:	b570      	push	{r4, r5, r6, lr}
 8002a72:	0005      	movs	r5, r0
 8002a74:	480c      	ldr	r0, [pc, #48]	; (8002aa8 <__aeabi_dcmpun+0x38>)
 8002a76:	030c      	lsls	r4, r1, #12
 8002a78:	0016      	movs	r6, r2
 8002a7a:	0049      	lsls	r1, r1, #1
 8002a7c:	031a      	lsls	r2, r3, #12
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d49      	lsrs	r1, r1, #21
 8002a84:	0b12      	lsrs	r2, r2, #12
 8002a86:	0d5b      	lsrs	r3, r3, #21
 8002a88:	4281      	cmp	r1, r0
 8002a8a:	d008      	beq.n	8002a9e <__aeabi_dcmpun+0x2e>
 8002a8c:	4906      	ldr	r1, [pc, #24]	; (8002aa8 <__aeabi_dcmpun+0x38>)
 8002a8e:	2000      	movs	r0, #0
 8002a90:	428b      	cmp	r3, r1
 8002a92:	d103      	bne.n	8002a9c <__aeabi_dcmpun+0x2c>
 8002a94:	4332      	orrs	r2, r6
 8002a96:	0010      	movs	r0, r2
 8002a98:	1e42      	subs	r2, r0, #1
 8002a9a:	4190      	sbcs	r0, r2
 8002a9c:	bd70      	pop	{r4, r5, r6, pc}
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	432c      	orrs	r4, r5
 8002aa2:	d1fb      	bne.n	8002a9c <__aeabi_dcmpun+0x2c>
 8002aa4:	e7f2      	b.n	8002a8c <__aeabi_dcmpun+0x1c>
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	000007ff 	.word	0x000007ff

08002aac <__aeabi_d2iz>:
 8002aac:	000a      	movs	r2, r1
 8002aae:	b530      	push	{r4, r5, lr}
 8002ab0:	4c13      	ldr	r4, [pc, #76]	; (8002b00 <__aeabi_d2iz+0x54>)
 8002ab2:	0053      	lsls	r3, r2, #1
 8002ab4:	0309      	lsls	r1, r1, #12
 8002ab6:	0005      	movs	r5, r0
 8002ab8:	0b09      	lsrs	r1, r1, #12
 8002aba:	2000      	movs	r0, #0
 8002abc:	0d5b      	lsrs	r3, r3, #21
 8002abe:	0fd2      	lsrs	r2, r2, #31
 8002ac0:	42a3      	cmp	r3, r4
 8002ac2:	dd04      	ble.n	8002ace <__aeabi_d2iz+0x22>
 8002ac4:	480f      	ldr	r0, [pc, #60]	; (8002b04 <__aeabi_d2iz+0x58>)
 8002ac6:	4283      	cmp	r3, r0
 8002ac8:	dd02      	ble.n	8002ad0 <__aeabi_d2iz+0x24>
 8002aca:	4b0f      	ldr	r3, [pc, #60]	; (8002b08 <__aeabi_d2iz+0x5c>)
 8002acc:	18d0      	adds	r0, r2, r3
 8002ace:	bd30      	pop	{r4, r5, pc}
 8002ad0:	2080      	movs	r0, #128	; 0x80
 8002ad2:	0340      	lsls	r0, r0, #13
 8002ad4:	4301      	orrs	r1, r0
 8002ad6:	480d      	ldr	r0, [pc, #52]	; (8002b0c <__aeabi_d2iz+0x60>)
 8002ad8:	1ac0      	subs	r0, r0, r3
 8002ada:	281f      	cmp	r0, #31
 8002adc:	dd08      	ble.n	8002af0 <__aeabi_d2iz+0x44>
 8002ade:	480c      	ldr	r0, [pc, #48]	; (8002b10 <__aeabi_d2iz+0x64>)
 8002ae0:	1ac3      	subs	r3, r0, r3
 8002ae2:	40d9      	lsrs	r1, r3
 8002ae4:	000b      	movs	r3, r1
 8002ae6:	4258      	negs	r0, r3
 8002ae8:	2a00      	cmp	r2, #0
 8002aea:	d1f0      	bne.n	8002ace <__aeabi_d2iz+0x22>
 8002aec:	0018      	movs	r0, r3
 8002aee:	e7ee      	b.n	8002ace <__aeabi_d2iz+0x22>
 8002af0:	4c08      	ldr	r4, [pc, #32]	; (8002b14 <__aeabi_d2iz+0x68>)
 8002af2:	40c5      	lsrs	r5, r0
 8002af4:	46a4      	mov	ip, r4
 8002af6:	4463      	add	r3, ip
 8002af8:	4099      	lsls	r1, r3
 8002afa:	000b      	movs	r3, r1
 8002afc:	432b      	orrs	r3, r5
 8002afe:	e7f2      	b.n	8002ae6 <__aeabi_d2iz+0x3a>
 8002b00:	000003fe 	.word	0x000003fe
 8002b04:	0000041d 	.word	0x0000041d
 8002b08:	7fffffff 	.word	0x7fffffff
 8002b0c:	00000433 	.word	0x00000433
 8002b10:	00000413 	.word	0x00000413
 8002b14:	fffffbed 	.word	0xfffffbed

08002b18 <__aeabi_i2d>:
 8002b18:	b570      	push	{r4, r5, r6, lr}
 8002b1a:	2800      	cmp	r0, #0
 8002b1c:	d016      	beq.n	8002b4c <__aeabi_i2d+0x34>
 8002b1e:	17c3      	asrs	r3, r0, #31
 8002b20:	18c5      	adds	r5, r0, r3
 8002b22:	405d      	eors	r5, r3
 8002b24:	0fc4      	lsrs	r4, r0, #31
 8002b26:	0028      	movs	r0, r5
 8002b28:	f000 f91c 	bl	8002d64 <__clzsi2>
 8002b2c:	4a11      	ldr	r2, [pc, #68]	; (8002b74 <__aeabi_i2d+0x5c>)
 8002b2e:	1a12      	subs	r2, r2, r0
 8002b30:	280a      	cmp	r0, #10
 8002b32:	dc16      	bgt.n	8002b62 <__aeabi_i2d+0x4a>
 8002b34:	0003      	movs	r3, r0
 8002b36:	002e      	movs	r6, r5
 8002b38:	3315      	adds	r3, #21
 8002b3a:	409e      	lsls	r6, r3
 8002b3c:	230b      	movs	r3, #11
 8002b3e:	1a18      	subs	r0, r3, r0
 8002b40:	40c5      	lsrs	r5, r0
 8002b42:	0553      	lsls	r3, r2, #21
 8002b44:	032d      	lsls	r5, r5, #12
 8002b46:	0b2d      	lsrs	r5, r5, #12
 8002b48:	0d5b      	lsrs	r3, r3, #21
 8002b4a:	e003      	b.n	8002b54 <__aeabi_i2d+0x3c>
 8002b4c:	2400      	movs	r4, #0
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2500      	movs	r5, #0
 8002b52:	2600      	movs	r6, #0
 8002b54:	051b      	lsls	r3, r3, #20
 8002b56:	432b      	orrs	r3, r5
 8002b58:	07e4      	lsls	r4, r4, #31
 8002b5a:	4323      	orrs	r3, r4
 8002b5c:	0030      	movs	r0, r6
 8002b5e:	0019      	movs	r1, r3
 8002b60:	bd70      	pop	{r4, r5, r6, pc}
 8002b62:	380b      	subs	r0, #11
 8002b64:	4085      	lsls	r5, r0
 8002b66:	0553      	lsls	r3, r2, #21
 8002b68:	032d      	lsls	r5, r5, #12
 8002b6a:	2600      	movs	r6, #0
 8002b6c:	0b2d      	lsrs	r5, r5, #12
 8002b6e:	0d5b      	lsrs	r3, r3, #21
 8002b70:	e7f0      	b.n	8002b54 <__aeabi_i2d+0x3c>
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	0000041e 	.word	0x0000041e

08002b78 <__aeabi_ui2d>:
 8002b78:	b510      	push	{r4, lr}
 8002b7a:	1e04      	subs	r4, r0, #0
 8002b7c:	d010      	beq.n	8002ba0 <__aeabi_ui2d+0x28>
 8002b7e:	f000 f8f1 	bl	8002d64 <__clzsi2>
 8002b82:	4b0f      	ldr	r3, [pc, #60]	; (8002bc0 <__aeabi_ui2d+0x48>)
 8002b84:	1a1b      	subs	r3, r3, r0
 8002b86:	280a      	cmp	r0, #10
 8002b88:	dc11      	bgt.n	8002bae <__aeabi_ui2d+0x36>
 8002b8a:	220b      	movs	r2, #11
 8002b8c:	0021      	movs	r1, r4
 8002b8e:	1a12      	subs	r2, r2, r0
 8002b90:	40d1      	lsrs	r1, r2
 8002b92:	3015      	adds	r0, #21
 8002b94:	030a      	lsls	r2, r1, #12
 8002b96:	055b      	lsls	r3, r3, #21
 8002b98:	4084      	lsls	r4, r0
 8002b9a:	0b12      	lsrs	r2, r2, #12
 8002b9c:	0d5b      	lsrs	r3, r3, #21
 8002b9e:	e001      	b.n	8002ba4 <__aeabi_ui2d+0x2c>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	051b      	lsls	r3, r3, #20
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	0020      	movs	r0, r4
 8002baa:	0019      	movs	r1, r3
 8002bac:	bd10      	pop	{r4, pc}
 8002bae:	0022      	movs	r2, r4
 8002bb0:	380b      	subs	r0, #11
 8002bb2:	4082      	lsls	r2, r0
 8002bb4:	055b      	lsls	r3, r3, #21
 8002bb6:	0312      	lsls	r2, r2, #12
 8002bb8:	2400      	movs	r4, #0
 8002bba:	0b12      	lsrs	r2, r2, #12
 8002bbc:	0d5b      	lsrs	r3, r3, #21
 8002bbe:	e7f1      	b.n	8002ba4 <__aeabi_ui2d+0x2c>
 8002bc0:	0000041e 	.word	0x0000041e

08002bc4 <__aeabi_f2d>:
 8002bc4:	b570      	push	{r4, r5, r6, lr}
 8002bc6:	0043      	lsls	r3, r0, #1
 8002bc8:	0246      	lsls	r6, r0, #9
 8002bca:	0fc4      	lsrs	r4, r0, #31
 8002bcc:	20fe      	movs	r0, #254	; 0xfe
 8002bce:	0e1b      	lsrs	r3, r3, #24
 8002bd0:	1c59      	adds	r1, r3, #1
 8002bd2:	0a75      	lsrs	r5, r6, #9
 8002bd4:	4208      	tst	r0, r1
 8002bd6:	d00c      	beq.n	8002bf2 <__aeabi_f2d+0x2e>
 8002bd8:	22e0      	movs	r2, #224	; 0xe0
 8002bda:	0092      	lsls	r2, r2, #2
 8002bdc:	4694      	mov	ip, r2
 8002bde:	076d      	lsls	r5, r5, #29
 8002be0:	0b36      	lsrs	r6, r6, #12
 8002be2:	4463      	add	r3, ip
 8002be4:	051b      	lsls	r3, r3, #20
 8002be6:	4333      	orrs	r3, r6
 8002be8:	07e4      	lsls	r4, r4, #31
 8002bea:	4323      	orrs	r3, r4
 8002bec:	0028      	movs	r0, r5
 8002bee:	0019      	movs	r1, r3
 8002bf0:	bd70      	pop	{r4, r5, r6, pc}
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d114      	bne.n	8002c20 <__aeabi_f2d+0x5c>
 8002bf6:	2d00      	cmp	r5, #0
 8002bf8:	d01b      	beq.n	8002c32 <__aeabi_f2d+0x6e>
 8002bfa:	0028      	movs	r0, r5
 8002bfc:	f000 f8b2 	bl	8002d64 <__clzsi2>
 8002c00:	280a      	cmp	r0, #10
 8002c02:	dc1c      	bgt.n	8002c3e <__aeabi_f2d+0x7a>
 8002c04:	230b      	movs	r3, #11
 8002c06:	002a      	movs	r2, r5
 8002c08:	1a1b      	subs	r3, r3, r0
 8002c0a:	40da      	lsrs	r2, r3
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	3315      	adds	r3, #21
 8002c10:	409d      	lsls	r5, r3
 8002c12:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <__aeabi_f2d+0x88>)
 8002c14:	0312      	lsls	r2, r2, #12
 8002c16:	1a1b      	subs	r3, r3, r0
 8002c18:	055b      	lsls	r3, r3, #21
 8002c1a:	0b16      	lsrs	r6, r2, #12
 8002c1c:	0d5b      	lsrs	r3, r3, #21
 8002c1e:	e7e1      	b.n	8002be4 <__aeabi_f2d+0x20>
 8002c20:	2d00      	cmp	r5, #0
 8002c22:	d009      	beq.n	8002c38 <__aeabi_f2d+0x74>
 8002c24:	0b32      	lsrs	r2, r6, #12
 8002c26:	2680      	movs	r6, #128	; 0x80
 8002c28:	0336      	lsls	r6, r6, #12
 8002c2a:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <__aeabi_f2d+0x8c>)
 8002c2c:	076d      	lsls	r5, r5, #29
 8002c2e:	4316      	orrs	r6, r2
 8002c30:	e7d8      	b.n	8002be4 <__aeabi_f2d+0x20>
 8002c32:	2300      	movs	r3, #0
 8002c34:	2600      	movs	r6, #0
 8002c36:	e7d5      	b.n	8002be4 <__aeabi_f2d+0x20>
 8002c38:	2600      	movs	r6, #0
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <__aeabi_f2d+0x8c>)
 8002c3c:	e7d2      	b.n	8002be4 <__aeabi_f2d+0x20>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	002a      	movs	r2, r5
 8002c42:	3b0b      	subs	r3, #11
 8002c44:	409a      	lsls	r2, r3
 8002c46:	2500      	movs	r5, #0
 8002c48:	e7e3      	b.n	8002c12 <__aeabi_f2d+0x4e>
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	00000389 	.word	0x00000389
 8002c50:	000007ff 	.word	0x000007ff

08002c54 <__aeabi_d2f>:
 8002c54:	0002      	movs	r2, r0
 8002c56:	004b      	lsls	r3, r1, #1
 8002c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5a:	0308      	lsls	r0, r1, #12
 8002c5c:	0d5b      	lsrs	r3, r3, #21
 8002c5e:	4e3d      	ldr	r6, [pc, #244]	; (8002d54 <__aeabi_d2f+0x100>)
 8002c60:	0fcc      	lsrs	r4, r1, #31
 8002c62:	0a40      	lsrs	r0, r0, #9
 8002c64:	0f51      	lsrs	r1, r2, #29
 8002c66:	1c5f      	adds	r7, r3, #1
 8002c68:	4308      	orrs	r0, r1
 8002c6a:	00d5      	lsls	r5, r2, #3
 8002c6c:	4237      	tst	r7, r6
 8002c6e:	d00a      	beq.n	8002c86 <__aeabi_d2f+0x32>
 8002c70:	4939      	ldr	r1, [pc, #228]	; (8002d58 <__aeabi_d2f+0x104>)
 8002c72:	185e      	adds	r6, r3, r1
 8002c74:	2efe      	cmp	r6, #254	; 0xfe
 8002c76:	dd16      	ble.n	8002ca6 <__aeabi_d2f+0x52>
 8002c78:	23ff      	movs	r3, #255	; 0xff
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	05db      	lsls	r3, r3, #23
 8002c7e:	430b      	orrs	r3, r1
 8002c80:	07e0      	lsls	r0, r4, #31
 8002c82:	4318      	orrs	r0, r3
 8002c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d106      	bne.n	8002c98 <__aeabi_d2f+0x44>
 8002c8a:	4328      	orrs	r0, r5
 8002c8c:	d027      	beq.n	8002cde <__aeabi_d2f+0x8a>
 8002c8e:	2105      	movs	r1, #5
 8002c90:	0189      	lsls	r1, r1, #6
 8002c92:	0a49      	lsrs	r1, r1, #9
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	e7f1      	b.n	8002c7c <__aeabi_d2f+0x28>
 8002c98:	4305      	orrs	r5, r0
 8002c9a:	d0ed      	beq.n	8002c78 <__aeabi_d2f+0x24>
 8002c9c:	2180      	movs	r1, #128	; 0x80
 8002c9e:	03c9      	lsls	r1, r1, #15
 8002ca0:	23ff      	movs	r3, #255	; 0xff
 8002ca2:	4301      	orrs	r1, r0
 8002ca4:	e7ea      	b.n	8002c7c <__aeabi_d2f+0x28>
 8002ca6:	2e00      	cmp	r6, #0
 8002ca8:	dd1c      	ble.n	8002ce4 <__aeabi_d2f+0x90>
 8002caa:	0192      	lsls	r2, r2, #6
 8002cac:	0011      	movs	r1, r2
 8002cae:	1e4a      	subs	r2, r1, #1
 8002cb0:	4191      	sbcs	r1, r2
 8002cb2:	00c0      	lsls	r0, r0, #3
 8002cb4:	0f6d      	lsrs	r5, r5, #29
 8002cb6:	4301      	orrs	r1, r0
 8002cb8:	4329      	orrs	r1, r5
 8002cba:	074b      	lsls	r3, r1, #29
 8002cbc:	d048      	beq.n	8002d50 <__aeabi_d2f+0xfc>
 8002cbe:	230f      	movs	r3, #15
 8002cc0:	400b      	ands	r3, r1
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d000      	beq.n	8002cc8 <__aeabi_d2f+0x74>
 8002cc6:	3104      	adds	r1, #4
 8002cc8:	2380      	movs	r3, #128	; 0x80
 8002cca:	04db      	lsls	r3, r3, #19
 8002ccc:	400b      	ands	r3, r1
 8002cce:	d03f      	beq.n	8002d50 <__aeabi_d2f+0xfc>
 8002cd0:	1c72      	adds	r2, r6, #1
 8002cd2:	2efe      	cmp	r6, #254	; 0xfe
 8002cd4:	d0d0      	beq.n	8002c78 <__aeabi_d2f+0x24>
 8002cd6:	0189      	lsls	r1, r1, #6
 8002cd8:	0a49      	lsrs	r1, r1, #9
 8002cda:	b2d3      	uxtb	r3, r2
 8002cdc:	e7ce      	b.n	8002c7c <__aeabi_d2f+0x28>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	e7cb      	b.n	8002c7c <__aeabi_d2f+0x28>
 8002ce4:	0032      	movs	r2, r6
 8002ce6:	3217      	adds	r2, #23
 8002ce8:	db22      	blt.n	8002d30 <__aeabi_d2f+0xdc>
 8002cea:	2180      	movs	r1, #128	; 0x80
 8002cec:	221e      	movs	r2, #30
 8002cee:	0409      	lsls	r1, r1, #16
 8002cf0:	4308      	orrs	r0, r1
 8002cf2:	1b92      	subs	r2, r2, r6
 8002cf4:	2a1f      	cmp	r2, #31
 8002cf6:	dd1d      	ble.n	8002d34 <__aeabi_d2f+0xe0>
 8002cf8:	2102      	movs	r1, #2
 8002cfa:	4249      	negs	r1, r1
 8002cfc:	1b8e      	subs	r6, r1, r6
 8002cfe:	0001      	movs	r1, r0
 8002d00:	40f1      	lsrs	r1, r6
 8002d02:	000e      	movs	r6, r1
 8002d04:	2a20      	cmp	r2, #32
 8002d06:	d004      	beq.n	8002d12 <__aeabi_d2f+0xbe>
 8002d08:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <__aeabi_d2f+0x108>)
 8002d0a:	4694      	mov	ip, r2
 8002d0c:	4463      	add	r3, ip
 8002d0e:	4098      	lsls	r0, r3
 8002d10:	4305      	orrs	r5, r0
 8002d12:	0029      	movs	r1, r5
 8002d14:	1e4d      	subs	r5, r1, #1
 8002d16:	41a9      	sbcs	r1, r5
 8002d18:	4331      	orrs	r1, r6
 8002d1a:	2600      	movs	r6, #0
 8002d1c:	074b      	lsls	r3, r1, #29
 8002d1e:	d1ce      	bne.n	8002cbe <__aeabi_d2f+0x6a>
 8002d20:	2080      	movs	r0, #128	; 0x80
 8002d22:	000b      	movs	r3, r1
 8002d24:	04c0      	lsls	r0, r0, #19
 8002d26:	2201      	movs	r2, #1
 8002d28:	4003      	ands	r3, r0
 8002d2a:	4201      	tst	r1, r0
 8002d2c:	d1d3      	bne.n	8002cd6 <__aeabi_d2f+0x82>
 8002d2e:	e7af      	b.n	8002c90 <__aeabi_d2f+0x3c>
 8002d30:	2300      	movs	r3, #0
 8002d32:	e7ac      	b.n	8002c8e <__aeabi_d2f+0x3a>
 8002d34:	490a      	ldr	r1, [pc, #40]	; (8002d60 <__aeabi_d2f+0x10c>)
 8002d36:	468c      	mov	ip, r1
 8002d38:	0029      	movs	r1, r5
 8002d3a:	4463      	add	r3, ip
 8002d3c:	40d1      	lsrs	r1, r2
 8002d3e:	409d      	lsls	r5, r3
 8002d40:	000a      	movs	r2, r1
 8002d42:	0029      	movs	r1, r5
 8002d44:	4098      	lsls	r0, r3
 8002d46:	1e4d      	subs	r5, r1, #1
 8002d48:	41a9      	sbcs	r1, r5
 8002d4a:	4301      	orrs	r1, r0
 8002d4c:	4311      	orrs	r1, r2
 8002d4e:	e7e4      	b.n	8002d1a <__aeabi_d2f+0xc6>
 8002d50:	0033      	movs	r3, r6
 8002d52:	e79d      	b.n	8002c90 <__aeabi_d2f+0x3c>
 8002d54:	000007fe 	.word	0x000007fe
 8002d58:	fffffc80 	.word	0xfffffc80
 8002d5c:	fffffca2 	.word	0xfffffca2
 8002d60:	fffffc82 	.word	0xfffffc82

08002d64 <__clzsi2>:
 8002d64:	211c      	movs	r1, #28
 8002d66:	2301      	movs	r3, #1
 8002d68:	041b      	lsls	r3, r3, #16
 8002d6a:	4298      	cmp	r0, r3
 8002d6c:	d301      	bcc.n	8002d72 <__clzsi2+0xe>
 8002d6e:	0c00      	lsrs	r0, r0, #16
 8002d70:	3910      	subs	r1, #16
 8002d72:	0a1b      	lsrs	r3, r3, #8
 8002d74:	4298      	cmp	r0, r3
 8002d76:	d301      	bcc.n	8002d7c <__clzsi2+0x18>
 8002d78:	0a00      	lsrs	r0, r0, #8
 8002d7a:	3908      	subs	r1, #8
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	4298      	cmp	r0, r3
 8002d80:	d301      	bcc.n	8002d86 <__clzsi2+0x22>
 8002d82:	0900      	lsrs	r0, r0, #4
 8002d84:	3904      	subs	r1, #4
 8002d86:	a202      	add	r2, pc, #8	; (adr r2, 8002d90 <__clzsi2+0x2c>)
 8002d88:	5c10      	ldrb	r0, [r2, r0]
 8002d8a:	1840      	adds	r0, r0, r1
 8002d8c:	4770      	bx	lr
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	02020304 	.word	0x02020304
 8002d94:	01010101 	.word	0x01010101
	...

08002da0 <__clzdi2>:
 8002da0:	b510      	push	{r4, lr}
 8002da2:	2900      	cmp	r1, #0
 8002da4:	d103      	bne.n	8002dae <__clzdi2+0xe>
 8002da6:	f7ff ffdd 	bl	8002d64 <__clzsi2>
 8002daa:	3020      	adds	r0, #32
 8002dac:	e002      	b.n	8002db4 <__clzdi2+0x14>
 8002dae:	1c08      	adds	r0, r1, #0
 8002db0:	f7ff ffd8 	bl	8002d64 <__clzsi2>
 8002db4:	bd10      	pop	{r4, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)

08002db8 <dataCalibration>:
long B6 = 0;
unsigned long B7 = 0;
long Pressure = 0;
long TE = 0;

void dataCalibration() {
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	; 0x28
 8002dbc:	af04      	add	r7, sp, #16
	uint8_t dataCalibration[22] = {0};
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	2212      	movs	r2, #18
 8002dc8:	2100      	movs	r1, #0
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f005 fbc6 	bl	800855c <memset>
	uint16_t startCalibration = 0xAA;
 8002dd0:	2116      	movs	r1, #22
 8002dd2:	187b      	adds	r3, r7, r1
 8002dd4:	22aa      	movs	r2, #170	; 0xaa
 8002dd6:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1, 0xEE, startCalibration, 1, dataCalibration, 22, HAL_MAX_DELAY);
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	881a      	ldrh	r2, [r3, #0]
 8002ddc:	4845      	ldr	r0, [pc, #276]	; (8002ef4 <dataCalibration+0x13c>)
 8002dde:	2301      	movs	r3, #1
 8002de0:	425b      	negs	r3, r3
 8002de2:	9302      	str	r3, [sp, #8]
 8002de4:	2316      	movs	r3, #22
 8002de6:	9301      	str	r3, [sp, #4]
 8002de8:	003b      	movs	r3, r7
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	2301      	movs	r3, #1
 8002dee:	21ee      	movs	r1, #238	; 0xee
 8002df0:	f002 ff02 	bl	8005bf8 <HAL_I2C_Mem_Read>
	AC1 = ((dataCalibration[0] << 8) | dataCalibration[1]);
 8002df4:	003b      	movs	r3, r7
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	b21a      	sxth	r2, r3
 8002dfc:	003b      	movs	r3, r7
 8002dfe:	785b      	ldrb	r3, [r3, #1]
 8002e00:	b21b      	sxth	r3, r3
 8002e02:	4313      	orrs	r3, r2
 8002e04:	b21a      	sxth	r2, r3
 8002e06:	4b3c      	ldr	r3, [pc, #240]	; (8002ef8 <dataCalibration+0x140>)
 8002e08:	801a      	strh	r2, [r3, #0]
	AC2 = ((dataCalibration[2] << 8) | dataCalibration[3]);
 8002e0a:	003b      	movs	r3, r7
 8002e0c:	789b      	ldrb	r3, [r3, #2]
 8002e0e:	021b      	lsls	r3, r3, #8
 8002e10:	b21a      	sxth	r2, r3
 8002e12:	003b      	movs	r3, r7
 8002e14:	78db      	ldrb	r3, [r3, #3]
 8002e16:	b21b      	sxth	r3, r3
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	b21a      	sxth	r2, r3
 8002e1c:	4b37      	ldr	r3, [pc, #220]	; (8002efc <dataCalibration+0x144>)
 8002e1e:	801a      	strh	r2, [r3, #0]
	AC3 = ((dataCalibration[4] << 8) | dataCalibration[5]);
 8002e20:	003b      	movs	r3, r7
 8002e22:	791b      	ldrb	r3, [r3, #4]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	b21a      	sxth	r2, r3
 8002e28:	003b      	movs	r3, r7
 8002e2a:	795b      	ldrb	r3, [r3, #5]
 8002e2c:	b21b      	sxth	r3, r3
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	b21a      	sxth	r2, r3
 8002e32:	4b33      	ldr	r3, [pc, #204]	; (8002f00 <dataCalibration+0x148>)
 8002e34:	801a      	strh	r2, [r3, #0]
	AC4 = ((dataCalibration[6] << 8) | dataCalibration[7]);
 8002e36:	003b      	movs	r3, r7
 8002e38:	799b      	ldrb	r3, [r3, #6]
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	b21a      	sxth	r2, r3
 8002e3e:	003b      	movs	r3, r7
 8002e40:	79db      	ldrb	r3, [r3, #7]
 8002e42:	b21b      	sxth	r3, r3
 8002e44:	4313      	orrs	r3, r2
 8002e46:	b21b      	sxth	r3, r3
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	4b2e      	ldr	r3, [pc, #184]	; (8002f04 <dataCalibration+0x14c>)
 8002e4c:	801a      	strh	r2, [r3, #0]
	AC5 = ((dataCalibration[8] << 8) | dataCalibration[9]);
 8002e4e:	003b      	movs	r3, r7
 8002e50:	7a1b      	ldrb	r3, [r3, #8]
 8002e52:	021b      	lsls	r3, r3, #8
 8002e54:	b21a      	sxth	r2, r3
 8002e56:	003b      	movs	r3, r7
 8002e58:	7a5b      	ldrb	r3, [r3, #9]
 8002e5a:	b21b      	sxth	r3, r3
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	b21b      	sxth	r3, r3
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	4b29      	ldr	r3, [pc, #164]	; (8002f08 <dataCalibration+0x150>)
 8002e64:	801a      	strh	r2, [r3, #0]
	AC6 = ((dataCalibration[10] << 8) | dataCalibration[11]);
 8002e66:	003b      	movs	r3, r7
 8002e68:	7a9b      	ldrb	r3, [r3, #10]
 8002e6a:	021b      	lsls	r3, r3, #8
 8002e6c:	b21a      	sxth	r2, r3
 8002e6e:	003b      	movs	r3, r7
 8002e70:	7adb      	ldrb	r3, [r3, #11]
 8002e72:	b21b      	sxth	r3, r3
 8002e74:	4313      	orrs	r3, r2
 8002e76:	b21b      	sxth	r3, r3
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	4b24      	ldr	r3, [pc, #144]	; (8002f0c <dataCalibration+0x154>)
 8002e7c:	801a      	strh	r2, [r3, #0]
	B1 = ((dataCalibration[12] << 8) | dataCalibration[13]);
 8002e7e:	003b      	movs	r3, r7
 8002e80:	7b1b      	ldrb	r3, [r3, #12]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	b21a      	sxth	r2, r3
 8002e86:	003b      	movs	r3, r7
 8002e88:	7b5b      	ldrb	r3, [r3, #13]
 8002e8a:	b21b      	sxth	r3, r3
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	b21a      	sxth	r2, r3
 8002e90:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <dataCalibration+0x158>)
 8002e92:	801a      	strh	r2, [r3, #0]
	B2 = ((dataCalibration[14] << 8) | dataCalibration[15]);
 8002e94:	003b      	movs	r3, r7
 8002e96:	7b9b      	ldrb	r3, [r3, #14]
 8002e98:	021b      	lsls	r3, r3, #8
 8002e9a:	b21a      	sxth	r2, r3
 8002e9c:	003b      	movs	r3, r7
 8002e9e:	7bdb      	ldrb	r3, [r3, #15]
 8002ea0:	b21b      	sxth	r3, r3
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	b21a      	sxth	r2, r3
 8002ea6:	4b1b      	ldr	r3, [pc, #108]	; (8002f14 <dataCalibration+0x15c>)
 8002ea8:	801a      	strh	r2, [r3, #0]
	MB = ((dataCalibration[16] << 8) | dataCalibration[17]);
 8002eaa:	003b      	movs	r3, r7
 8002eac:	7c1b      	ldrb	r3, [r3, #16]
 8002eae:	021b      	lsls	r3, r3, #8
 8002eb0:	b21a      	sxth	r2, r3
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	7c5b      	ldrb	r3, [r3, #17]
 8002eb6:	b21b      	sxth	r3, r3
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	b21a      	sxth	r2, r3
 8002ebc:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <dataCalibration+0x160>)
 8002ebe:	801a      	strh	r2, [r3, #0]
	MC = ((dataCalibration[18] << 8) | dataCalibration[19]);
 8002ec0:	003b      	movs	r3, r7
 8002ec2:	7c9b      	ldrb	r3, [r3, #18]
 8002ec4:	021b      	lsls	r3, r3, #8
 8002ec6:	b21a      	sxth	r2, r3
 8002ec8:	003b      	movs	r3, r7
 8002eca:	7cdb      	ldrb	r3, [r3, #19]
 8002ecc:	b21b      	sxth	r3, r3
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	b21a      	sxth	r2, r3
 8002ed2:	4b12      	ldr	r3, [pc, #72]	; (8002f1c <dataCalibration+0x164>)
 8002ed4:	801a      	strh	r2, [r3, #0]
	MD = ((dataCalibration[20] << 8) | dataCalibration[21]);
 8002ed6:	003b      	movs	r3, r7
 8002ed8:	7d1b      	ldrb	r3, [r3, #20]
 8002eda:	021b      	lsls	r3, r3, #8
 8002edc:	b21a      	sxth	r2, r3
 8002ede:	003b      	movs	r3, r7
 8002ee0:	7d5b      	ldrb	r3, [r3, #21]
 8002ee2:	b21b      	sxth	r3, r3
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	b21a      	sxth	r2, r3
 8002ee8:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <dataCalibration+0x168>)
 8002eea:	801a      	strh	r2, [r3, #0]
}
 8002eec:	46c0      	nop			; (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b006      	add	sp, #24
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	2000025c 	.word	0x2000025c
 8002ef8:	2000022a 	.word	0x2000022a
 8002efc:	20000240 	.word	0x20000240
 8002f00:	20000242 	.word	0x20000242
 8002f04:	20000236 	.word	0x20000236
 8002f08:	20000234 	.word	0x20000234
 8002f0c:	2000022c 	.word	0x2000022c
 8002f10:	2000024c 	.word	0x2000024c
 8002f14:	20000244 	.word	0x20000244
 8002f18:	20000238 	.word	0x20000238
 8002f1c:	20000254 	.word	0x20000254
 8002f20:	20000228 	.word	0x20000228

08002f24 <utemp>:

uint16_t utemp() {
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af04      	add	r7, sp, #16
	uint8_t data = 0x2E;
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	222e      	movs	r2, #46	; 0x2e
 8002f2e:	701a      	strb	r2, [r3, #0]
	uint8_t rawtemp[2] = {0};
 8002f30:	1d3b      	adds	r3, r7, #4
 8002f32:	2200      	movs	r2, #0
 8002f34:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, 0xEE, 0xF4, 1, &data, 1, 1000);
 8002f36:	4815      	ldr	r0, [pc, #84]	; (8002f8c <utemp+0x68>)
 8002f38:	23fa      	movs	r3, #250	; 0xfa
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	9302      	str	r3, [sp, #8]
 8002f3e:	2301      	movs	r3, #1
 8002f40:	9301      	str	r3, [sp, #4]
 8002f42:	1dfb      	adds	r3, r7, #7
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	2301      	movs	r3, #1
 8002f48:	22f4      	movs	r2, #244	; 0xf4
 8002f4a:	21ee      	movs	r1, #238	; 0xee
 8002f4c:	f002 fd26 	bl	800599c <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8002f50:	2005      	movs	r0, #5
 8002f52:	f001 fe7f 	bl	8004c54 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, 0xEE, 0xF6, 1, rawtemp, 2, 1000);
 8002f56:	480d      	ldr	r0, [pc, #52]	; (8002f8c <utemp+0x68>)
 8002f58:	23fa      	movs	r3, #250	; 0xfa
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	9302      	str	r3, [sp, #8]
 8002f5e:	2302      	movs	r3, #2
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	1d3b      	adds	r3, r7, #4
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	2301      	movs	r3, #1
 8002f68:	22f6      	movs	r2, #246	; 0xf6
 8002f6a:	21ee      	movs	r1, #238	; 0xee
 8002f6c:	f002 fe44 	bl	8005bf8 <HAL_I2C_Mem_Read>
	return (rawtemp[0] << 8) + rawtemp[1];
 8002f70:	1d3b      	adds	r3, r7, #4
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	021b      	lsls	r3, r3, #8
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	1d3b      	adds	r3, r7, #4
 8002f7c:	785b      	ldrb	r3, [r3, #1]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	18d3      	adds	r3, r2, r3
 8002f82:	b29b      	uxth	r3, r3
}
 8002f84:	0018      	movs	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	b002      	add	sp, #8
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	2000025c 	.word	0x2000025c

08002f90 <getTemp>:

uint16_t getTemp() {
 8002f90:	b5b0      	push	{r4, r5, r7, lr}
 8002f92:	af00      	add	r7, sp, #0
	UT = utemp();
 8002f94:	f7ff ffc6 	bl	8002f24 <utemp>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	001a      	movs	r2, r3
 8002f9c:	4b3c      	ldr	r3, [pc, #240]	; (8003090 <getTemp+0x100>)
 8002f9e:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8002fa0:	4b3b      	ldr	r3, [pc, #236]	; (8003090 <getTemp+0x100>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a3b      	ldr	r2, [pc, #236]	; (8003094 <getTemp+0x104>)
 8002fa6:	8812      	ldrh	r2, [r2, #0]
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	0018      	movs	r0, r3
 8002fac:	f7ff fdb4 	bl	8002b18 <__aeabi_i2d>
 8002fb0:	0004      	movs	r4, r0
 8002fb2:	000d      	movs	r5, r1
 8002fb4:	4b38      	ldr	r3, [pc, #224]	; (8003098 <getTemp+0x108>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7ff fdad 	bl	8002b18 <__aeabi_i2d>
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4b36      	ldr	r3, [pc, #216]	; (800309c <getTemp+0x10c>)
 8002fc2:	f7fe fb51 	bl	8001668 <__aeabi_ddiv>
 8002fc6:	0002      	movs	r2, r0
 8002fc8:	000b      	movs	r3, r1
 8002fca:	0020      	movs	r0, r4
 8002fcc:	0029      	movs	r1, r5
 8002fce:	f7fe ff51 	bl	8001e74 <__aeabi_dmul>
 8002fd2:	0002      	movs	r2, r0
 8002fd4:	000b      	movs	r3, r1
 8002fd6:	0010      	movs	r0, r2
 8002fd8:	0019      	movs	r1, r3
 8002fda:	f7ff fd67 	bl	8002aac <__aeabi_d2iz>
 8002fde:	0002      	movs	r2, r0
 8002fe0:	4b2f      	ldr	r3, [pc, #188]	; (80030a0 <getTemp+0x110>)
 8002fe2:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8002fe4:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <getTemp+0x114>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	5e9b      	ldrsh	r3, [r3, r2]
 8002fea:	0018      	movs	r0, r3
 8002fec:	f7ff fd94 	bl	8002b18 <__aeabi_i2d>
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	4b2d      	ldr	r3, [pc, #180]	; (80030a8 <getTemp+0x118>)
 8002ff4:	f7fe ff3e 	bl	8001e74 <__aeabi_dmul>
 8002ff8:	0002      	movs	r2, r0
 8002ffa:	000b      	movs	r3, r1
 8002ffc:	0014      	movs	r4, r2
 8002ffe:	001d      	movs	r5, r3
 8003000:	4b2a      	ldr	r3, [pc, #168]	; (80030ac <getTemp+0x11c>)
 8003002:	2200      	movs	r2, #0
 8003004:	5e9b      	ldrsh	r3, [r3, r2]
 8003006:	001a      	movs	r2, r3
 8003008:	4b25      	ldr	r3, [pc, #148]	; (80030a0 <getTemp+0x110>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	18d3      	adds	r3, r2, r3
 800300e:	0018      	movs	r0, r3
 8003010:	f7ff fd82 	bl	8002b18 <__aeabi_i2d>
 8003014:	0002      	movs	r2, r0
 8003016:	000b      	movs	r3, r1
 8003018:	0020      	movs	r0, r4
 800301a:	0029      	movs	r1, r5
 800301c:	f7fe fb24 	bl	8001668 <__aeabi_ddiv>
 8003020:	0002      	movs	r2, r0
 8003022:	000b      	movs	r3, r1
 8003024:	0010      	movs	r0, r2
 8003026:	0019      	movs	r1, r3
 8003028:	f7ff fd40 	bl	8002aac <__aeabi_d2iz>
 800302c:	0002      	movs	r2, r0
 800302e:	4b20      	ldr	r3, [pc, #128]	; (80030b0 <getTemp+0x120>)
 8003030:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 8003032:	4b1b      	ldr	r3, [pc, #108]	; (80030a0 <getTemp+0x110>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	4b1e      	ldr	r3, [pc, #120]	; (80030b0 <getTemp+0x120>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	18d2      	adds	r2, r2, r3
 800303c:	4b1d      	ldr	r3, [pc, #116]	; (80030b4 <getTemp+0x124>)
 800303e:	601a      	str	r2, [r3, #0]
	TE = (B5+8)/(pow(2,4));
 8003040:	4b1c      	ldr	r3, [pc, #112]	; (80030b4 <getTemp+0x124>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3308      	adds	r3, #8
 8003046:	0018      	movs	r0, r3
 8003048:	f7ff fd66 	bl	8002b18 <__aeabi_i2d>
 800304c:	2200      	movs	r2, #0
 800304e:	4b1a      	ldr	r3, [pc, #104]	; (80030b8 <getTemp+0x128>)
 8003050:	f7fe fb0a 	bl	8001668 <__aeabi_ddiv>
 8003054:	0002      	movs	r2, r0
 8003056:	000b      	movs	r3, r1
 8003058:	0010      	movs	r0, r2
 800305a:	0019      	movs	r1, r3
 800305c:	f7ff fd26 	bl	8002aac <__aeabi_d2iz>
 8003060:	0002      	movs	r2, r0
 8003062:	4b16      	ldr	r3, [pc, #88]	; (80030bc <getTemp+0x12c>)
 8003064:	601a      	str	r2, [r3, #0]
	return TE/10.0;
 8003066:	4b15      	ldr	r3, [pc, #84]	; (80030bc <getTemp+0x12c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	0018      	movs	r0, r3
 800306c:	f7ff fd54 	bl	8002b18 <__aeabi_i2d>
 8003070:	2200      	movs	r2, #0
 8003072:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <getTemp+0x130>)
 8003074:	f7fe faf8 	bl	8001668 <__aeabi_ddiv>
 8003078:	0002      	movs	r2, r0
 800307a:	000b      	movs	r3, r1
 800307c:	0010      	movs	r0, r2
 800307e:	0019      	movs	r1, r3
 8003080:	f7fd fa5a 	bl	8000538 <__aeabi_d2uiz>
 8003084:	0003      	movs	r3, r0
 8003086:	b29b      	uxth	r3, r3
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	bdb0      	pop	{r4, r5, r7, pc}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	200001fc 	.word	0x200001fc
 8003094:	2000022c 	.word	0x2000022c
 8003098:	20000234 	.word	0x20000234
 800309c:	40e00000 	.word	0x40e00000
 80030a0:	2000023c 	.word	0x2000023c
 80030a4:	20000254 	.word	0x20000254
 80030a8:	40a00000 	.word	0x40a00000
 80030ac:	20000228 	.word	0x20000228
 80030b0:	20000230 	.word	0x20000230
 80030b4:	20000204 	.word	0x20000204
 80030b8:	40300000 	.word	0x40300000
 80030bc:	20000218 	.word	0x20000218
 80030c0:	40240000 	.word	0x40240000

080030c4 <upress>:

uint32_t upress(int s) {
 80030c4:	b590      	push	{r4, r7, lr}
 80030c6:	b089      	sub	sp, #36	; 0x24
 80030c8:	af04      	add	r7, sp, #16
 80030ca:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x34 + (s << 6);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	019b      	lsls	r3, r3, #6
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	3334      	adds	r3, #52	; 0x34
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	240f      	movs	r4, #15
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	701a      	strb	r2, [r3, #0]
	uint8_t rawpress[3] = {0};
 80030de:	230c      	movs	r3, #12
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	4a2c      	ldr	r2, [pc, #176]	; (8003194 <upress+0xd0>)
 80030e4:	8812      	ldrh	r2, [r2, #0]
 80030e6:	801a      	strh	r2, [r3, #0]
 80030e8:	2202      	movs	r2, #2
 80030ea:	2100      	movs	r1, #0
 80030ec:	5499      	strb	r1, [r3, r2]
	HAL_I2C_Mem_Write(&hi2c1, 0xEE, 0xF4, 1, &data, 1, 1000);
 80030ee:	482a      	ldr	r0, [pc, #168]	; (8003198 <upress+0xd4>)
 80030f0:	23fa      	movs	r3, #250	; 0xfa
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	9302      	str	r3, [sp, #8]
 80030f6:	2301      	movs	r3, #1
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	193b      	adds	r3, r7, r4
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	2301      	movs	r3, #1
 8003100:	22f4      	movs	r2, #244	; 0xf4
 8003102:	21ee      	movs	r1, #238	; 0xee
 8003104:	f002 fc4a 	bl	800599c <HAL_I2C_Mem_Write>
	switch(s) {
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b03      	cmp	r3, #3
 800310c:	d01b      	beq.n	8003146 <upress+0x82>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b03      	cmp	r3, #3
 8003112:	dc1c      	bgt.n	800314e <upress+0x8a>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d011      	beq.n	800313e <upress+0x7a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b02      	cmp	r3, #2
 800311e:	dc16      	bgt.n	800314e <upress+0x8a>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <upress+0x6a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d004      	beq.n	8003136 <upress+0x72>
 800312c:	e00f      	b.n	800314e <upress+0x8a>
	case(0):
			HAL_Delay(5);
 800312e:	2005      	movs	r0, #5
 8003130:	f001 fd90 	bl	8004c54 <HAL_Delay>
	break;
 8003134:	e00b      	b.n	800314e <upress+0x8a>
	case(1):
			HAL_Delay(8);
 8003136:	2008      	movs	r0, #8
 8003138:	f001 fd8c 	bl	8004c54 <HAL_Delay>
	break;
 800313c:	e007      	b.n	800314e <upress+0x8a>
	case(2):
			HAL_Delay(14);
 800313e:	200e      	movs	r0, #14
 8003140:	f001 fd88 	bl	8004c54 <HAL_Delay>
	break;
 8003144:	e003      	b.n	800314e <upress+0x8a>
	case(3):
			HAL_Delay(26);
 8003146:	201a      	movs	r0, #26
 8003148:	f001 fd84 	bl	8004c54 <HAL_Delay>
	break;
 800314c:	46c0      	nop			; (mov r8, r8)
	}
	HAL_I2C_Mem_Read(&hi2c1, 0xEE, 0xF6, 1, rawpress, 3, 1000);
 800314e:	4812      	ldr	r0, [pc, #72]	; (8003198 <upress+0xd4>)
 8003150:	23fa      	movs	r3, #250	; 0xfa
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	9302      	str	r3, [sp, #8]
 8003156:	2303      	movs	r3, #3
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	240c      	movs	r4, #12
 800315c:	193b      	adds	r3, r7, r4
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2301      	movs	r3, #1
 8003162:	22f6      	movs	r2, #246	; 0xf6
 8003164:	21ee      	movs	r1, #238	; 0xee
 8003166:	f002 fd47 	bl	8005bf8 <HAL_I2C_Mem_Read>
	return (((rawpress[0] << 16) + (rawpress[1] << 8) + rawpress[2]) >> (8-s));
 800316a:	0021      	movs	r1, r4
 800316c:	187b      	adds	r3, r7, r1
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	041a      	lsls	r2, r3, #16
 8003172:	187b      	adds	r3, r7, r1
 8003174:	785b      	ldrb	r3, [r3, #1]
 8003176:	021b      	lsls	r3, r3, #8
 8003178:	18d3      	adds	r3, r2, r3
 800317a:	187a      	adds	r2, r7, r1
 800317c:	7892      	ldrb	r2, [r2, #2]
 800317e:	189a      	adds	r2, r3, r2
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2108      	movs	r1, #8
 8003184:	1acb      	subs	r3, r1, r3
 8003186:	411a      	asrs	r2, r3
 8003188:	0013      	movs	r3, r2
}
 800318a:	0018      	movs	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	b005      	add	sp, #20
 8003190:	bd90      	pop	{r4, r7, pc}
 8003192:	46c0      	nop			; (mov r8, r8)
 8003194:	0800c310 	.word	0x0800c310
 8003198:	2000025c 	.word	0x2000025c

0800319c <getPressure>:

float getPressure(int s) {
 800319c:	b5b0      	push	{r4, r5, r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	UP = upress(s);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7ff ff8c 	bl	80030c4 <upress>
 80031ac:	0003      	movs	r3, r0
 80031ae:	001a      	movs	r2, r3
 80031b0:	4bea      	ldr	r3, [pc, #936]	; (800355c <getPressure+0x3c0>)
 80031b2:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 80031b4:	4bea      	ldr	r3, [pc, #936]	; (8003560 <getPressure+0x3c4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4aea      	ldr	r2, [pc, #936]	; (8003564 <getPressure+0x3c8>)
 80031ba:	8812      	ldrh	r2, [r2, #0]
 80031bc:	1a9b      	subs	r3, r3, r2
 80031be:	0018      	movs	r0, r3
 80031c0:	f7ff fcaa 	bl	8002b18 <__aeabi_i2d>
 80031c4:	0004      	movs	r4, r0
 80031c6:	000d      	movs	r5, r1
 80031c8:	4be7      	ldr	r3, [pc, #924]	; (8003568 <getPressure+0x3cc>)
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	0018      	movs	r0, r3
 80031ce:	f7ff fca3 	bl	8002b18 <__aeabi_i2d>
 80031d2:	2200      	movs	r2, #0
 80031d4:	4be5      	ldr	r3, [pc, #916]	; (800356c <getPressure+0x3d0>)
 80031d6:	f7fe fa47 	bl	8001668 <__aeabi_ddiv>
 80031da:	0002      	movs	r2, r0
 80031dc:	000b      	movs	r3, r1
 80031de:	0020      	movs	r0, r4
 80031e0:	0029      	movs	r1, r5
 80031e2:	f7fe fe47 	bl	8001e74 <__aeabi_dmul>
 80031e6:	0002      	movs	r2, r0
 80031e8:	000b      	movs	r3, r1
 80031ea:	0010      	movs	r0, r2
 80031ec:	0019      	movs	r1, r3
 80031ee:	f7ff fc5d 	bl	8002aac <__aeabi_d2iz>
 80031f2:	0002      	movs	r2, r0
 80031f4:	4bde      	ldr	r3, [pc, #888]	; (8003570 <getPressure+0x3d4>)
 80031f6:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80031f8:	4bde      	ldr	r3, [pc, #888]	; (8003574 <getPressure+0x3d8>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	5e9b      	ldrsh	r3, [r3, r2]
 80031fe:	0018      	movs	r0, r3
 8003200:	f7ff fc8a 	bl	8002b18 <__aeabi_i2d>
 8003204:	2200      	movs	r2, #0
 8003206:	4bdc      	ldr	r3, [pc, #880]	; (8003578 <getPressure+0x3dc>)
 8003208:	f7fe fe34 	bl	8001e74 <__aeabi_dmul>
 800320c:	0002      	movs	r2, r0
 800320e:	000b      	movs	r3, r1
 8003210:	0014      	movs	r4, r2
 8003212:	001d      	movs	r5, r3
 8003214:	4bd9      	ldr	r3, [pc, #868]	; (800357c <getPressure+0x3e0>)
 8003216:	2200      	movs	r2, #0
 8003218:	5e9b      	ldrsh	r3, [r3, r2]
 800321a:	001a      	movs	r2, r3
 800321c:	4bd4      	ldr	r3, [pc, #848]	; (8003570 <getPressure+0x3d4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	18d3      	adds	r3, r2, r3
 8003222:	0018      	movs	r0, r3
 8003224:	f7ff fc78 	bl	8002b18 <__aeabi_i2d>
 8003228:	0002      	movs	r2, r0
 800322a:	000b      	movs	r3, r1
 800322c:	0020      	movs	r0, r4
 800322e:	0029      	movs	r1, r5
 8003230:	f7fe fa1a 	bl	8001668 <__aeabi_ddiv>
 8003234:	0002      	movs	r2, r0
 8003236:	000b      	movs	r3, r1
 8003238:	0010      	movs	r0, r2
 800323a:	0019      	movs	r1, r3
 800323c:	f7ff fc36 	bl	8002aac <__aeabi_d2iz>
 8003240:	0002      	movs	r2, r0
 8003242:	4bcf      	ldr	r3, [pc, #828]	; (8003580 <getPressure+0x3e4>)
 8003244:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 8003246:	4bca      	ldr	r3, [pc, #808]	; (8003570 <getPressure+0x3d4>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	4bcd      	ldr	r3, [pc, #820]	; (8003580 <getPressure+0x3e4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	18d2      	adds	r2, r2, r3
 8003250:	4bcc      	ldr	r3, [pc, #816]	; (8003584 <getPressure+0x3e8>)
 8003252:	601a      	str	r2, [r3, #0]
	B6 = B5-4000;
 8003254:	4bcb      	ldr	r3, [pc, #812]	; (8003584 <getPressure+0x3e8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4acb      	ldr	r2, [pc, #812]	; (8003588 <getPressure+0x3ec>)
 800325a:	189a      	adds	r2, r3, r2
 800325c:	4bcb      	ldr	r3, [pc, #812]	; (800358c <getPressure+0x3f0>)
 800325e:	601a      	str	r2, [r3, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8003260:	4bcb      	ldr	r3, [pc, #812]	; (8003590 <getPressure+0x3f4>)
 8003262:	2200      	movs	r2, #0
 8003264:	5e9b      	ldrsh	r3, [r3, r2]
 8003266:	0018      	movs	r0, r3
 8003268:	f7ff fc56 	bl	8002b18 <__aeabi_i2d>
 800326c:	0004      	movs	r4, r0
 800326e:	000d      	movs	r5, r1
 8003270:	4bc6      	ldr	r3, [pc, #792]	; (800358c <getPressure+0x3f0>)
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	4bc5      	ldr	r3, [pc, #788]	; (800358c <getPressure+0x3f0>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4353      	muls	r3, r2
 800327a:	0018      	movs	r0, r3
 800327c:	f7ff fc4c 	bl	8002b18 <__aeabi_i2d>
 8003280:	2200      	movs	r2, #0
 8003282:	4bc4      	ldr	r3, [pc, #784]	; (8003594 <getPressure+0x3f8>)
 8003284:	f7fe f9f0 	bl	8001668 <__aeabi_ddiv>
 8003288:	0002      	movs	r2, r0
 800328a:	000b      	movs	r3, r1
 800328c:	0020      	movs	r0, r4
 800328e:	0029      	movs	r1, r5
 8003290:	f7fe fdf0 	bl	8001e74 <__aeabi_dmul>
 8003294:	0002      	movs	r2, r0
 8003296:	000b      	movs	r3, r1
 8003298:	0010      	movs	r0, r2
 800329a:	0019      	movs	r1, r3
 800329c:	2200      	movs	r2, #0
 800329e:	4bb6      	ldr	r3, [pc, #728]	; (8003578 <getPressure+0x3dc>)
 80032a0:	f7fe f9e2 	bl	8001668 <__aeabi_ddiv>
 80032a4:	0002      	movs	r2, r0
 80032a6:	000b      	movs	r3, r1
 80032a8:	0010      	movs	r0, r2
 80032aa:	0019      	movs	r1, r3
 80032ac:	f7ff fbfe 	bl	8002aac <__aeabi_d2iz>
 80032b0:	0002      	movs	r2, r0
 80032b2:	4baf      	ldr	r3, [pc, #700]	; (8003570 <getPressure+0x3d4>)
 80032b4:	601a      	str	r2, [r3, #0]
	X2 = AC2*B6/(pow(2,11));
 80032b6:	4bb8      	ldr	r3, [pc, #736]	; (8003598 <getPressure+0x3fc>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	5e9b      	ldrsh	r3, [r3, r2]
 80032bc:	001a      	movs	r2, r3
 80032be:	4bb3      	ldr	r3, [pc, #716]	; (800358c <getPressure+0x3f0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4353      	muls	r3, r2
 80032c4:	0018      	movs	r0, r3
 80032c6:	f7ff fc27 	bl	8002b18 <__aeabi_i2d>
 80032ca:	2200      	movs	r2, #0
 80032cc:	4baa      	ldr	r3, [pc, #680]	; (8003578 <getPressure+0x3dc>)
 80032ce:	f7fe f9cb 	bl	8001668 <__aeabi_ddiv>
 80032d2:	0002      	movs	r2, r0
 80032d4:	000b      	movs	r3, r1
 80032d6:	0010      	movs	r0, r2
 80032d8:	0019      	movs	r1, r3
 80032da:	f7ff fbe7 	bl	8002aac <__aeabi_d2iz>
 80032de:	0002      	movs	r2, r0
 80032e0:	4ba7      	ldr	r3, [pc, #668]	; (8003580 <getPressure+0x3e4>)
 80032e2:	601a      	str	r2, [r3, #0]
	X3 = X1+X2;
 80032e4:	4ba2      	ldr	r3, [pc, #648]	; (8003570 <getPressure+0x3d4>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4ba5      	ldr	r3, [pc, #660]	; (8003580 <getPressure+0x3e4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	18d2      	adds	r2, r2, r3
 80032ee:	4bab      	ldr	r3, [pc, #684]	; (800359c <getPressure+0x400>)
 80032f0:	601a      	str	r2, [r3, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 80032f2:	4bab      	ldr	r3, [pc, #684]	; (80035a0 <getPressure+0x404>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	5e9b      	ldrsh	r3, [r3, r2]
 80032f8:	009a      	lsls	r2, r3, #2
 80032fa:	4ba8      	ldr	r3, [pc, #672]	; (800359c <getPressure+0x400>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	18d3      	adds	r3, r2, r3
 8003300:	4aa8      	ldr	r2, [pc, #672]	; (80035a4 <getPressure+0x408>)
 8003302:	2100      	movs	r1, #0
 8003304:	5e52      	ldrsh	r2, [r2, r1]
 8003306:	4093      	lsls	r3, r2
 8003308:	3302      	adds	r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	da00      	bge.n	8003310 <getPressure+0x174>
 800330e:	3303      	adds	r3, #3
 8003310:	109b      	asrs	r3, r3, #2
 8003312:	001a      	movs	r2, r3
 8003314:	4ba4      	ldr	r3, [pc, #656]	; (80035a8 <getPressure+0x40c>)
 8003316:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 8003318:	4ba4      	ldr	r3, [pc, #656]	; (80035ac <getPressure+0x410>)
 800331a:	2200      	movs	r2, #0
 800331c:	5e9b      	ldrsh	r3, [r3, r2]
 800331e:	001a      	movs	r2, r3
 8003320:	4b9a      	ldr	r3, [pc, #616]	; (800358c <getPressure+0x3f0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4353      	muls	r3, r2
 8003326:	0018      	movs	r0, r3
 8003328:	f7ff fbf6 	bl	8002b18 <__aeabi_i2d>
 800332c:	2200      	movs	r2, #0
 800332e:	4ba0      	ldr	r3, [pc, #640]	; (80035b0 <getPressure+0x414>)
 8003330:	f7fe f99a 	bl	8001668 <__aeabi_ddiv>
 8003334:	0002      	movs	r2, r0
 8003336:	000b      	movs	r3, r1
 8003338:	0010      	movs	r0, r2
 800333a:	0019      	movs	r1, r3
 800333c:	f7ff fbb6 	bl	8002aac <__aeabi_d2iz>
 8003340:	0002      	movs	r2, r0
 8003342:	4b8b      	ldr	r3, [pc, #556]	; (8003570 <getPressure+0x3d4>)
 8003344:	601a      	str	r2, [r3, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8003346:	4b9b      	ldr	r3, [pc, #620]	; (80035b4 <getPressure+0x418>)
 8003348:	2200      	movs	r2, #0
 800334a:	5e9b      	ldrsh	r3, [r3, r2]
 800334c:	0018      	movs	r0, r3
 800334e:	f7ff fbe3 	bl	8002b18 <__aeabi_i2d>
 8003352:	0004      	movs	r4, r0
 8003354:	000d      	movs	r5, r1
 8003356:	4b8d      	ldr	r3, [pc, #564]	; (800358c <getPressure+0x3f0>)
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4b8c      	ldr	r3, [pc, #560]	; (800358c <getPressure+0x3f0>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4353      	muls	r3, r2
 8003360:	0018      	movs	r0, r3
 8003362:	f7ff fbd9 	bl	8002b18 <__aeabi_i2d>
 8003366:	2200      	movs	r2, #0
 8003368:	4b8a      	ldr	r3, [pc, #552]	; (8003594 <getPressure+0x3f8>)
 800336a:	f7fe f97d 	bl	8001668 <__aeabi_ddiv>
 800336e:	0002      	movs	r2, r0
 8003370:	000b      	movs	r3, r1
 8003372:	0020      	movs	r0, r4
 8003374:	0029      	movs	r1, r5
 8003376:	f7fe fd7d 	bl	8001e74 <__aeabi_dmul>
 800337a:	0002      	movs	r2, r0
 800337c:	000b      	movs	r3, r1
 800337e:	0010      	movs	r0, r2
 8003380:	0019      	movs	r1, r3
 8003382:	2200      	movs	r2, #0
 8003384:	4b8c      	ldr	r3, [pc, #560]	; (80035b8 <getPressure+0x41c>)
 8003386:	f7fe f96f 	bl	8001668 <__aeabi_ddiv>
 800338a:	0002      	movs	r2, r0
 800338c:	000b      	movs	r3, r1
 800338e:	0010      	movs	r0, r2
 8003390:	0019      	movs	r1, r3
 8003392:	f7ff fb8b 	bl	8002aac <__aeabi_d2iz>
 8003396:	0002      	movs	r2, r0
 8003398:	4b79      	ldr	r3, [pc, #484]	; (8003580 <getPressure+0x3e4>)
 800339a:	601a      	str	r2, [r3, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 800339c:	4b74      	ldr	r3, [pc, #464]	; (8003570 <getPressure+0x3d4>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	4b77      	ldr	r3, [pc, #476]	; (8003580 <getPressure+0x3e4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	18d3      	adds	r3, r2, r3
 80033a6:	3302      	adds	r3, #2
 80033a8:	0018      	movs	r0, r3
 80033aa:	f7ff fbb5 	bl	8002b18 <__aeabi_i2d>
 80033ae:	2200      	movs	r2, #0
 80033b0:	4b82      	ldr	r3, [pc, #520]	; (80035bc <getPressure+0x420>)
 80033b2:	f7fe f959 	bl	8001668 <__aeabi_ddiv>
 80033b6:	0002      	movs	r2, r0
 80033b8:	000b      	movs	r3, r1
 80033ba:	0010      	movs	r0, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	f7ff fb75 	bl	8002aac <__aeabi_d2iz>
 80033c2:	0002      	movs	r2, r0
 80033c4:	4b75      	ldr	r3, [pc, #468]	; (800359c <getPressure+0x400>)
 80033c6:	601a      	str	r2, [r3, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 80033c8:	4b7d      	ldr	r3, [pc, #500]	; (80035c0 <getPressure+0x424>)
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	001a      	movs	r2, r3
 80033ce:	4b73      	ldr	r3, [pc, #460]	; (800359c <getPressure+0x400>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2180      	movs	r1, #128	; 0x80
 80033d4:	0209      	lsls	r1, r1, #8
 80033d6:	468c      	mov	ip, r1
 80033d8:	4463      	add	r3, ip
 80033da:	4353      	muls	r3, r2
 80033dc:	0018      	movs	r0, r3
 80033de:	f7ff fbcb 	bl	8002b78 <__aeabi_ui2d>
 80033e2:	2200      	movs	r2, #0
 80033e4:	4b61      	ldr	r3, [pc, #388]	; (800356c <getPressure+0x3d0>)
 80033e6:	f7fe f93f 	bl	8001668 <__aeabi_ddiv>
 80033ea:	0002      	movs	r2, r0
 80033ec:	000b      	movs	r3, r1
 80033ee:	0010      	movs	r0, r2
 80033f0:	0019      	movs	r1, r3
 80033f2:	f7fd f8a1 	bl	8000538 <__aeabi_d2uiz>
 80033f6:	0002      	movs	r2, r0
 80033f8:	4b72      	ldr	r3, [pc, #456]	; (80035c4 <getPressure+0x428>)
 80033fa:	601a      	str	r2, [r3, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>s);
 80033fc:	4b57      	ldr	r3, [pc, #348]	; (800355c <getPressure+0x3c0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	001a      	movs	r2, r3
 8003402:	4b69      	ldr	r3, [pc, #420]	; (80035a8 <getPressure+0x40c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	496f      	ldr	r1, [pc, #444]	; (80035c8 <getPressure+0x42c>)
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	4111      	asrs	r1, r2
 800340e:	000a      	movs	r2, r1
 8003410:	435a      	muls	r2, r3
 8003412:	4b6e      	ldr	r3, [pc, #440]	; (80035cc <getPressure+0x430>)
 8003414:	601a      	str	r2, [r3, #0]
	if(B7 < 0x80000000) {
 8003416:	4b6d      	ldr	r3, [pc, #436]	; (80035cc <getPressure+0x430>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	db0d      	blt.n	800343a <getPressure+0x29e>
		Pressure = (B7*2) / B4;
 800341e:	4b6b      	ldr	r3, [pc, #428]	; (80035cc <getPressure+0x430>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	005a      	lsls	r2, r3, #1
 8003424:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <getPressure+0x428>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	0019      	movs	r1, r3
 800342a:	0010      	movs	r0, r2
 800342c:	f7fc fe88 	bl	8000140 <__udivsi3>
 8003430:	0003      	movs	r3, r0
 8003432:	001a      	movs	r2, r3
 8003434:	4b66      	ldr	r3, [pc, #408]	; (80035d0 <getPressure+0x434>)
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	e00c      	b.n	8003454 <getPressure+0x2b8>
	} else {
		Pressure = (B7/B4)*2;
 800343a:	4b64      	ldr	r3, [pc, #400]	; (80035cc <getPressure+0x430>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	4b61      	ldr	r3, [pc, #388]	; (80035c4 <getPressure+0x428>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	0019      	movs	r1, r3
 8003444:	0010      	movs	r0, r2
 8003446:	f7fc fe7b 	bl	8000140 <__udivsi3>
 800344a:	0003      	movs	r3, r0
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	001a      	movs	r2, r3
 8003450:	4b5f      	ldr	r3, [pc, #380]	; (80035d0 <getPressure+0x434>)
 8003452:	601a      	str	r2, [r3, #0]
	}
	X1 = (Pressure/(pow(2,8)))*(Pressure/(pow(2,8)));
 8003454:	4b5e      	ldr	r3, [pc, #376]	; (80035d0 <getPressure+0x434>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	0018      	movs	r0, r3
 800345a:	f7ff fb5d 	bl	8002b18 <__aeabi_i2d>
 800345e:	2200      	movs	r2, #0
 8003460:	4b5c      	ldr	r3, [pc, #368]	; (80035d4 <getPressure+0x438>)
 8003462:	f7fe f901 	bl	8001668 <__aeabi_ddiv>
 8003466:	0002      	movs	r2, r0
 8003468:	000b      	movs	r3, r1
 800346a:	0014      	movs	r4, r2
 800346c:	001d      	movs	r5, r3
 800346e:	4b58      	ldr	r3, [pc, #352]	; (80035d0 <getPressure+0x434>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	0018      	movs	r0, r3
 8003474:	f7ff fb50 	bl	8002b18 <__aeabi_i2d>
 8003478:	2200      	movs	r2, #0
 800347a:	4b56      	ldr	r3, [pc, #344]	; (80035d4 <getPressure+0x438>)
 800347c:	f7fe f8f4 	bl	8001668 <__aeabi_ddiv>
 8003480:	0002      	movs	r2, r0
 8003482:	000b      	movs	r3, r1
 8003484:	0020      	movs	r0, r4
 8003486:	0029      	movs	r1, r5
 8003488:	f7fe fcf4 	bl	8001e74 <__aeabi_dmul>
 800348c:	0002      	movs	r2, r0
 800348e:	000b      	movs	r3, r1
 8003490:	0010      	movs	r0, r2
 8003492:	0019      	movs	r1, r3
 8003494:	f7ff fb0a 	bl	8002aac <__aeabi_d2iz>
 8003498:	0002      	movs	r2, r0
 800349a:	4b35      	ldr	r3, [pc, #212]	; (8003570 <getPressure+0x3d4>)
 800349c:	601a      	str	r2, [r3, #0]
	X1 = (X1*3038)/(pow(2,16));
 800349e:	4b34      	ldr	r3, [pc, #208]	; (8003570 <getPressure+0x3d4>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a4d      	ldr	r2, [pc, #308]	; (80035d8 <getPressure+0x43c>)
 80034a4:	4353      	muls	r3, r2
 80034a6:	0018      	movs	r0, r3
 80034a8:	f7ff fb36 	bl	8002b18 <__aeabi_i2d>
 80034ac:	2200      	movs	r2, #0
 80034ae:	4b42      	ldr	r3, [pc, #264]	; (80035b8 <getPressure+0x41c>)
 80034b0:	f7fe f8da 	bl	8001668 <__aeabi_ddiv>
 80034b4:	0002      	movs	r2, r0
 80034b6:	000b      	movs	r3, r1
 80034b8:	0010      	movs	r0, r2
 80034ba:	0019      	movs	r1, r3
 80034bc:	f7ff faf6 	bl	8002aac <__aeabi_d2iz>
 80034c0:	0002      	movs	r2, r0
 80034c2:	4b2b      	ldr	r3, [pc, #172]	; (8003570 <getPressure+0x3d4>)
 80034c4:	601a      	str	r2, [r3, #0]
	X2 = (-7357*Pressure)/(pow(2,16));
 80034c6:	4b42      	ldr	r3, [pc, #264]	; (80035d0 <getPressure+0x434>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	0013      	movs	r3, r2
 80034cc:	015b      	lsls	r3, r3, #5
 80034ce:	189b      	adds	r3, r3, r2
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	1a9b      	subs	r3, r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	1a9b      	subs	r3, r3, r2
 80034d8:	00da      	lsls	r2, r3, #3
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	425b      	negs	r3, r3
 80034de:	0018      	movs	r0, r3
 80034e0:	f7ff fb1a 	bl	8002b18 <__aeabi_i2d>
 80034e4:	2200      	movs	r2, #0
 80034e6:	4b34      	ldr	r3, [pc, #208]	; (80035b8 <getPressure+0x41c>)
 80034e8:	f7fe f8be 	bl	8001668 <__aeabi_ddiv>
 80034ec:	0002      	movs	r2, r0
 80034ee:	000b      	movs	r3, r1
 80034f0:	0010      	movs	r0, r2
 80034f2:	0019      	movs	r1, r3
 80034f4:	f7ff fada 	bl	8002aac <__aeabi_d2iz>
 80034f8:	0002      	movs	r2, r0
 80034fa:	4b21      	ldr	r3, [pc, #132]	; (8003580 <getPressure+0x3e4>)
 80034fc:	601a      	str	r2, [r3, #0]
	Pressure = Pressure + (X1+X2+3791)/(pow(2,4));
 80034fe:	4b34      	ldr	r3, [pc, #208]	; (80035d0 <getPressure+0x434>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	0018      	movs	r0, r3
 8003504:	f7ff fb08 	bl	8002b18 <__aeabi_i2d>
 8003508:	0004      	movs	r4, r0
 800350a:	000d      	movs	r5, r1
 800350c:	4b18      	ldr	r3, [pc, #96]	; (8003570 <getPressure+0x3d4>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <getPressure+0x3e4>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	18d3      	adds	r3, r2, r3
 8003516:	4a31      	ldr	r2, [pc, #196]	; (80035dc <getPressure+0x440>)
 8003518:	4694      	mov	ip, r2
 800351a:	4463      	add	r3, ip
 800351c:	0018      	movs	r0, r3
 800351e:	f7ff fafb 	bl	8002b18 <__aeabi_i2d>
 8003522:	2200      	movs	r2, #0
 8003524:	4b2e      	ldr	r3, [pc, #184]	; (80035e0 <getPressure+0x444>)
 8003526:	f7fe f89f 	bl	8001668 <__aeabi_ddiv>
 800352a:	0002      	movs	r2, r0
 800352c:	000b      	movs	r3, r1
 800352e:	0020      	movs	r0, r4
 8003530:	0029      	movs	r1, r5
 8003532:	f7fd fd2f 	bl	8000f94 <__aeabi_dadd>
 8003536:	0002      	movs	r2, r0
 8003538:	000b      	movs	r3, r1
 800353a:	0010      	movs	r0, r2
 800353c:	0019      	movs	r1, r3
 800353e:	f7ff fab5 	bl	8002aac <__aeabi_d2iz>
 8003542:	0002      	movs	r2, r0
 8003544:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <getPressure+0x434>)
 8003546:	601a      	str	r2, [r3, #0]
	return Pressure;
 8003548:	4b21      	ldr	r3, [pc, #132]	; (80035d0 <getPressure+0x434>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	0018      	movs	r0, r3
 800354e:	f7fd fc9f 	bl	8000e90 <__aeabi_i2f>
 8003552:	1c03      	adds	r3, r0, #0
}
 8003554:	1c18      	adds	r0, r3, #0
 8003556:	46bd      	mov	sp, r7
 8003558:	b002      	add	sp, #8
 800355a:	bdb0      	pop	{r4, r5, r7, pc}
 800355c:	20000250 	.word	0x20000250
 8003560:	200001fc 	.word	0x200001fc
 8003564:	2000022c 	.word	0x2000022c
 8003568:	20000234 	.word	0x20000234
 800356c:	40e00000 	.word	0x40e00000
 8003570:	2000023c 	.word	0x2000023c
 8003574:	20000254 	.word	0x20000254
 8003578:	40a00000 	.word	0x40a00000
 800357c:	20000228 	.word	0x20000228
 8003580:	20000230 	.word	0x20000230
 8003584:	20000204 	.word	0x20000204
 8003588:	fffff060 	.word	0xfffff060
 800358c:	2000020c 	.word	0x2000020c
 8003590:	20000244 	.word	0x20000244
 8003594:	40b00000 	.word	0x40b00000
 8003598:	20000240 	.word	0x20000240
 800359c:	20000248 	.word	0x20000248
 80035a0:	2000022a 	.word	0x2000022a
 80035a4:	20000200 	.word	0x20000200
 80035a8:	20000258 	.word	0x20000258
 80035ac:	20000242 	.word	0x20000242
 80035b0:	40c00000 	.word	0x40c00000
 80035b4:	2000024c 	.word	0x2000024c
 80035b8:	40f00000 	.word	0x40f00000
 80035bc:	40100000 	.word	0x40100000
 80035c0:	20000236 	.word	0x20000236
 80035c4:	20000208 	.word	0x20000208
 80035c8:	0000c350 	.word	0x0000c350
 80035cc:	20000210 	.word	0x20000210
 80035d0:	20000214 	.word	0x20000214
 80035d4:	40700000 	.word	0x40700000
 80035d8:	00000bde 	.word	0x00000bde
 80035dc:	00000ecf 	.word	0x00000ecf
 80035e0:	40300000 	.word	0x40300000

080035e4 <getAlt>:

float getAlt(int s) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
	getPressure(s);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7ff fdd4 	bl	800319c <getPressure>
	return 44330*(1-(pow((Pressure/(float)101325), 0.19029495718)));
 80035f4:	4b15      	ldr	r3, [pc, #84]	; (800364c <getAlt+0x68>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	0018      	movs	r0, r3
 80035fa:	f7fd fc49 	bl	8000e90 <__aeabi_i2f>
 80035fe:	1c03      	adds	r3, r0, #0
 8003600:	4913      	ldr	r1, [pc, #76]	; (8003650 <getAlt+0x6c>)
 8003602:	1c18      	adds	r0, r3, #0
 8003604:	f7fd fa1e 	bl	8000a44 <__aeabi_fdiv>
 8003608:	1c03      	adds	r3, r0, #0
 800360a:	1c18      	adds	r0, r3, #0
 800360c:	f7ff fada 	bl	8002bc4 <__aeabi_f2d>
 8003610:	4a10      	ldr	r2, [pc, #64]	; (8003654 <getAlt+0x70>)
 8003612:	4b11      	ldr	r3, [pc, #68]	; (8003658 <getAlt+0x74>)
 8003614:	f007 fef6 	bl	800b404 <pow>
 8003618:	0002      	movs	r2, r0
 800361a:	000b      	movs	r3, r1
 800361c:	2000      	movs	r0, #0
 800361e:	490f      	ldr	r1, [pc, #60]	; (800365c <getAlt+0x78>)
 8003620:	f7fe fe94 	bl	800234c <__aeabi_dsub>
 8003624:	0002      	movs	r2, r0
 8003626:	000b      	movs	r3, r1
 8003628:	0010      	movs	r0, r2
 800362a:	0019      	movs	r1, r3
 800362c:	2200      	movs	r2, #0
 800362e:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <getAlt+0x7c>)
 8003630:	f7fe fc20 	bl	8001e74 <__aeabi_dmul>
 8003634:	0002      	movs	r2, r0
 8003636:	000b      	movs	r3, r1
 8003638:	0010      	movs	r0, r2
 800363a:	0019      	movs	r1, r3
 800363c:	f7ff fb0a 	bl	8002c54 <__aeabi_d2f>
 8003640:	1c03      	adds	r3, r0, #0
}
 8003642:	1c18      	adds	r0, r3, #0
 8003644:	46bd      	mov	sp, r7
 8003646:	b002      	add	sp, #8
 8003648:	bd80      	pop	{r7, pc}
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	20000214 	.word	0x20000214
 8003650:	47c5e680 	.word	0x47c5e680
 8003654:	ccd745e4 	.word	0xccd745e4
 8003658:	3fc85b95 	.word	0x3fc85b95
 800365c:	3ff00000 	.word	0x3ff00000
 8003660:	40e5a540 	.word	0x40e5a540

08003664 <setOut>:
 *      Author: Michael
 */

#include "delay.h"

void setOut(GPIO_TypeDef* GPIOx) { //set gpio output mode
 8003664:	b590      	push	{r4, r7, lr}
 8003666:	b089      	sub	sp, #36	; 0x24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366c:	240c      	movs	r4, #12
 800366e:	193b      	adds	r3, r7, r4
 8003670:	0018      	movs	r0, r3
 8003672:	2314      	movs	r3, #20
 8003674:	001a      	movs	r2, r3
 8003676:	2100      	movs	r1, #0
 8003678:	f004 ff70 	bl	800855c <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 800367c:	193b      	adds	r3, r7, r4
 800367e:	2202      	movs	r2, #2
 8003680:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003682:	193b      	adds	r3, r7, r4
 8003684:	2201      	movs	r2, #1
 8003686:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003688:	193b      	adds	r3, r7, r4
 800368a:	2200      	movs	r2, #0
 800368c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800368e:	193a      	adds	r2, r7, r4
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	0011      	movs	r1, r2
 8003694:	0018      	movs	r0, r3
 8003696:	f001 ff33 	bl	8005500 <HAL_GPIO_Init>
}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	46bd      	mov	sp, r7
 800369e:	b009      	add	sp, #36	; 0x24
 80036a0:	bd90      	pop	{r4, r7, pc}

080036a2 <setIn>:

void setIn(GPIO_TypeDef* GPIOx) { //set gpio input mode
 80036a2:	b590      	push	{r4, r7, lr}
 80036a4:	b089      	sub	sp, #36	; 0x24
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036aa:	240c      	movs	r4, #12
 80036ac:	193b      	adds	r3, r7, r4
 80036ae:	0018      	movs	r0, r3
 80036b0:	2314      	movs	r3, #20
 80036b2:	001a      	movs	r2, r3
 80036b4:	2100      	movs	r1, #0
 80036b6:	f004 ff51 	bl	800855c <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036ba:	193b      	adds	r3, r7, r4
 80036bc:	2202      	movs	r2, #2
 80036be:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	2200      	movs	r2, #0
 80036c4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	2201      	movs	r2, #1
 80036ca:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80036cc:	193a      	adds	r2, r7, r4
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	0011      	movs	r1, r2
 80036d2:	0018      	movs	r0, r3
 80036d4:	f001 ff14 	bl	8005500 <HAL_GPIO_Init>
}
 80036d8:	46c0      	nop			; (mov r8, r8)
 80036da:	46bd      	mov	sp, r7
 80036dc:	b009      	add	sp, #36	; 0x24
 80036de:	bd90      	pop	{r4, r7, pc}

080036e0 <sensorInit>:

#define PC GPIOC

void sensorInit() {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
	setOut(PC); //set output mode
 80036e4:	4b12      	ldr	r3, [pc, #72]	; (8003730 <sensorInit+0x50>)
 80036e6:	0018      	movs	r0, r3
 80036e8:	f7ff ffbc 	bl	8003664 <setOut>
	HAL_GPIO_WritePin(PC, GPIO_PIN_1, 1);
 80036ec:	4b10      	ldr	r3, [pc, #64]	; (8003730 <sensorInit+0x50>)
 80036ee:	2201      	movs	r2, #1
 80036f0:	2102      	movs	r1, #2
 80036f2:	0018      	movs	r0, r3
 80036f4:	f002 f89f 	bl	8005836 <HAL_GPIO_WritePin>
	//HAL_Delay(200);
	HAL_Delay(200); //wait two seconds before doing anything. just keep the pin high
 80036f8:	20c8      	movs	r0, #200	; 0xc8
 80036fa:	f001 faab 	bl	8004c54 <HAL_Delay>
	HAL_GPIO_WritePin(PC, GPIO_PIN_1, 0);
 80036fe:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <sensorInit+0x50>)
 8003700:	2200      	movs	r2, #0
 8003702:	2102      	movs	r1, #2
 8003704:	0018      	movs	r0, r3
 8003706:	f002 f896 	bl	8005836 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800370a:	2005      	movs	r0, #5
 800370c:	f001 faa2 	bl	8004c54 <HAL_Delay>
	//delay(5000); //5ms. wait 5 miliseconds
	HAL_GPIO_WritePin(PC, GPIO_PIN_1, 1);
 8003710:	4b07      	ldr	r3, [pc, #28]	; (8003730 <sensorInit+0x50>)
 8003712:	2201      	movs	r2, #1
 8003714:	2102      	movs	r1, #2
 8003716:	0018      	movs	r0, r3
 8003718:	f002 f88d 	bl	8005836 <HAL_GPIO_WritePin>
	delay(20); //wait 20 microseconds
 800371c:	2014      	movs	r0, #20
 800371e:	f000 f98b 	bl	8003a38 <delay>
	setIn(PC); //set input to read the sensor response in next function
 8003722:	4b03      	ldr	r3, [pc, #12]	; (8003730 <sensorInit+0x50>)
 8003724:	0018      	movs	r0, r3
 8003726:	f7ff ffbc 	bl	80036a2 <setIn>
}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	50000800 	.word	0x50000800

08003734 <sensorVerify>:

uint8_t sensorVerify() {
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
	//setIn(PA);
	uint8_t r = 0;
 800373a:	1dfb      	adds	r3, r7, #7
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
	delay(40);
 8003740:	2028      	movs	r0, #40	; 0x28
 8003742:	f000 f979 	bl	8003a38 <delay>
	if(HAL_GPIO_ReadPin(PC, GPIO_PIN_1) == GPIO_PIN_RESET) {  //if the pin is low
 8003746:	4b13      	ldr	r3, [pc, #76]	; (8003794 <sensorVerify+0x60>)
 8003748:	2102      	movs	r1, #2
 800374a:	0018      	movs	r0, r3
 800374c:	f002 f856 	bl	80057fc <HAL_GPIO_ReadPin>
 8003750:	1e03      	subs	r3, r0, #0
 8003752:	d110      	bne.n	8003776 <sensorVerify+0x42>
		delay(80);
 8003754:	2050      	movs	r0, #80	; 0x50
 8003756:	f000 f96f 	bl	8003a38 <delay>
		if((HAL_GPIO_ReadPin(PC, GPIO_PIN_1))) { //if the pin is high
 800375a:	4b0e      	ldr	r3, [pc, #56]	; (8003794 <sensorVerify+0x60>)
 800375c:	2102      	movs	r1, #2
 800375e:	0018      	movs	r0, r3
 8003760:	f002 f84c 	bl	80057fc <HAL_GPIO_ReadPin>
 8003764:	1e03      	subs	r3, r0, #0
 8003766:	d003      	beq.n	8003770 <sensorVerify+0x3c>
			r = 1;
 8003768:	1dfb      	adds	r3, r7, #7
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
 800376e:	e002      	b.n	8003776 <sensorVerify+0x42>
		} else {
			r = -1;
 8003770:	1dfb      	adds	r3, r7, #7
 8003772:	22ff      	movs	r2, #255	; 0xff
 8003774:	701a      	strb	r2, [r3, #0]
		}
	}
	while((HAL_GPIO_ReadPin(PC, GPIO_PIN_1)));
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	4b06      	ldr	r3, [pc, #24]	; (8003794 <sensorVerify+0x60>)
 800377a:	2102      	movs	r1, #2
 800377c:	0018      	movs	r0, r3
 800377e:	f002 f83d 	bl	80057fc <HAL_GPIO_ReadPin>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d1f8      	bne.n	8003778 <sensorVerify+0x44>
	//sensor does not send back response?
	//r = 0 indicates that the pin is always high and never pulls down.
	return r;
 8003786:	1dfb      	adds	r3, r7, #7
 8003788:	781b      	ldrb	r3, [r3, #0]
}
 800378a:	0018      	movs	r0, r3
 800378c:	46bd      	mov	sp, r7
 800378e:	b002      	add	sp, #8
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	50000800 	.word	0x50000800

08003798 <sensorRead>:

uint8_t sensorRead() {
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for(j = 0; j < 8; j++) {
 800379e:	1dbb      	adds	r3, r7, #6
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
 80037a4:	e03f      	b.n	8003826 <sensorRead+0x8e>
		while(!(HAL_GPIO_ReadPin(PC, GPIO_PIN_1)));
 80037a6:	46c0      	nop			; (mov r8, r8)
 80037a8:	4b24      	ldr	r3, [pc, #144]	; (800383c <sensorRead+0xa4>)
 80037aa:	2102      	movs	r1, #2
 80037ac:	0018      	movs	r0, r3
 80037ae:	f002 f825 	bl	80057fc <HAL_GPIO_ReadPin>
 80037b2:	1e03      	subs	r3, r0, #0
 80037b4:	d0f8      	beq.n	80037a8 <sensorRead+0x10>
		delay(40);
 80037b6:	2028      	movs	r0, #40	; 0x28
 80037b8:	f000 f93e 	bl	8003a38 <delay>
		if(!(HAL_GPIO_ReadPin(PC, GPIO_PIN_1))) {
 80037bc:	4b1f      	ldr	r3, [pc, #124]	; (800383c <sensorRead+0xa4>)
 80037be:	2102      	movs	r1, #2
 80037c0:	0018      	movs	r0, r3
 80037c2:	f002 f81b 	bl	80057fc <HAL_GPIO_ReadPin>
 80037c6:	1e03      	subs	r3, r0, #0
 80037c8:	d111      	bne.n	80037ee <sensorRead+0x56>
			i &= ~(1<<(7-j));
 80037ca:	1dbb      	adds	r3, r7, #6
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2207      	movs	r2, #7
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2201      	movs	r2, #1
 80037d4:	409a      	lsls	r2, r3
 80037d6:	0013      	movs	r3, r2
 80037d8:	b25b      	sxtb	r3, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	b25b      	sxtb	r3, r3
 80037de:	1dfa      	adds	r2, r7, #7
 80037e0:	7812      	ldrb	r2, [r2, #0]
 80037e2:	b252      	sxtb	r2, r2
 80037e4:	4013      	ands	r3, r2
 80037e6:	b25a      	sxtb	r2, r3
 80037e8:	1dfb      	adds	r3, r7, #7
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	e00e      	b.n	800380c <sensorRead+0x74>
		} else {
			i |= (1<<(7-j));
 80037ee:	1dbb      	adds	r3, r7, #6
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	2207      	movs	r2, #7
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2201      	movs	r2, #1
 80037f8:	409a      	lsls	r2, r3
 80037fa:	0013      	movs	r3, r2
 80037fc:	b25a      	sxtb	r2, r3
 80037fe:	1dfb      	adds	r3, r7, #7
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	b25b      	sxtb	r3, r3
 8003804:	4313      	orrs	r3, r2
 8003806:	b25a      	sxtb	r2, r3
 8003808:	1dfb      	adds	r3, r7, #7
 800380a:	701a      	strb	r2, [r3, #0]
		}
		while((HAL_GPIO_ReadPin(PC, GPIO_PIN_1)));
 800380c:	46c0      	nop			; (mov r8, r8)
 800380e:	4b0b      	ldr	r3, [pc, #44]	; (800383c <sensorRead+0xa4>)
 8003810:	2102      	movs	r1, #2
 8003812:	0018      	movs	r0, r3
 8003814:	f001 fff2 	bl	80057fc <HAL_GPIO_ReadPin>
 8003818:	1e03      	subs	r3, r0, #0
 800381a:	d1f8      	bne.n	800380e <sensorRead+0x76>
	for(j = 0; j < 8; j++) {
 800381c:	1dbb      	adds	r3, r7, #6
 800381e:	781a      	ldrb	r2, [r3, #0]
 8003820:	1dbb      	adds	r3, r7, #6
 8003822:	3201      	adds	r2, #1
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	1dbb      	adds	r3, r7, #6
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	2b07      	cmp	r3, #7
 800382c:	d9bb      	bls.n	80037a6 <sensorRead+0xe>
	}
	return i;
 800382e:	1dfb      	adds	r3, r7, #7
 8003830:	781b      	ldrb	r3, [r3, #0]
}
 8003832:	0018      	movs	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	b002      	add	sp, #8
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	50000800 	.word	0x50000800

08003840 <setOutDS>:
 */

#include "delay.h"
#define PC GPIOC

void setOutDS(GPIO_TypeDef* GPIOx) { //set gpio output mode
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b089      	sub	sp, #36	; 0x24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003848:	240c      	movs	r4, #12
 800384a:	193b      	adds	r3, r7, r4
 800384c:	0018      	movs	r0, r3
 800384e:	2314      	movs	r3, #20
 8003850:	001a      	movs	r2, r3
 8003852:	2100      	movs	r1, #0
 8003854:	f004 fe82 	bl	800855c <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003858:	193b      	adds	r3, r7, r4
 800385a:	2204      	movs	r2, #4
 800385c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800385e:	193b      	adds	r3, r7, r4
 8003860:	2201      	movs	r2, #1
 8003862:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003864:	193b      	adds	r3, r7, r4
 8003866:	2200      	movs	r2, #0
 8003868:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800386a:	193a      	adds	r2, r7, r4
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	0011      	movs	r1, r2
 8003870:	0018      	movs	r0, r3
 8003872:	f001 fe45 	bl	8005500 <HAL_GPIO_Init>
}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	46bd      	mov	sp, r7
 800387a:	b009      	add	sp, #36	; 0x24
 800387c:	bd90      	pop	{r4, r7, pc}

0800387e <setInDS>:

void setInDS(GPIO_TypeDef* GPIOx) { //set gpio input mode
 800387e:	b590      	push	{r4, r7, lr}
 8003880:	b089      	sub	sp, #36	; 0x24
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003886:	240c      	movs	r4, #12
 8003888:	193b      	adds	r3, r7, r4
 800388a:	0018      	movs	r0, r3
 800388c:	2314      	movs	r3, #20
 800388e:	001a      	movs	r2, r3
 8003890:	2100      	movs	r1, #0
 8003892:	f004 fe63 	bl	800855c <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003896:	193b      	adds	r3, r7, r4
 8003898:	2204      	movs	r2, #4
 800389a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800389c:	193b      	adds	r3, r7, r4
 800389e:	2200      	movs	r2, #0
 80038a0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038a2:	193b      	adds	r3, r7, r4
 80038a4:	2201      	movs	r2, #1
 80038a6:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80038a8:	193a      	adds	r2, r7, r4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	0011      	movs	r1, r2
 80038ae:	0018      	movs	r0, r3
 80038b0:	f001 fe26 	bl	8005500 <HAL_GPIO_Init>
}
 80038b4:	46c0      	nop			; (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b009      	add	sp, #36	; 0x24
 80038ba:	bd90      	pop	{r4, r7, pc}

080038bc <dsInit>:

uint8_t dsInit() {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
	uint8_t r = 0;
 80038c2:	1dfb      	adds	r3, r7, #7
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
	setOutDS(PC);
 80038c8:	4b15      	ldr	r3, [pc, #84]	; (8003920 <dsInit+0x64>)
 80038ca:	0018      	movs	r0, r3
 80038cc:	f7ff ffb8 	bl	8003840 <setOutDS>
	HAL_GPIO_WritePin(PC, GPIO_PIN_2, 0);
 80038d0:	4b13      	ldr	r3, [pc, #76]	; (8003920 <dsInit+0x64>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	2104      	movs	r1, #4
 80038d6:	0018      	movs	r0, r3
 80038d8:	f001 ffad 	bl	8005836 <HAL_GPIO_WritePin>
	delay(50);
 80038dc:	2032      	movs	r0, #50	; 0x32
 80038de:	f000 f8ab 	bl	8003a38 <delay>
	//delay(480);
	setInDS(PC);
 80038e2:	4b0f      	ldr	r3, [pc, #60]	; (8003920 <dsInit+0x64>)
 80038e4:	0018      	movs	r0, r3
 80038e6:	f7ff ffca 	bl	800387e <setInDS>
	delay(50);
 80038ea:	2032      	movs	r0, #50	; 0x32
 80038ec:	f000 f8a4 	bl	8003a38 <delay>
	//delay(80);
	if(!(HAL_GPIO_ReadPin(PC, GPIO_PIN_2))) {
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <dsInit+0x64>)
 80038f2:	2104      	movs	r1, #4
 80038f4:	0018      	movs	r0, r3
 80038f6:	f001 ff81 	bl	80057fc <HAL_GPIO_ReadPin>
 80038fa:	1e03      	subs	r3, r0, #0
 80038fc:	d103      	bne.n	8003906 <dsInit+0x4a>
		r = 1;
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
 8003904:	e002      	b.n	800390c <dsInit+0x50>
	} else {
		r = -1;
 8003906:	1dfb      	adds	r3, r7, #7
 8003908:	22ff      	movs	r2, #255	; 0xff
 800390a:	701a      	strb	r2, [r3, #0]
	}
	delay(50);
 800390c:	2032      	movs	r0, #50	; 0x32
 800390e:	f000 f893 	bl	8003a38 <delay>
	//delay(400);
	return r;
 8003912:	1dfb      	adds	r3, r7, #7
 8003914:	781b      	ldrb	r3, [r3, #0]
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b002      	add	sp, #8
 800391c:	bd80      	pop	{r7, pc}
 800391e:	46c0      	nop			; (mov r8, r8)
 8003920:	50000800 	.word	0x50000800

08003924 <dsWrite>:

void dsWrite(uint8_t data) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	0002      	movs	r2, r0
 800392c:	1dfb      	adds	r3, r7, #7
 800392e:	701a      	strb	r2, [r3, #0]
	setOutDS(PC);
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <dsWrite+0x8c>)
 8003932:	0018      	movs	r0, r3
 8003934:	f7ff ff84 	bl	8003840 <setOutDS>
	for(int i = 0; i < 8; i++) {
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	e030      	b.n	80039a0 <dsWrite+0x7c>
		if((data & (1 << i)) != 0) {
 800393e:	1dfb      	adds	r3, r7, #7
 8003940:	781a      	ldrb	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	411a      	asrs	r2, r3
 8003946:	0013      	movs	r3, r2
 8003948:	2201      	movs	r2, #1
 800394a:	4013      	ands	r3, r2
 800394c:	d014      	beq.n	8003978 <dsWrite+0x54>
			setOutDS(PC);
 800394e:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <dsWrite+0x8c>)
 8003950:	0018      	movs	r0, r3
 8003952:	f7ff ff75 	bl	8003840 <setOutDS>
			HAL_GPIO_WritePin(PC, GPIO_PIN_2, 0);
 8003956:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <dsWrite+0x8c>)
 8003958:	2200      	movs	r2, #0
 800395a:	2104      	movs	r1, #4
 800395c:	0018      	movs	r0, r3
 800395e:	f001 ff6a 	bl	8005836 <HAL_GPIO_WritePin>
			delay(1);
 8003962:	2001      	movs	r0, #1
 8003964:	f000 f868 	bl	8003a38 <delay>
			setInDS(PC);
 8003968:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <dsWrite+0x8c>)
 800396a:	0018      	movs	r0, r3
 800396c:	f7ff ff87 	bl	800387e <setInDS>
			delay(50);
 8003970:	2032      	movs	r0, #50	; 0x32
 8003972:	f000 f861 	bl	8003a38 <delay>
 8003976:	e010      	b.n	800399a <dsWrite+0x76>
		} else {
			setOutDS(PC);
 8003978:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <dsWrite+0x8c>)
 800397a:	0018      	movs	r0, r3
 800397c:	f7ff ff60 	bl	8003840 <setOutDS>
			HAL_GPIO_WritePin(PC, GPIO_PIN_2, 0);
 8003980:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <dsWrite+0x8c>)
 8003982:	2200      	movs	r2, #0
 8003984:	2104      	movs	r1, #4
 8003986:	0018      	movs	r0, r3
 8003988:	f001 ff55 	bl	8005836 <HAL_GPIO_WritePin>
			delay(50);
 800398c:	2032      	movs	r0, #50	; 0x32
 800398e:	f000 f853 	bl	8003a38 <delay>
			setInDS(PC);
 8003992:	4b07      	ldr	r3, [pc, #28]	; (80039b0 <dsWrite+0x8c>)
 8003994:	0018      	movs	r0, r3
 8003996:	f7ff ff72 	bl	800387e <setInDS>
	for(int i = 0; i < 8; i++) {
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	3301      	adds	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b07      	cmp	r3, #7
 80039a4:	ddcb      	ble.n	800393e <dsWrite+0x1a>
		}
	}
}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	46c0      	nop			; (mov r8, r8)
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b004      	add	sp, #16
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	50000800 	.word	0x50000800

080039b4 <dsRead>:

uint8_t dsRead() {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
	uint8_t v = 0;
 80039ba:	1dfb      	adds	r3, r7, #7
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
	setInDS(PC);
 80039c0:	4b1c      	ldr	r3, [pc, #112]	; (8003a34 <dsRead+0x80>)
 80039c2:	0018      	movs	r0, r3
 80039c4:	f7ff ff5b 	bl	800387e <setInDS>
	for(int i = 0; i < 8; i++) {
 80039c8:	2300      	movs	r3, #0
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	e029      	b.n	8003a22 <dsRead+0x6e>
		setOutDS(PC);
 80039ce:	4b19      	ldr	r3, [pc, #100]	; (8003a34 <dsRead+0x80>)
 80039d0:	0018      	movs	r0, r3
 80039d2:	f7ff ff35 	bl	8003840 <setOutDS>
		HAL_GPIO_WritePin(PC, GPIO_PIN_2, 0);
 80039d6:	4b17      	ldr	r3, [pc, #92]	; (8003a34 <dsRead+0x80>)
 80039d8:	2200      	movs	r2, #0
 80039da:	2104      	movs	r1, #4
 80039dc:	0018      	movs	r0, r3
 80039de:	f001 ff2a 	bl	8005836 <HAL_GPIO_WritePin>
		delay(2);
 80039e2:	2002      	movs	r0, #2
 80039e4:	f000 f828 	bl	8003a38 <delay>
		setInDS(PC);
 80039e8:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <dsRead+0x80>)
 80039ea:	0018      	movs	r0, r3
 80039ec:	f7ff ff47 	bl	800387e <setInDS>
		if(HAL_GPIO_ReadPin(PC, GPIO_PIN_2)) {
 80039f0:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <dsRead+0x80>)
 80039f2:	2104      	movs	r1, #4
 80039f4:	0018      	movs	r0, r3
 80039f6:	f001 ff01 	bl	80057fc <HAL_GPIO_ReadPin>
 80039fa:	1e03      	subs	r3, r0, #0
 80039fc:	d00b      	beq.n	8003a16 <dsRead+0x62>
			v |= 1 << i;
 80039fe:	2201      	movs	r2, #1
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	409a      	lsls	r2, r3
 8003a04:	0013      	movs	r3, r2
 8003a06:	b25a      	sxtb	r2, r3
 8003a08:	1dfb      	adds	r3, r7, #7
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	b25b      	sxtb	r3, r3
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	b25a      	sxtb	r2, r3
 8003a12:	1dfb      	adds	r3, r7, #7
 8003a14:	701a      	strb	r2, [r3, #0]
		}
		delay(60);
 8003a16:	203c      	movs	r0, #60	; 0x3c
 8003a18:	f000 f80e 	bl	8003a38 <delay>
	for(int i = 0; i < 8; i++) {
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	603b      	str	r3, [r7, #0]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b07      	cmp	r3, #7
 8003a26:	ddd2      	ble.n	80039ce <dsRead+0x1a>
	}
	return v;
 8003a28:	1dfb      	adds	r3, r7, #7
 8003a2a:	781b      	ldrb	r3, [r3, #0]
}
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	50000800 	.word	0x50000800

08003a38 <delay>:
 */

#include "stm32l0xx_hal.h"
extern TIM_HandleTypeDef htim2;

void delay(uint16_t time) {
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	0002      	movs	r2, r0
 8003a40:	1dbb      	adds	r3, r7, #6
 8003a42:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8003a44:	4b08      	ldr	r3, [pc, #32]	; (8003a68 <delay+0x30>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim2)) < time);
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <delay+0x30>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a54:	1dbb      	adds	r3, r7, #6
 8003a56:	881b      	ldrh	r3, [r3, #0]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d3f8      	bcc.n	8003a4e <delay+0x16>
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b002      	add	sp, #8
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	200003b0 	.word	0x200003b0

08003a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a6e:	4cfd      	ldr	r4, [pc, #1012]	; (8003e64 <main+0x3f8>)
 8003a70:	44a5      	add	sp, r4
 8003a72:	af00      	add	r7, sp, #0
	//
	//
	//
	//----------------------------------------------------variables
	//-------------------------------------GPS
	uint8_t buf[71] = "";
 8003a74:	2392      	movs	r3, #146	; 0x92
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	2243      	movs	r2, #67	; 0x43
 8003a82:	2100      	movs	r1, #0
 8003a84:	0018      	movs	r0, r3
 8003a86:	f004 fd69 	bl	800855c <memset>
	uint8_t msg0[32] = "\n\rFUll NMEA String: ";
 8003a8a:	238a      	movs	r3, #138	; 0x8a
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	18f9      	adds	r1, r7, r3
 8003a90:	4af5      	ldr	r2, [pc, #980]	; (8003e68 <main+0x3fc>)
 8003a92:	000b      	movs	r3, r1
 8003a94:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003a96:	c331      	stmia	r3!, {r0, r4, r5}
 8003a98:	ca11      	ldmia	r2!, {r0, r4}
 8003a9a:	c311      	stmia	r3!, {r0, r4}
 8003a9c:	7812      	ldrb	r2, [r2, #0]
 8003a9e:	701a      	strb	r2, [r3, #0]
 8003aa0:	2315      	movs	r3, #21
 8003aa2:	18cb      	adds	r3, r1, r3
 8003aa4:	220b      	movs	r2, #11
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f004 fd57 	bl	800855c <memset>
	uint8_t msg1[32] = "\n\rLongitude: ";
 8003aae:	2382      	movs	r3, #130	; 0x82
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	18f9      	adds	r1, r7, r3
 8003ab4:	4aed      	ldr	r2, [pc, #948]	; (8003e6c <main+0x400>)
 8003ab6:	000b      	movs	r3, r1
 8003ab8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003aba:	c331      	stmia	r3!, {r0, r4, r5}
 8003abc:	8812      	ldrh	r2, [r2, #0]
 8003abe:	801a      	strh	r2, [r3, #0]
 8003ac0:	230e      	movs	r3, #14
 8003ac2:	18cb      	adds	r3, r1, r3
 8003ac4:	2212      	movs	r2, #18
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f004 fd47 	bl	800855c <memset>
	uint8_t msg2[32] = "\n\rLatitude: ";
 8003ace:	23f4      	movs	r3, #244	; 0xf4
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	18f9      	adds	r1, r7, r3
 8003ad4:	4ae6      	ldr	r2, [pc, #920]	; (8003e70 <main+0x404>)
 8003ad6:	000b      	movs	r3, r1
 8003ad8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003ada:	c331      	stmia	r3!, {r0, r4, r5}
 8003adc:	7812      	ldrb	r2, [r2, #0]
 8003ade:	701a      	strb	r2, [r3, #0]
 8003ae0:	230d      	movs	r3, #13
 8003ae2:	18cb      	adds	r3, r1, r3
 8003ae4:	2213      	movs	r2, #19
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f004 fd37 	bl	800855c <memset>
	uint8_t command[45] = "PMTK314,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"; //For GGA and RMC information only
 8003aee:	24dc      	movs	r4, #220	; 0xdc
 8003af0:	0064      	lsls	r4, r4, #1
 8003af2:	193b      	adds	r3, r7, r4
 8003af4:	4adf      	ldr	r2, [pc, #892]	; (8003e74 <main+0x408>)
 8003af6:	ca23      	ldmia	r2!, {r0, r1, r5}
 8003af8:	c323      	stmia	r3!, {r0, r1, r5}
 8003afa:	ca23      	ldmia	r2!, {r0, r1, r5}
 8003afc:	c323      	stmia	r3!, {r0, r1, r5}
 8003afe:	ca23      	ldmia	r2!, {r0, r1, r5}
 8003b00:	c323      	stmia	r3!, {r0, r1, r5}
 8003b02:	ca03      	ldmia	r2!, {r0, r1}
 8003b04:	c303      	stmia	r3!, {r0, r1}
 8003b06:	7812      	ldrb	r2, [r2, #0]
 8003b08:	701a      	strb	r2, [r3, #0]
	float BMP_TempC, BMP_Alt, BMP_Pressure;
	char BMP180_PressBuffer[50];
	char BMP180_AltBuffer[50];
	char BMP180_TempBuffer[50];
	//-------------------------------------DHT22
	float DHT_TempC = 0;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	2286      	movs	r2, #134	; 0x86
 8003b0e:	0052      	lsls	r2, r2, #1
 8003b10:	18ba      	adds	r2, r7, r2
 8003b12:	6013      	str	r3, [r2, #0]
	float DHT_Hum = 0;
 8003b14:	2300      	movs	r3, #0
 8003b16:	2284      	movs	r2, #132	; 0x84
 8003b18:	0052      	lsls	r2, r2, #1
 8003b1a:	18ba      	adds	r2, r7, r2
 8003b1c:	6013      	str	r3, [r2, #0]
	uint8_t thp[] = {0, 0, 0, 0, 0};			//t1, t2, h1, h2, p
 8003b1e:	4bd6      	ldr	r3, [pc, #856]	; (8003e78 <main+0x40c>)
 8003b20:	22a6      	movs	r2, #166	; 0xa6
 8003b22:	0092      	lsls	r2, r2, #2
 8003b24:	4694      	mov	ip, r2
 8003b26:	44bc      	add	ip, r7
 8003b28:	4463      	add	r3, ip
 8003b2a:	4ad4      	ldr	r2, [pc, #848]	; (8003e7c <main+0x410>)
 8003b2c:	6811      	ldr	r1, [r2, #0]
 8003b2e:	6019      	str	r1, [r3, #0]
 8003b30:	7912      	ldrb	r2, [r2, #4]
 8003b32:	711a      	strb	r2, [r3, #4]
	uint16_t temphumsum[] = {0, 0, 0};			//temp, hum, sum
 8003b34:	4bd2      	ldr	r3, [pc, #840]	; (8003e80 <main+0x414>)
 8003b36:	22a6      	movs	r2, #166	; 0xa6
 8003b38:	0092      	lsls	r2, r2, #2
 8003b3a:	4694      	mov	ip, r2
 8003b3c:	44bc      	add	ip, r7
 8003b3e:	4463      	add	r3, ip
 8003b40:	2200      	movs	r2, #0
 8003b42:	801a      	strh	r2, [r3, #0]
 8003b44:	4bce      	ldr	r3, [pc, #824]	; (8003e80 <main+0x414>)
 8003b46:	22a6      	movs	r2, #166	; 0xa6
 8003b48:	0092      	lsls	r2, r2, #2
 8003b4a:	4694      	mov	ip, r2
 8003b4c:	44bc      	add	ip, r7
 8003b4e:	4463      	add	r3, ip
 8003b50:	2200      	movs	r2, #0
 8003b52:	805a      	strh	r2, [r3, #2]
 8003b54:	4bca      	ldr	r3, [pc, #808]	; (8003e80 <main+0x414>)
 8003b56:	22a6      	movs	r2, #166	; 0xa6
 8003b58:	0092      	lsls	r2, r2, #2
 8003b5a:	4694      	mov	ip, r2
 8003b5c:	44bc      	add	ip, r7
 8003b5e:	4463      	add	r3, ip
 8003b60:	2200      	movs	r2, #0
 8003b62:	809a      	strh	r2, [r3, #4]
	char DHT22_TempBuffer[50];
	char DHT22_HumBuffer[50];
	//-------------------------------------DS18B20
	uint8_t DS18B20_tempArr[] = {0, 0};
 8003b64:	4bc7      	ldr	r3, [pc, #796]	; (8003e84 <main+0x418>)
 8003b66:	22a6      	movs	r2, #166	; 0xa6
 8003b68:	0092      	lsls	r2, r2, #2
 8003b6a:	4694      	mov	ip, r2
 8003b6c:	44bc      	add	ip, r7
 8003b6e:	4463      	add	r3, ip
 8003b70:	2200      	movs	r2, #0
 8003b72:	801a      	strh	r2, [r3, #0]
	uint16_t DS18B20_T;
	float internalTemp = 0;
 8003b74:	2300      	movs	r3, #0
 8003b76:	2284      	movs	r2, #132	; 0x84
 8003b78:	18ba      	adds	r2, r7, r2
 8003b7a:	6013      	str	r3, [r2, #0]
	char DS18B20_TempBuffer[50];
	//-------------------------------------LDR
	uint16_t light = 0;
 8003b7c:	4bc2      	ldr	r3, [pc, #776]	; (8003e88 <main+0x41c>)
 8003b7e:	22a6      	movs	r2, #166	; 0xa6
 8003b80:	0092      	lsls	r2, r2, #2
 8003b82:	4694      	mov	ip, r2
 8003b84:	44bc      	add	ip, r7
 8003b86:	4463      	add	r3, ip
 8003b88:	2200      	movs	r2, #0
 8003b8a:	801a      	strh	r2, [r3, #0]
	float voltage;
	//char voltBuffer[50];
	ADC_ChannelConfTypeDef sConfig = {0};
 8003b8c:	4bbf      	ldr	r3, [pc, #764]	; (8003e8c <main+0x420>)
 8003b8e:	22a6      	movs	r2, #166	; 0xa6
 8003b90:	0092      	lsls	r2, r2, #2
 8003b92:	4694      	mov	ip, r2
 8003b94:	44bc      	add	ip, r7
 8003b96:	4463      	add	r3, ip
 8003b98:	0018      	movs	r0, r3
 8003b9a:	2308      	movs	r3, #8
 8003b9c:	001a      	movs	r2, r3
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	f004 fcdc 	bl	800855c <memset>
	sConfig.Channel = ADC_CHANNEL_0;
 8003ba4:	4bb9      	ldr	r3, [pc, #740]	; (8003e8c <main+0x420>)
 8003ba6:	22a6      	movs	r2, #166	; 0xa6
 8003ba8:	0092      	lsls	r2, r2, #2
 8003baa:	4694      	mov	ip, r2
 8003bac:	44bc      	add	ip, r7
 8003bae:	4463      	add	r3, ip
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
	sConfig.Rank = 1;
 8003bb4:	4bb5      	ldr	r3, [pc, #724]	; (8003e8c <main+0x420>)
 8003bb6:	22a6      	movs	r2, #166	; 0xa6
 8003bb8:	0092      	lsls	r2, r2, #2
 8003bba:	4694      	mov	ip, r2
 8003bbc:	44bc      	add	ip, r7
 8003bbe:	4463      	add	r3, ip
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	605a      	str	r2, [r3, #4]
	//-------------------------------------moisture
	uint16_t  moisture = 0;
 8003bc4:	4bb2      	ldr	r3, [pc, #712]	; (8003e90 <main+0x424>)
 8003bc6:	22a6      	movs	r2, #166	; 0xa6
 8003bc8:	0092      	lsls	r2, r2, #2
 8003bca:	4694      	mov	ip, r2
 8003bcc:	44bc      	add	ip, r7
 8003bce:	4463      	add	r3, ip
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	801a      	strh	r2, [r3, #0]
	char moistbuffer[50];
	ADC_ChannelConfTypeDef sConfig2 = {13};
 8003bd4:	4baf      	ldr	r3, [pc, #700]	; (8003e94 <main+0x428>)
 8003bd6:	22a6      	movs	r2, #166	; 0xa6
 8003bd8:	0092      	lsls	r2, r2, #2
 8003bda:	4694      	mov	ip, r2
 8003bdc:	44bc      	add	ip, r7
 8003bde:	4463      	add	r3, ip
 8003be0:	0018      	movs	r0, r3
 8003be2:	2308      	movs	r3, #8
 8003be4:	001a      	movs	r2, r3
 8003be6:	2100      	movs	r1, #0
 8003be8:	f004 fcb8 	bl	800855c <memset>
 8003bec:	4ba9      	ldr	r3, [pc, #676]	; (8003e94 <main+0x428>)
 8003bee:	22a6      	movs	r2, #166	; 0xa6
 8003bf0:	0092      	lsls	r2, r2, #2
 8003bf2:	4694      	mov	ip, r2
 8003bf4:	44bc      	add	ip, r7
 8003bf6:	4463      	add	r3, ip
 8003bf8:	220d      	movs	r2, #13
 8003bfa:	601a      	str	r2, [r3, #0]
	sConfig2.Channel = ADC_CHANNEL_13;
 8003bfc:	4ba5      	ldr	r3, [pc, #660]	; (8003e94 <main+0x428>)
 8003bfe:	22a6      	movs	r2, #166	; 0xa6
 8003c00:	0092      	lsls	r2, r2, #2
 8003c02:	4694      	mov	ip, r2
 8003c04:	44bc      	add	ip, r7
 8003c06:	4463      	add	r3, ip
 8003c08:	4aa3      	ldr	r2, [pc, #652]	; (8003e98 <main+0x42c>)
 8003c0a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003c0c:	f000 ffb2 	bl	8004b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
	SystemClock_Config();
 8003c10:	f000 f9a0 	bl	8003f54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	MX_TIM2_Init();
 8003c14:	f000 fac6 	bl	80041a4 <MX_TIM2_Init>
	MX_GPIO_Init();
 8003c18:	f000 fb78 	bl	800430c <MX_GPIO_Init>
	MX_I2C1_Init();
 8003c1c:	f000 fa82 	bl	8004124 <MX_I2C1_Init>
	MX_ADC_Init();
 8003c20:	f000 fa0e 	bl	8004040 <MX_ADC_Init>
	MX_USART1_UART_Init();
 8003c24:	f000 fb12 	bl	800424c <MX_USART1_UART_Init>
	MX_USART4_UART_Init();
 8003c28:	f000 fb40 	bl	80042ac <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 8003c2c:	4b9b      	ldr	r3, [pc, #620]	; (8003e9c <main+0x430>)
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f003 fb8e 	bl	8007350 <HAL_TIM_Base_Start>
	dataCalibration();
 8003c34:	f7ff f8c0 	bl	8002db8 <dataCalibration>
  	HAL_UART_Transmit(&huart1, command, 45, 4000);
 8003c38:	23fa      	movs	r3, #250	; 0xfa
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	1939      	adds	r1, r7, r4
 8003c3e:	4898      	ldr	r0, [pc, #608]	; (8003ea0 <main+0x434>)
 8003c40:	222d      	movs	r2, #45	; 0x2d
 8003c42:	f003 fe4d 	bl	80078e0 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //---------------------------------------GPS
	  strcpy((char*)buf, "");
 8003c46:	2492      	movs	r4, #146	; 0x92
 8003c48:	00a4      	lsls	r4, r4, #2
 8003c4a:	193b      	adds	r3, r7, r4
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Receive(&huart1, buf, 71, 4000);
 8003c50:	23fa      	movs	r3, #250	; 0xfa
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	1939      	adds	r1, r7, r4
 8003c56:	4892      	ldr	r0, [pc, #584]	; (8003ea0 <main+0x434>)
 8003c58:	2247      	movs	r2, #71	; 0x47
 8003c5a:	f003 fee9 	bl	8007a30 <HAL_UART_Receive>
	  HAL_UART_Transmit(&huart1, msg0, 32, 1000);
 8003c5e:	23fa      	movs	r3, #250	; 0xfa
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	228a      	movs	r2, #138	; 0x8a
 8003c64:	0092      	lsls	r2, r2, #2
 8003c66:	18b9      	adds	r1, r7, r2
 8003c68:	488d      	ldr	r0, [pc, #564]	; (8003ea0 <main+0x434>)
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f003 fe38 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, buf, 71, 4000);
 8003c70:	23fa      	movs	r3, #250	; 0xfa
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1939      	adds	r1, r7, r4
 8003c76:	488a      	ldr	r0, [pc, #552]	; (8003ea0 <main+0x434>)
 8003c78:	2247      	movs	r2, #71	; 0x47
 8003c7a:	f003 fe31 	bl	80078e0 <HAL_UART_Transmit>

	  char* LongT = (char*) buf;
 8003c7e:	0022      	movs	r2, r4
 8003c80:	193b      	adds	r3, r7, r4
 8003c82:	24a5      	movs	r4, #165	; 0xa5
 8003c84:	00a4      	lsls	r4, r4, #2
 8003c86:	1939      	adds	r1, r7, r4
 8003c88:	600b      	str	r3, [r1, #0]
	  LongT = LongT + 18;
 8003c8a:	193b      	adds	r3, r7, r4
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3312      	adds	r3, #18
 8003c90:	1939      	adds	r1, r7, r4
 8003c92:	600b      	str	r3, [r1, #0]
	  char* LatT = (char*) buf;
 8003c94:	18bb      	adds	r3, r7, r2
 8003c96:	25a4      	movs	r5, #164	; 0xa4
 8003c98:	00ad      	lsls	r5, r5, #2
 8003c9a:	197a      	adds	r2, r7, r5
 8003c9c:	6013      	str	r3, [r2, #0]
	  LatT = LatT + 30;
 8003c9e:	197b      	adds	r3, r7, r5
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	331e      	adds	r3, #30
 8003ca4:	197a      	adds	r2, r7, r5
 8003ca6:	6013      	str	r3, [r2, #0]

	  HAL_UART_Transmit(&huart1, msg1, 32, 1000);
 8003ca8:	23fa      	movs	r3, #250	; 0xfa
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	2282      	movs	r2, #130	; 0x82
 8003cae:	0092      	lsls	r2, r2, #2
 8003cb0:	18b9      	adds	r1, r7, r2
 8003cb2:	487b      	ldr	r0, [pc, #492]	; (8003ea0 <main+0x434>)
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	f003 fe13 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, LongT, 11, 1000);
 8003cba:	23fa      	movs	r3, #250	; 0xfa
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	193a      	adds	r2, r7, r4
 8003cc0:	6811      	ldr	r1, [r2, #0]
 8003cc2:	4877      	ldr	r0, [pc, #476]	; (8003ea0 <main+0x434>)
 8003cc4:	220b      	movs	r2, #11
 8003cc6:	f003 fe0b 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, msg2, 32, 1000);
 8003cca:	23fa      	movs	r3, #250	; 0xfa
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	22f4      	movs	r2, #244	; 0xf4
 8003cd0:	0052      	lsls	r2, r2, #1
 8003cd2:	18b9      	adds	r1, r7, r2
 8003cd4:	4872      	ldr	r0, [pc, #456]	; (8003ea0 <main+0x434>)
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f003 fe02 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, LatT, 12, 1000);
 8003cdc:	23fa      	movs	r3, #250	; 0xfa
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	197a      	adds	r2, r7, r5
 8003ce2:	6811      	ldr	r1, [r2, #0]
 8003ce4:	486e      	ldr	r0, [pc, #440]	; (8003ea0 <main+0x434>)
 8003ce6:	220c      	movs	r2, #12
 8003ce8:	f003 fdfa 	bl	80078e0 <HAL_UART_Transmit>

	  //------------------------------------------------------------BMP180
	  get_BMP180Readings(&BMP_TempC, &BMP_Pressure, &BMP_Alt);
 8003cec:	25d8      	movs	r5, #216	; 0xd8
 8003cee:	006d      	lsls	r5, r5, #1
 8003cf0:	197a      	adds	r2, r7, r5
 8003cf2:	26d6      	movs	r6, #214	; 0xd6
 8003cf4:	0076      	lsls	r6, r6, #1
 8003cf6:	19b9      	adds	r1, r7, r6
 8003cf8:	23da      	movs	r3, #218	; 0xda
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f000 fb54 	bl	80043ac <get_BMP180Readings>
	  //------------------------------------------------------------DHT22
	  get_DHT22Readings(&DHT_TempC, &DHT_Hum, thp, temphumsum);
 8003d04:	22f8      	movs	r2, #248	; 0xf8
 8003d06:	18bb      	adds	r3, r7, r2
 8003d08:	1c7a      	adds	r2, r7, #1
 8003d0a:	32ff      	adds	r2, #255	; 0xff
 8003d0c:	2184      	movs	r1, #132	; 0x84
 8003d0e:	0049      	lsls	r1, r1, #1
 8003d10:	1879      	adds	r1, r7, r1
 8003d12:	2086      	movs	r0, #134	; 0x86
 8003d14:	0040      	lsls	r0, r0, #1
 8003d16:	1838      	adds	r0, r7, r0
 8003d18:	f000 fb68 	bl	80043ec <get_DHT22Readings>
	  //------------------------------------------------------------DS18B20
	  get_DS18B20Readings(&thp[4], DS18B20_tempArr, &DS18B20_T, &internalTemp);
 8003d1c:	2284      	movs	r2, #132	; 0x84
 8003d1e:	18bc      	adds	r4, r7, r2
 8003d20:	238a      	movs	r3, #138	; 0x8a
 8003d22:	18fa      	adds	r2, r7, r3
 8003d24:	238c      	movs	r3, #140	; 0x8c
 8003d26:	18f9      	adds	r1, r7, r3
 8003d28:	1c7b      	adds	r3, r7, #1
 8003d2a:	33ff      	adds	r3, #255	; 0xff
 8003d2c:	1d18      	adds	r0, r3, #4
 8003d2e:	0023      	movs	r3, r4
 8003d30:	f000 fbf0 	bl	8004514 <get_DS18B20Readings>
	  //------------------------------------------------------------LDR
	  get_LDRReadings(&sConfig, &voltage, &light);
 8003d34:	244e      	movs	r4, #78	; 0x4e
 8003d36:	193a      	adds	r2, r7, r4
 8003d38:	2448      	movs	r4, #72	; 0x48
 8003d3a:	1939      	adds	r1, r7, r4
 8003d3c:	2440      	movs	r4, #64	; 0x40
 8003d3e:	193b      	adds	r3, r7, r4
 8003d40:	0018      	movs	r0, r3
 8003d42:	f000 fc59 	bl	80045f8 <get_LDRReadings>
	  //-----------------------------------------------------------moisture
	  get_moistureReadings(&sConfig2, &moisture);
 8003d46:	243e      	movs	r4, #62	; 0x3e
 8003d48:	193a      	adds	r2, r7, r4
 8003d4a:	1d3b      	adds	r3, r7, #4
 8003d4c:	0011      	movs	r1, r2
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f000 fc9e 	bl	8004690 <get_moistureReadings>

	  //------------------------------------------------------------------float to string
	  sprintf(BMP180_PressBuffer, "%.1f", BMP_Pressure);
 8003d54:	19bc      	adds	r4, r7, r6
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	1c18      	adds	r0, r3, #0
 8003d5a:	f7fe ff33 	bl	8002bc4 <__aeabi_f2d>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	000b      	movs	r3, r1
 8003d62:	4950      	ldr	r1, [pc, #320]	; (8003ea4 <main+0x438>)
 8003d64:	24bc      	movs	r4, #188	; 0xbc
 8003d66:	0064      	lsls	r4, r4, #1
 8003d68:	1938      	adds	r0, r7, r4
 8003d6a:	f005 f879 	bl	8008e60 <siprintf>
	  sprintf(BMP180_AltBuffer, "%.1f", BMP_Alt);
 8003d6e:	197c      	adds	r4, r7, r5
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	1c18      	adds	r0, r3, #0
 8003d74:	f7fe ff26 	bl	8002bc4 <__aeabi_f2d>
 8003d78:	0002      	movs	r2, r0
 8003d7a:	000b      	movs	r3, r1
 8003d7c:	4949      	ldr	r1, [pc, #292]	; (8003ea4 <main+0x438>)
 8003d7e:	25a2      	movs	r5, #162	; 0xa2
 8003d80:	006d      	lsls	r5, r5, #1
 8003d82:	1978      	adds	r0, r7, r5
 8003d84:	f005 f86c 	bl	8008e60 <siprintf>
	  sprintf(BMP180_TempBuffer, "%.1f", BMP_TempC);
 8003d88:	23da      	movs	r3, #218	; 0xda
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	18fb      	adds	r3, r7, r3
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	1c18      	adds	r0, r3, #0
 8003d92:	f7fe ff17 	bl	8002bc4 <__aeabi_f2d>
 8003d96:	0002      	movs	r2, r0
 8003d98:	000b      	movs	r3, r1
 8003d9a:	4942      	ldr	r1, [pc, #264]	; (8003ea4 <main+0x438>)
 8003d9c:	2488      	movs	r4, #136	; 0x88
 8003d9e:	0064      	lsls	r4, r4, #1
 8003da0:	1938      	adds	r0, r7, r4
 8003da2:	f005 f85d 	bl	8008e60 <siprintf>
	  sprintf(DHT22_TempBuffer, "%.1f", DHT_TempC);
 8003da6:	2086      	movs	r0, #134	; 0x86
 8003da8:	0040      	lsls	r0, r0, #1
 8003daa:	183b      	adds	r3, r7, r0
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	1c18      	adds	r0, r3, #0
 8003db0:	f7fe ff08 	bl	8002bc4 <__aeabi_f2d>
 8003db4:	0002      	movs	r2, r0
 8003db6:	000b      	movs	r3, r1
 8003db8:	493a      	ldr	r1, [pc, #232]	; (8003ea4 <main+0x438>)
 8003dba:	24c4      	movs	r4, #196	; 0xc4
 8003dbc:	1938      	adds	r0, r7, r4
 8003dbe:	f005 f84f 	bl	8008e60 <siprintf>
	  sprintf(DHT22_HumBuffer, "%.1f", DHT_Hum);
 8003dc2:	2184      	movs	r1, #132	; 0x84
 8003dc4:	0049      	lsls	r1, r1, #1
 8003dc6:	187b      	adds	r3, r7, r1
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	1c18      	adds	r0, r3, #0
 8003dcc:	f7fe fefa 	bl	8002bc4 <__aeabi_f2d>
 8003dd0:	0002      	movs	r2, r0
 8003dd2:	000b      	movs	r3, r1
 8003dd4:	4933      	ldr	r1, [pc, #204]	; (8003ea4 <main+0x438>)
 8003dd6:	2690      	movs	r6, #144	; 0x90
 8003dd8:	19b8      	adds	r0, r7, r6
 8003dda:	f005 f841 	bl	8008e60 <siprintf>
	  sprintf(DS18B20_TempBuffer, "%.1f", internalTemp);
 8003dde:	2284      	movs	r2, #132	; 0x84
 8003de0:	18bb      	adds	r3, r7, r2
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	1c18      	adds	r0, r3, #0
 8003de6:	f7fe feed 	bl	8002bc4 <__aeabi_f2d>
 8003dea:	0002      	movs	r2, r0
 8003dec:	000b      	movs	r3, r1
 8003dee:	492d      	ldr	r1, [pc, #180]	; (8003ea4 <main+0x438>)
 8003df0:	2050      	movs	r0, #80	; 0x50
 8003df2:	1838      	adds	r0, r7, r0
 8003df4:	f005 f834 	bl	8008e60 <siprintf>
	  sprintf(moistbuffer, "%hu\r\n", moisture);
 8003df8:	4b25      	ldr	r3, [pc, #148]	; (8003e90 <main+0x424>)
 8003dfa:	22a6      	movs	r2, #166	; 0xa6
 8003dfc:	0092      	lsls	r2, r2, #2
 8003dfe:	4694      	mov	ip, r2
 8003e00:	44bc      	add	ip, r7
 8003e02:	4463      	add	r3, ip
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	001a      	movs	r2, r3
 8003e08:	4927      	ldr	r1, [pc, #156]	; (8003ea8 <main+0x43c>)
 8003e0a:	230c      	movs	r3, #12
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f005 f826 	bl	8008e60 <siprintf>
	  //BMP180 - alt -> A
	  //BMP180 - pres -> P
	  //Moisture -> M
	  //close -> #
	  //-----------------------------------------------------------------------------message frame - head
	  HAL_UART_Transmit(&huart4, (uint8_t*)"@", strlen("@"), HAL_MAX_DELAY);
 8003e14:	2301      	movs	r3, #1
 8003e16:	425b      	negs	r3, r3
 8003e18:	4924      	ldr	r1, [pc, #144]	; (8003eac <main+0x440>)
 8003e1a:	4825      	ldr	r0, [pc, #148]	; (8003eb0 <main+0x444>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f003 fd5f 	bl	80078e0 <HAL_UART_Transmit>
	  //-------------------------------------------------------------------------------------hardcoded ID
	  HAL_UART_Transmit(&huart4, (uint8_t*)"N3", strlen("N3"), HAL_MAX_DELAY);
 8003e22:	2301      	movs	r3, #1
 8003e24:	425b      	negs	r3, r3
 8003e26:	4923      	ldr	r1, [pc, #140]	; (8003eb4 <main+0x448>)
 8003e28:	4821      	ldr	r0, [pc, #132]	; (8003eb0 <main+0x444>)
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f003 fd58 	bl	80078e0 <HAL_UART_Transmit>
	  //--------------------------------------------------------------------------------------------DHT22
	  //------------------------------------------------------------------------------temp
	  HAL_UART_Transmit(&huart4, (uint8_t*)DHT22_TempBuffer, strlen(DHT22_TempBuffer), HAL_MAX_DELAY);
 8003e30:	193b      	adds	r3, r7, r4
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7fc f968 	bl	8000108 <strlen>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	425b      	negs	r3, r3
 8003e40:	1939      	adds	r1, r7, r4
 8003e42:	481b      	ldr	r0, [pc, #108]	; (8003eb0 <main+0x444>)
 8003e44:	f003 fd4c 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"T", strlen("T"), HAL_MAX_DELAY);
 8003e48:	2301      	movs	r3, #1
 8003e4a:	425b      	negs	r3, r3
 8003e4c:	491a      	ldr	r1, [pc, #104]	; (8003eb8 <main+0x44c>)
 8003e4e:	4818      	ldr	r0, [pc, #96]	; (8003eb0 <main+0x444>)
 8003e50:	2201      	movs	r2, #1
 8003e52:	f003 fd45 	bl	80078e0 <HAL_UART_Transmit>
	  //-----------------------------------------------------------------------------humidity
	  HAL_UART_Transmit(&huart4, (uint8_t*)DHT22_HumBuffer, strlen(DHT22_HumBuffer), HAL_MAX_DELAY);
 8003e56:	19bb      	adds	r3, r7, r6
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f7fc f955 	bl	8000108 <strlen>
 8003e5e:	0003      	movs	r3, r0
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	e02b      	b.n	8003ebc <main+0x450>
 8003e64:	fffffd64 	.word	0xfffffd64
 8003e68:	0800c340 	.word	0x0800c340
 8003e6c:	0800c360 	.word	0x0800c360
 8003e70:	0800c380 	.word	0x0800c380
 8003e74:	0800c3a0 	.word	0x0800c3a0
 8003e78:	fffffe68 	.word	0xfffffe68
 8003e7c:	0800c3d0 	.word	0x0800c3d0
 8003e80:	fffffe60 	.word	0xfffffe60
 8003e84:	fffffdf4 	.word	0xfffffdf4
 8003e88:	fffffdb6 	.word	0xfffffdb6
 8003e8c:	fffffda8 	.word	0xfffffda8
 8003e90:	fffffda6 	.word	0xfffffda6
 8003e94:	fffffd6c 	.word	0xfffffd6c
 8003e98:	34002000 	.word	0x34002000
 8003e9c:	200003b0 	.word	0x200003b0
 8003ea0:	200002a8 	.word	0x200002a8
 8003ea4:	0800c314 	.word	0x0800c314
 8003ea8:	0800c31c 	.word	0x0800c31c
 8003eac:	0800c324 	.word	0x0800c324
 8003eb0:	2000032c 	.word	0x2000032c
 8003eb4:	0800c328 	.word	0x0800c328
 8003eb8:	0800c32c 	.word	0x0800c32c
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	425b      	negs	r3, r3
 8003ec0:	19b9      	adds	r1, r7, r6
 8003ec2:	481f      	ldr	r0, [pc, #124]	; (8003f40 <main+0x4d4>)
 8003ec4:	f003 fd0c 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"H", strlen("H"), HAL_MAX_DELAY);
 8003ec8:	2301      	movs	r3, #1
 8003eca:	425b      	negs	r3, r3
 8003ecc:	491d      	ldr	r1, [pc, #116]	; (8003f44 <main+0x4d8>)
 8003ece:	481c      	ldr	r0, [pc, #112]	; (8003f40 <main+0x4d4>)
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f003 fd05 	bl	80078e0 <HAL_UART_Transmit>
	  //------------------------------------------------------------------------------------------DS18B20
	  HAL_UART_Transmit(&huart4, (uint8_t*)DS18B20_TempBuffer, strlen(DHT22_TempBuffer), HAL_MAX_DELAY);
 8003ed6:	193b      	adds	r3, r7, r4
 8003ed8:	0018      	movs	r0, r3
 8003eda:	f7fc f915 	bl	8000108 <strlen>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	425b      	negs	r3, r3
 8003ee6:	2050      	movs	r0, #80	; 0x50
 8003ee8:	1839      	adds	r1, r7, r0
 8003eea:	4815      	ldr	r0, [pc, #84]	; (8003f40 <main+0x4d4>)
 8003eec:	f003 fcf8 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"S", strlen("S"), HAL_MAX_DELAY);
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	425b      	negs	r3, r3
 8003ef4:	4914      	ldr	r1, [pc, #80]	; (8003f48 <main+0x4dc>)
 8003ef6:	4812      	ldr	r0, [pc, #72]	; (8003f40 <main+0x4d4>)
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f003 fcf1 	bl	80078e0 <HAL_UART_Transmit>
	  //------------------------------------------------------------------------------------------BMP180
	  //-----------------------------------------altitude
	  HAL_UART_Transmit(&huart4, (uint8_t*)BMP180_AltBuffer, strlen(BMP180_AltBuffer), HAL_MAX_DELAY);
 8003efe:	197b      	adds	r3, r7, r5
 8003f00:	0018      	movs	r0, r3
 8003f02:	f7fc f901 	bl	8000108 <strlen>
 8003f06:	0003      	movs	r3, r0
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	425b      	negs	r3, r3
 8003f0e:	1979      	adds	r1, r7, r5
 8003f10:	480b      	ldr	r0, [pc, #44]	; (8003f40 <main+0x4d4>)
 8003f12:	f003 fce5 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"A", strlen("A"), HAL_MAX_DELAY);
 8003f16:	2301      	movs	r3, #1
 8003f18:	425b      	negs	r3, r3
 8003f1a:	490c      	ldr	r1, [pc, #48]	; (8003f4c <main+0x4e0>)
 8003f1c:	4808      	ldr	r0, [pc, #32]	; (8003f40 <main+0x4d4>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f003 fcde 	bl	80078e0 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"P", strlen("P"), HAL_MAX_DELAY);
	  //------------------------------------------------------------------------------------------moisture
	  HAL_UART_Transmit(&huart4, (uint8_t*)moistbuffer, strlen(moistbuffer), HAL_MAX_DELAY);
	  HAL_UART_Transmit(&huart4, (uint8_t*)"M", strlen("M"), HAL_MAX_DELAY);*/
	  //-------------------------------------------------------------------------------message frame - tail
	  HAL_UART_Transmit(&huart4, (uint8_t*)"#", strlen("#"), HAL_MAX_DELAY);
 8003f24:	2301      	movs	r3, #1
 8003f26:	425b      	negs	r3, r3
 8003f28:	4909      	ldr	r1, [pc, #36]	; (8003f50 <main+0x4e4>)
 8003f2a:	4805      	ldr	r0, [pc, #20]	; (8003f40 <main+0x4d4>)
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f003 fcd7 	bl	80078e0 <HAL_UART_Transmit>



	  HAL_Delay(500);
 8003f32:	23fa      	movs	r3, #250	; 0xfa
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	0018      	movs	r0, r3
 8003f38:	f000 fe8c 	bl	8004c54 <HAL_Delay>
  {
 8003f3c:	e683      	b.n	8003c46 <main+0x1da>
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	2000032c 	.word	0x2000032c
 8003f44:	0800c330 	.word	0x0800c330
 8003f48:	0800c334 	.word	0x0800c334
 8003f4c:	0800c338 	.word	0x0800c338
 8003f50:	0800c33c 	.word	0x0800c33c

08003f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f54:	b590      	push	{r4, r7, lr}
 8003f56:	b09d      	sub	sp, #116	; 0x74
 8003f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f5a:	2438      	movs	r4, #56	; 0x38
 8003f5c:	193b      	adds	r3, r7, r4
 8003f5e:	0018      	movs	r0, r3
 8003f60:	2338      	movs	r3, #56	; 0x38
 8003f62:	001a      	movs	r2, r3
 8003f64:	2100      	movs	r1, #0
 8003f66:	f004 faf9 	bl	800855c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f6a:	2324      	movs	r3, #36	; 0x24
 8003f6c:	18fb      	adds	r3, r7, r3
 8003f6e:	0018      	movs	r0, r3
 8003f70:	2314      	movs	r3, #20
 8003f72:	001a      	movs	r2, r3
 8003f74:	2100      	movs	r1, #0
 8003f76:	f004 faf1 	bl	800855c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f7a:	003b      	movs	r3, r7
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	2324      	movs	r3, #36	; 0x24
 8003f80:	001a      	movs	r2, r3
 8003f82:	2100      	movs	r1, #0
 8003f84:	f004 faea 	bl	800855c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f88:	4b2b      	ldr	r3, [pc, #172]	; (8004038 <SystemClock_Config+0xe4>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a2b      	ldr	r2, [pc, #172]	; (800403c <SystemClock_Config+0xe8>)
 8003f8e:	401a      	ands	r2, r3
 8003f90:	4b29      	ldr	r3, [pc, #164]	; (8004038 <SystemClock_Config+0xe4>)
 8003f92:	2180      	movs	r1, #128	; 0x80
 8003f94:	0109      	lsls	r1, r1, #4
 8003f96:	430a      	orrs	r2, r1
 8003f98:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f9a:	0021      	movs	r1, r4
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003fa2:	187b      	adds	r3, r7, r1
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fa8:	187b      	adds	r3, r7, r1
 8003faa:	2210      	movs	r2, #16
 8003fac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fae:	187b      	adds	r3, r7, r1
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003fb4:	187b      	adds	r3, r7, r1
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	2280      	movs	r2, #128	; 0x80
 8003fbe:	02d2      	lsls	r2, r2, #11
 8003fc0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003fc2:	187b      	adds	r3, r7, r1
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	03d2      	lsls	r2, r2, #15
 8003fc8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fca:	187b      	adds	r3, r7, r1
 8003fcc:	0018      	movs	r0, r3
 8003fce:	f002 fa31 	bl	8006434 <HAL_RCC_OscConfig>
 8003fd2:	1e03      	subs	r3, r0, #0
 8003fd4:	d001      	beq.n	8003fda <SystemClock_Config+0x86>
  {
    Error_Handler();
 8003fd6:	f000 fb83 	bl	80046e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fda:	2124      	movs	r1, #36	; 0x24
 8003fdc:	187b      	adds	r3, r7, r1
 8003fde:	220f      	movs	r2, #15
 8003fe0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003fe2:	187b      	adds	r3, r7, r1
 8003fe4:	2203      	movs	r2, #3
 8003fe6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fe8:	187b      	adds	r3, r7, r1
 8003fea:	2200      	movs	r2, #0
 8003fec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003fee:	187b      	adds	r3, r7, r1
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003ff4:	187b      	adds	r3, r7, r1
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003ffa:	187b      	adds	r3, r7, r1
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	0018      	movs	r0, r3
 8004000:	f002 fdec 	bl	8006bdc <HAL_RCC_ClockConfig>
 8004004:	1e03      	subs	r3, r0, #0
 8004006:	d001      	beq.n	800400c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8004008:	f000 fb6a 	bl	80046e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800400c:	003b      	movs	r3, r7
 800400e:	2209      	movs	r2, #9
 8004010:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004012:	003b      	movs	r3, r7
 8004014:	2200      	movs	r2, #0
 8004016:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004018:	003b      	movs	r3, r7
 800401a:	2200      	movs	r2, #0
 800401c:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800401e:	003b      	movs	r3, r7
 8004020:	0018      	movs	r0, r3
 8004022:	f002 ffff 	bl	8007024 <HAL_RCCEx_PeriphCLKConfig>
 8004026:	1e03      	subs	r3, r0, #0
 8004028:	d001      	beq.n	800402e <SystemClock_Config+0xda>
  {
    Error_Handler();
 800402a:	f000 fb59 	bl	80046e0 <Error_Handler>
  }
}
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	46bd      	mov	sp, r7
 8004032:	b01d      	add	sp, #116	; 0x74
 8004034:	bd90      	pop	{r4, r7, pc}
 8004036:	46c0      	nop			; (mov r8, r8)
 8004038:	40007000 	.word	0x40007000
 800403c:	ffffe7ff 	.word	0xffffe7ff

08004040 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004046:	003b      	movs	r3, r7
 8004048:	0018      	movs	r0, r3
 800404a:	2308      	movs	r3, #8
 800404c:	001a      	movs	r2, r3
 800404e:	2100      	movs	r1, #0
 8004050:	f004 fa84 	bl	800855c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8004054:	4b30      	ldr	r3, [pc, #192]	; (8004118 <MX_ADC_Init+0xd8>)
 8004056:	4a31      	ldr	r2, [pc, #196]	; (800411c <MX_ADC_Init+0xdc>)
 8004058:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800405a:	4b2f      	ldr	r3, [pc, #188]	; (8004118 <MX_ADC_Init+0xd8>)
 800405c:	2200      	movs	r2, #0
 800405e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004060:	4b2d      	ldr	r3, [pc, #180]	; (8004118 <MX_ADC_Init+0xd8>)
 8004062:	2280      	movs	r2, #128	; 0x80
 8004064:	05d2      	lsls	r2, r2, #23
 8004066:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004068:	4b2b      	ldr	r3, [pc, #172]	; (8004118 <MX_ADC_Init+0xd8>)
 800406a:	2200      	movs	r2, #0
 800406c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800406e:	4b2a      	ldr	r3, [pc, #168]	; (8004118 <MX_ADC_Init+0xd8>)
 8004070:	2200      	movs	r2, #0
 8004072:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004074:	4b28      	ldr	r3, [pc, #160]	; (8004118 <MX_ADC_Init+0xd8>)
 8004076:	2201      	movs	r2, #1
 8004078:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800407a:	4b27      	ldr	r3, [pc, #156]	; (8004118 <MX_ADC_Init+0xd8>)
 800407c:	2200      	movs	r2, #0
 800407e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8004080:	4b25      	ldr	r3, [pc, #148]	; (8004118 <MX_ADC_Init+0xd8>)
 8004082:	2220      	movs	r2, #32
 8004084:	2100      	movs	r1, #0
 8004086:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8004088:	4b23      	ldr	r3, [pc, #140]	; (8004118 <MX_ADC_Init+0xd8>)
 800408a:	2221      	movs	r2, #33	; 0x21
 800408c:	2100      	movs	r1, #0
 800408e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004090:	4b21      	ldr	r3, [pc, #132]	; (8004118 <MX_ADC_Init+0xd8>)
 8004092:	2200      	movs	r2, #0
 8004094:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004096:	4b20      	ldr	r3, [pc, #128]	; (8004118 <MX_ADC_Init+0xd8>)
 8004098:	22c2      	movs	r2, #194	; 0xc2
 800409a:	32ff      	adds	r2, #255	; 0xff
 800409c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800409e:	4b1e      	ldr	r3, [pc, #120]	; (8004118 <MX_ADC_Init+0xd8>)
 80040a0:	222c      	movs	r2, #44	; 0x2c
 80040a2:	2100      	movs	r1, #0
 80040a4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80040a6:	4b1c      	ldr	r3, [pc, #112]	; (8004118 <MX_ADC_Init+0xd8>)
 80040a8:	2204      	movs	r2, #4
 80040aa:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80040ac:	4b1a      	ldr	r3, [pc, #104]	; (8004118 <MX_ADC_Init+0xd8>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80040b2:	4b19      	ldr	r3, [pc, #100]	; (8004118 <MX_ADC_Init+0xd8>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80040b8:	4b17      	ldr	r3, [pc, #92]	; (8004118 <MX_ADC_Init+0xd8>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80040be:	4b16      	ldr	r3, [pc, #88]	; (8004118 <MX_ADC_Init+0xd8>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80040c4:	4b14      	ldr	r3, [pc, #80]	; (8004118 <MX_ADC_Init+0xd8>)
 80040c6:	0018      	movs	r0, r3
 80040c8:	f000 fde8 	bl	8004c9c <HAL_ADC_Init>
 80040cc:	1e03      	subs	r3, r0, #0
 80040ce:	d001      	beq.n	80040d4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80040d0:	f000 fb06 	bl	80046e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80040d4:	003b      	movs	r3, r7
 80040d6:	2201      	movs	r2, #1
 80040d8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80040da:	003b      	movs	r3, r7
 80040dc:	2280      	movs	r2, #128	; 0x80
 80040de:	0152      	lsls	r2, r2, #5
 80040e0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80040e2:	003a      	movs	r2, r7
 80040e4:	4b0c      	ldr	r3, [pc, #48]	; (8004118 <MX_ADC_Init+0xd8>)
 80040e6:	0011      	movs	r1, r2
 80040e8:	0018      	movs	r0, r3
 80040ea:	f001 f847 	bl	800517c <HAL_ADC_ConfigChannel>
 80040ee:	1e03      	subs	r3, r0, #0
 80040f0:	d001      	beq.n	80040f6 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80040f2:	f000 faf5 	bl	80046e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80040f6:	003b      	movs	r3, r7
 80040f8:	4a09      	ldr	r2, [pc, #36]	; (8004120 <MX_ADC_Init+0xe0>)
 80040fa:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80040fc:	003a      	movs	r2, r7
 80040fe:	4b06      	ldr	r3, [pc, #24]	; (8004118 <MX_ADC_Init+0xd8>)
 8004100:	0011      	movs	r1, r2
 8004102:	0018      	movs	r0, r3
 8004104:	f001 f83a 	bl	800517c <HAL_ADC_ConfigChannel>
 8004108:	1e03      	subs	r3, r0, #0
 800410a:	d001      	beq.n	8004110 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 800410c:	f000 fae8 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8004110:	46c0      	nop			; (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	b002      	add	sp, #8
 8004116:	bd80      	pop	{r7, pc}
 8004118:	200003f0 	.word	0x200003f0
 800411c:	40012400 	.word	0x40012400
 8004120:	34002000 	.word	0x34002000

08004124 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004128:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <MX_I2C1_Init+0x74>)
 800412a:	4a1c      	ldr	r2, [pc, #112]	; (800419c <MX_I2C1_Init+0x78>)
 800412c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800412e:	4b1a      	ldr	r3, [pc, #104]	; (8004198 <MX_I2C1_Init+0x74>)
 8004130:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <MX_I2C1_Init+0x7c>)
 8004132:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004134:	4b18      	ldr	r3, [pc, #96]	; (8004198 <MX_I2C1_Init+0x74>)
 8004136:	2200      	movs	r2, #0
 8004138:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800413a:	4b17      	ldr	r3, [pc, #92]	; (8004198 <MX_I2C1_Init+0x74>)
 800413c:	2201      	movs	r2, #1
 800413e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004140:	4b15      	ldr	r3, [pc, #84]	; (8004198 <MX_I2C1_Init+0x74>)
 8004142:	2200      	movs	r2, #0
 8004144:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004146:	4b14      	ldr	r3, [pc, #80]	; (8004198 <MX_I2C1_Init+0x74>)
 8004148:	2200      	movs	r2, #0
 800414a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800414c:	4b12      	ldr	r3, [pc, #72]	; (8004198 <MX_I2C1_Init+0x74>)
 800414e:	2200      	movs	r2, #0
 8004150:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004152:	4b11      	ldr	r3, [pc, #68]	; (8004198 <MX_I2C1_Init+0x74>)
 8004154:	2200      	movs	r2, #0
 8004156:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004158:	4b0f      	ldr	r3, [pc, #60]	; (8004198 <MX_I2C1_Init+0x74>)
 800415a:	2200      	movs	r2, #0
 800415c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800415e:	4b0e      	ldr	r3, [pc, #56]	; (8004198 <MX_I2C1_Init+0x74>)
 8004160:	0018      	movs	r0, r3
 8004162:	f001 fb85 	bl	8005870 <HAL_I2C_Init>
 8004166:	1e03      	subs	r3, r0, #0
 8004168:	d001      	beq.n	800416e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800416a:	f000 fab9 	bl	80046e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <MX_I2C1_Init+0x74>)
 8004170:	2100      	movs	r1, #0
 8004172:	0018      	movs	r0, r3
 8004174:	f002 f8c6 	bl	8006304 <HAL_I2CEx_ConfigAnalogFilter>
 8004178:	1e03      	subs	r3, r0, #0
 800417a:	d001      	beq.n	8004180 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800417c:	f000 fab0 	bl	80046e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004180:	4b05      	ldr	r3, [pc, #20]	; (8004198 <MX_I2C1_Init+0x74>)
 8004182:	2100      	movs	r1, #0
 8004184:	0018      	movs	r0, r3
 8004186:	f002 f909 	bl	800639c <HAL_I2CEx_ConfigDigitalFilter>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d001      	beq.n	8004192 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800418e:	f000 faa7 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	2000025c 	.word	0x2000025c
 800419c:	40005400 	.word	0x40005400
 80041a0:	00707cbb 	.word	0x00707cbb

080041a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041aa:	2308      	movs	r3, #8
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	0018      	movs	r0, r3
 80041b0:	2310      	movs	r3, #16
 80041b2:	001a      	movs	r2, r3
 80041b4:	2100      	movs	r1, #0
 80041b6:	f004 f9d1 	bl	800855c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041ba:	003b      	movs	r3, r7
 80041bc:	0018      	movs	r0, r3
 80041be:	2308      	movs	r3, #8
 80041c0:	001a      	movs	r2, r3
 80041c2:	2100      	movs	r1, #0
 80041c4:	f004 f9ca 	bl	800855c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80041c8:	4b1e      	ldr	r3, [pc, #120]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041ca:	2280      	movs	r2, #128	; 0x80
 80041cc:	05d2      	lsls	r2, r2, #23
 80041ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24;
 80041d0:	4b1c      	ldr	r3, [pc, #112]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041d2:	2218      	movs	r2, #24
 80041d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041d6:	4b1b      	ldr	r3, [pc, #108]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041d8:	2200      	movs	r2, #0
 80041da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80041dc:	4b19      	ldr	r3, [pc, #100]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041de:	4a1a      	ldr	r2, [pc, #104]	; (8004248 <MX_TIM2_Init+0xa4>)
 80041e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041e2:	4b18      	ldr	r3, [pc, #96]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041e8:	4b16      	ldr	r3, [pc, #88]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041ee:	4b15      	ldr	r3, [pc, #84]	; (8004244 <MX_TIM2_Init+0xa0>)
 80041f0:	0018      	movs	r0, r3
 80041f2:	f003 f86d 	bl	80072d0 <HAL_TIM_Base_Init>
 80041f6:	1e03      	subs	r3, r0, #0
 80041f8:	d001      	beq.n	80041fe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80041fa:	f000 fa71 	bl	80046e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041fe:	2108      	movs	r1, #8
 8004200:	187b      	adds	r3, r7, r1
 8004202:	2280      	movs	r2, #128	; 0x80
 8004204:	0152      	lsls	r2, r2, #5
 8004206:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004208:	187a      	adds	r2, r7, r1
 800420a:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <MX_TIM2_Init+0xa0>)
 800420c:	0011      	movs	r1, r2
 800420e:	0018      	movs	r0, r3
 8004210:	f003 f8e8 	bl	80073e4 <HAL_TIM_ConfigClockSource>
 8004214:	1e03      	subs	r3, r0, #0
 8004216:	d001      	beq.n	800421c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8004218:	f000 fa62 	bl	80046e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800421c:	003b      	movs	r3, r7
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004222:	003b      	movs	r3, r7
 8004224:	2200      	movs	r2, #0
 8004226:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004228:	003a      	movs	r2, r7
 800422a:	4b06      	ldr	r3, [pc, #24]	; (8004244 <MX_TIM2_Init+0xa0>)
 800422c:	0011      	movs	r1, r2
 800422e:	0018      	movs	r0, r3
 8004230:	f003 faa4 	bl	800777c <HAL_TIMEx_MasterConfigSynchronization>
 8004234:	1e03      	subs	r3, r0, #0
 8004236:	d001      	beq.n	800423c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8004238:	f000 fa52 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800423c:	46c0      	nop			; (mov r8, r8)
 800423e:	46bd      	mov	sp, r7
 8004240:	b006      	add	sp, #24
 8004242:	bd80      	pop	{r7, pc}
 8004244:	200003b0 	.word	0x200003b0
 8004248:	0000ffff 	.word	0x0000ffff

0800424c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004250:	4b14      	ldr	r3, [pc, #80]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004252:	4a15      	ldr	r2, [pc, #84]	; (80042a8 <MX_USART1_UART_Init+0x5c>)
 8004254:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004256:	4b13      	ldr	r3, [pc, #76]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004258:	2296      	movs	r2, #150	; 0x96
 800425a:	0192      	lsls	r2, r2, #6
 800425c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800425e:	4b11      	ldr	r3, [pc, #68]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004260:	2200      	movs	r2, #0
 8004262:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004264:	4b0f      	ldr	r3, [pc, #60]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004266:	2200      	movs	r2, #0
 8004268:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800426a:	4b0e      	ldr	r3, [pc, #56]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 800426c:	2200      	movs	r2, #0
 800426e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004270:	4b0c      	ldr	r3, [pc, #48]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004272:	220c      	movs	r2, #12
 8004274:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004276:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004278:	2200      	movs	r2, #0
 800427a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800427c:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004282:	4b08      	ldr	r3, [pc, #32]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004284:	2200      	movs	r2, #0
 8004286:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004288:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 800428a:	2200      	movs	r2, #0
 800428c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <MX_USART1_UART_Init+0x58>)
 8004290:	0018      	movs	r0, r3
 8004292:	f003 fad1 	bl	8007838 <HAL_UART_Init>
 8004296:	1e03      	subs	r3, r0, #0
 8004298:	d001      	beq.n	800429e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800429a:	f000 fa21 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	200002a8 	.word	0x200002a8
 80042a8:	40013800 	.word	0x40013800

080042ac <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 80042b0:	4b14      	ldr	r3, [pc, #80]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042b2:	4a15      	ldr	r2, [pc, #84]	; (8004308 <MX_USART4_UART_Init+0x5c>)
 80042b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80042b6:	4b13      	ldr	r3, [pc, #76]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042b8:	2296      	movs	r2, #150	; 0x96
 80042ba:	0192      	lsls	r2, r2, #6
 80042bc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80042be:	4b11      	ldr	r3, [pc, #68]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80042ca:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80042d0:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042d2:	220c      	movs	r2, #12
 80042d4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042d6:	4b0b      	ldr	r3, [pc, #44]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042d8:	2200      	movs	r2, #0
 80042da:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80042dc:	4b09      	ldr	r3, [pc, #36]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042de:	2200      	movs	r2, #0
 80042e0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80042e2:	4b08      	ldr	r3, [pc, #32]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80042e8:	4b06      	ldr	r3, [pc, #24]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80042ee:	4b05      	ldr	r3, [pc, #20]	; (8004304 <MX_USART4_UART_Init+0x58>)
 80042f0:	0018      	movs	r0, r3
 80042f2:	f003 faa1 	bl	8007838 <HAL_UART_Init>
 80042f6:	1e03      	subs	r3, r0, #0
 80042f8:	d001      	beq.n	80042fe <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 80042fa:	f000 f9f1 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	2000032c 	.word	0x2000032c
 8004308:	40004c00 	.word	0x40004c00

0800430c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b089      	sub	sp, #36	; 0x24
 8004310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004312:	240c      	movs	r4, #12
 8004314:	193b      	adds	r3, r7, r4
 8004316:	0018      	movs	r0, r3
 8004318:	2314      	movs	r3, #20
 800431a:	001a      	movs	r2, r3
 800431c:	2100      	movs	r1, #0
 800431e:	f004 f91d 	bl	800855c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004322:	4b20      	ldr	r3, [pc, #128]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004326:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004328:	2104      	movs	r1, #4
 800432a:	430a      	orrs	r2, r1
 800432c:	62da      	str	r2, [r3, #44]	; 0x2c
 800432e:	4b1d      	ldr	r3, [pc, #116]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	2204      	movs	r2, #4
 8004334:	4013      	ands	r3, r2
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800433a:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <MX_GPIO_Init+0x98>)
 800433c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433e:	4b19      	ldr	r3, [pc, #100]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004340:	2101      	movs	r1, #1
 8004342:	430a      	orrs	r2, r1
 8004344:	62da      	str	r2, [r3, #44]	; 0x2c
 8004346:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	2201      	movs	r2, #1
 800434c:	4013      	ands	r3, r2
 800434e:	607b      	str	r3, [r7, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004352:	4b14      	ldr	r3, [pc, #80]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004356:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004358:	2102      	movs	r1, #2
 800435a:	430a      	orrs	r2, r1
 800435c:	62da      	str	r2, [r3, #44]	; 0x2c
 800435e:	4b11      	ldr	r3, [pc, #68]	; (80043a4 <MX_GPIO_Init+0x98>)
 8004360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004362:	2202      	movs	r2, #2
 8004364:	4013      	ands	r3, r2
 8004366:	603b      	str	r3, [r7, #0]
 8004368:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800436a:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <MX_GPIO_Init+0x9c>)
 800436c:	2200      	movs	r2, #0
 800436e:	2106      	movs	r1, #6
 8004370:	0018      	movs	r0, r3
 8004372:	f001 fa60 	bl	8005836 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8004376:	0021      	movs	r1, r4
 8004378:	187b      	adds	r3, r7, r1
 800437a:	2206      	movs	r2, #6
 800437c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800437e:	187b      	adds	r3, r7, r1
 8004380:	2201      	movs	r2, #1
 8004382:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004384:	187b      	adds	r3, r7, r1
 8004386:	2200      	movs	r2, #0
 8004388:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800438a:	187b      	adds	r3, r7, r1
 800438c:	2200      	movs	r2, #0
 800438e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004390:	187b      	adds	r3, r7, r1
 8004392:	4a05      	ldr	r2, [pc, #20]	; (80043a8 <MX_GPIO_Init+0x9c>)
 8004394:	0019      	movs	r1, r3
 8004396:	0010      	movs	r0, r2
 8004398:	f001 f8b2 	bl	8005500 <HAL_GPIO_Init>

}
 800439c:	46c0      	nop			; (mov r8, r8)
 800439e:	46bd      	mov	sp, r7
 80043a0:	b009      	add	sp, #36	; 0x24
 80043a2:	bd90      	pop	{r4, r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	50000800 	.word	0x50000800

080043ac <get_BMP180Readings>:

/* USER CODE BEGIN 4 */
void get_BMP180Readings(float *tempPtr, float *pressurePtr, float *altPtr){
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
	*tempPtr = getTemp(); 						//Get Temperature
 80043b8:	f7fe fdea 	bl	8002f90 <getTemp>
 80043bc:	0003      	movs	r3, r0
 80043be:	0018      	movs	r0, r3
 80043c0:	f7fc fdac 	bl	8000f1c <__aeabi_ui2f>
 80043c4:	1c02      	adds	r2, r0, #0
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	601a      	str	r2, [r3, #0]
	//BMP_TempF = ((BMP_TempC * 9) / 5) + 32; 	//Convert to F
	*pressurePtr = getPressure(0); 				//Get Pressure
 80043ca:	2000      	movs	r0, #0
 80043cc:	f7fe fee6 	bl	800319c <getPressure>
 80043d0:	1c02      	adds	r2, r0, #0
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	601a      	str	r2, [r3, #0]
	*altPtr = getAlt(0); 							//Get Altitude
 80043d6:	2000      	movs	r0, #0
 80043d8:	f7ff f904 	bl	80035e4 <getAlt>
 80043dc:	1c02      	adds	r2, r0, #0
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	601a      	str	r2, [r3, #0]
}
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	46bd      	mov	sp, r7
 80043e6:	b004      	add	sp, #16
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <get_DHT22Readings>:
void get_DHT22Readings(float *tempPtr, float *humPtr, uint8_t *u8Arr, uint16_t *u16Arr){
 80043ec:	b590      	push	{r4, r7, lr}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	603b      	str	r3, [r7, #0]
	sensorInit();
 80043fa:	f7ff f971 	bl	80036e0 <sensorInit>
	u8Arr[4] = sensorVerify();
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	1d1c      	adds	r4, r3, #4
 8004402:	f7ff f997 	bl	8003734 <sensorVerify>
 8004406:	0003      	movs	r3, r0
 8004408:	7023      	strb	r3, [r4, #0]
	if(u8Arr[4]) {
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3304      	adds	r3, #4
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d075      	beq.n	8004500 <get_DHT22Readings+0x114>
		u8Arr[2] = sensorRead(); 						//Read Lower 8 Humidity
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	1c9c      	adds	r4, r3, #2
 8004418:	f7ff f9be 	bl	8003798 <sensorRead>
 800441c:	0003      	movs	r3, r0
 800441e:	7023      	strb	r3, [r4, #0]
	  	u8Arr[3] = sensorRead(); 						//Read Upper 8 Humidity
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	1cdc      	adds	r4, r3, #3
 8004424:	f7ff f9b8 	bl	8003798 <sensorRead>
 8004428:	0003      	movs	r3, r0
 800442a:	7023      	strb	r3, [r4, #0]
	  	u8Arr[0] = sensorRead(); 						//Read Lower 8 Temperature
 800442c:	f7ff f9b4 	bl	8003798 <sensorRead>
 8004430:	0003      	movs	r3, r0
 8004432:	001a      	movs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	701a      	strb	r2, [r3, #0]
	  	u8Arr[1] = sensorRead(); 						//Read Upper 8 Temperature
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	1c5c      	adds	r4, r3, #1
 800443c:	f7ff f9ac 	bl	8003798 <sensorRead>
 8004440:	0003      	movs	r3, r0
 8004442:	7023      	strb	r3, [r4, #0]
	  	u16Arr[2] = sensorRead(); 					//Read Checksum
 8004444:	f7ff f9a8 	bl	8003798 <sensorRead>
 8004448:	0003      	movs	r3, r0
 800444a:	001a      	movs	r2, r3
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	3304      	adds	r3, #4
 8004450:	b292      	uxth	r2, r2
 8004452:	801a      	strh	r2, [r3, #0]

	  	u16Arr[0] = ((u8Arr[0] << 8) | u8Arr[1]); 	//Assemble Temperature
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	021b      	lsls	r3, r3, #8
 800445a:	b21a      	sxth	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3301      	adds	r3, #1
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	b21b      	sxth	r3, r3
 8004464:	4313      	orrs	r3, r2
 8004466:	b21b      	sxth	r3, r3
 8004468:	b29a      	uxth	r2, r3
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	801a      	strh	r2, [r3, #0]
	  	u16Arr[1] = ((u8Arr[2] << 8 | u8Arr[3])); 	//Assemble Humidity
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3302      	adds	r3, #2
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	021b      	lsls	r3, r3, #8
 8004476:	b21a      	sxth	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3303      	adds	r3, #3
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	b21b      	sxth	r3, r3
 8004480:	4313      	orrs	r3, r2
 8004482:	b21a      	sxth	r2, r3
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	3302      	adds	r3, #2
 8004488:	b292      	uxth	r2, r2
 800448a:	801a      	strh	r2, [r3, #0]

	  	*tempPtr = (float) (u16Arr[0]/10.0);			//Get Temperature
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	881b      	ldrh	r3, [r3, #0]
 8004490:	0018      	movs	r0, r3
 8004492:	f7fe fb41 	bl	8002b18 <__aeabi_i2d>
 8004496:	2200      	movs	r2, #0
 8004498:	4b1b      	ldr	r3, [pc, #108]	; (8004508 <get_DHT22Readings+0x11c>)
 800449a:	f7fd f8e5 	bl	8001668 <__aeabi_ddiv>
 800449e:	0002      	movs	r2, r0
 80044a0:	000b      	movs	r3, r1
 80044a2:	0010      	movs	r0, r2
 80044a4:	0019      	movs	r1, r3
 80044a6:	f7fe fbd5 	bl	8002c54 <__aeabi_d2f>
 80044aa:	1c02      	adds	r2, r0, #0
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]
	   	*tempPtr = ((*tempPtr * 9) / 5) + 32; 		//Convert from Celsius
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4915      	ldr	r1, [pc, #84]	; (800450c <get_DHT22Readings+0x120>)
 80044b6:	1c18      	adds	r0, r3, #0
 80044b8:	f7fc fbd0 	bl	8000c5c <__aeabi_fmul>
 80044bc:	1c03      	adds	r3, r0, #0
 80044be:	4914      	ldr	r1, [pc, #80]	; (8004510 <get_DHT22Readings+0x124>)
 80044c0:	1c18      	adds	r0, r3, #0
 80044c2:	f7fc fabf 	bl	8000a44 <__aeabi_fdiv>
 80044c6:	1c03      	adds	r3, r0, #0
 80044c8:	2184      	movs	r1, #132	; 0x84
 80044ca:	05c9      	lsls	r1, r1, #23
 80044cc:	1c18      	adds	r0, r3, #0
 80044ce:	f7fc f91d 	bl	800070c <__aeabi_fadd>
 80044d2:	1c03      	adds	r3, r0, #0
 80044d4:	1c1a      	adds	r2, r3, #0
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	601a      	str	r2, [r3, #0]
	   	*humPtr = (float) (u16Arr[1]/10.0); 			//Get Humidity
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	3302      	adds	r3, #2
 80044de:	881b      	ldrh	r3, [r3, #0]
 80044e0:	0018      	movs	r0, r3
 80044e2:	f7fe fb19 	bl	8002b18 <__aeabi_i2d>
 80044e6:	2200      	movs	r2, #0
 80044e8:	4b07      	ldr	r3, [pc, #28]	; (8004508 <get_DHT22Readings+0x11c>)
 80044ea:	f7fd f8bd 	bl	8001668 <__aeabi_ddiv>
 80044ee:	0002      	movs	r2, r0
 80044f0:	000b      	movs	r3, r1
 80044f2:	0010      	movs	r0, r2
 80044f4:	0019      	movs	r1, r3
 80044f6:	f7fe fbad 	bl	8002c54 <__aeabi_d2f>
 80044fa:	1c02      	adds	r2, r0, #0
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	601a      	str	r2, [r3, #0]
	   	}
}
 8004500:	46c0      	nop			; (mov r8, r8)
 8004502:	46bd      	mov	sp, r7
 8004504:	b005      	add	sp, #20
 8004506:	bd90      	pop	{r4, r7, pc}
 8004508:	40240000 	.word	0x40240000
 800450c:	41100000 	.word	0x41100000
 8004510:	40a00000 	.word	0x40a00000

08004514 <get_DS18B20Readings>:
void get_DS18B20Readings(uint8_t *statusPtr, uint8_t *u8Arr, uint16_t *u16Ptr, float *floatPtr){
 8004514:	b590      	push	{r4, r7, lr}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
 8004520:	603b      	str	r3, [r7, #0]
	*statusPtr = dsInit(); 							//Initialize the DS18B20
 8004522:	f7ff f9cb 	bl	80038bc <dsInit>
 8004526:	0003      	movs	r3, r0
 8004528:	001a      	movs	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	701a      	strb	r2, [r3, #0]
	if(*statusPtr) {
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d008      	beq.n	8004548 <get_DS18B20Readings+0x34>
		HAL_Delay(1);
 8004536:	2001      	movs	r0, #1
 8004538:	f000 fb8c 	bl	8004c54 <HAL_Delay>
		dsWrite(0xCC); 								//Skip ROM Command
 800453c:	20cc      	movs	r0, #204	; 0xcc
 800453e:	f7ff f9f1 	bl	8003924 <dsWrite>
		dsWrite(0x44);								//Convert Temperature
 8004542:	2044      	movs	r0, #68	; 0x44
 8004544:	f7ff f9ee 	bl	8003924 <dsWrite>
		}
	*statusPtr = dsInit(); 							//Initialize DS18B20 Again
 8004548:	f7ff f9b8 	bl	80038bc <dsInit>
 800454c:	0003      	movs	r3, r0
 800454e:	001a      	movs	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	701a      	strb	r2, [r3, #0]
	if(*statusPtr) {
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d045      	beq.n	80045e8 <get_DS18B20Readings+0xd4>
		HAL_Delay(1);
 800455c:	2001      	movs	r0, #1
 800455e:	f000 fb79 	bl	8004c54 <HAL_Delay>
		dsWrite(0xCC); 								//Skip ROM Command
 8004562:	20cc      	movs	r0, #204	; 0xcc
 8004564:	f7ff f9de 	bl	8003924 <dsWrite>
		dsWrite(0xBE); 								//Read Scratchpad
 8004568:	20be      	movs	r0, #190	; 0xbe
 800456a:	f7ff f9db 	bl	8003924 <dsWrite>
		u8Arr[0] = dsRead(); 							//Read Lower 8
 800456e:	f7ff fa21 	bl	80039b4 <dsRead>
 8004572:	0003      	movs	r3, r0
 8004574:	001a      	movs	r2, r3
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	701a      	strb	r2, [r3, #0]
		u8Arr[1] = dsRead(); 							//Read Upper 8
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	1c5c      	adds	r4, r3, #1
 800457e:	f7ff fa19 	bl	80039b4 <dsRead>
 8004582:	0003      	movs	r3, r0
 8004584:	7023      	strb	r3, [r4, #0]

		*u16Ptr = (u8Arr[1] << 8) | u8Arr[0]; 		//Combine
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	3301      	adds	r3, #1
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	021b      	lsls	r3, r3, #8
 800458e:	b21a      	sxth	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	b21b      	sxth	r3, r3
 8004596:	4313      	orrs	r3, r2
 8004598:	b21b      	sxth	r3, r3
 800459a:	b29a      	uxth	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	801a      	strh	r2, [r3, #0]
		*floatPtr = (float) *u16Ptr/16; 				//Get Temperature
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	881b      	ldrh	r3, [r3, #0]
 80045a4:	0018      	movs	r0, r3
 80045a6:	f7fc fcb9 	bl	8000f1c <__aeabi_ui2f>
 80045aa:	1c03      	adds	r3, r0, #0
 80045ac:	2183      	movs	r1, #131	; 0x83
 80045ae:	05c9      	lsls	r1, r1, #23
 80045b0:	1c18      	adds	r0, r3, #0
 80045b2:	f7fc fa47 	bl	8000a44 <__aeabi_fdiv>
 80045b6:	1c03      	adds	r3, r0, #0
 80045b8:	1c1a      	adds	r2, r3, #0
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	601a      	str	r2, [r3, #0]
		*floatPtr = ((*floatPtr * 9) / 5) + 32; 		//Convert to F
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	490b      	ldr	r1, [pc, #44]	; (80045f0 <get_DS18B20Readings+0xdc>)
 80045c4:	1c18      	adds	r0, r3, #0
 80045c6:	f7fc fb49 	bl	8000c5c <__aeabi_fmul>
 80045ca:	1c03      	adds	r3, r0, #0
 80045cc:	4909      	ldr	r1, [pc, #36]	; (80045f4 <get_DS18B20Readings+0xe0>)
 80045ce:	1c18      	adds	r0, r3, #0
 80045d0:	f7fc fa38 	bl	8000a44 <__aeabi_fdiv>
 80045d4:	1c03      	adds	r3, r0, #0
 80045d6:	2184      	movs	r1, #132	; 0x84
 80045d8:	05c9      	lsls	r1, r1, #23
 80045da:	1c18      	adds	r0, r3, #0
 80045dc:	f7fc f896 	bl	800070c <__aeabi_fadd>
 80045e0:	1c03      	adds	r3, r0, #0
 80045e2:	1c1a      	adds	r2, r3, #0
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	601a      	str	r2, [r3, #0]
		}
}
 80045e8:	46c0      	nop			; (mov r8, r8)
 80045ea:	46bd      	mov	sp, r7
 80045ec:	b005      	add	sp, #20
 80045ee:	bd90      	pop	{r4, r7, pc}
 80045f0:	41100000 	.word	0x41100000
 80045f4:	40a00000 	.word	0x40a00000

080045f8 <get_LDRReadings>:
void get_LDRReadings(ADC_ChannelConfTypeDef *ADC_configPtr, float *voltagePtr, uint16_t *lightPtr){
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
	//sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES; //l0 hal has no .samplingtime attribute?
	if(HAL_ADC_ConfigChannel(&hadc, ADC_configPtr) != HAL_OK) {
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	4b1e      	ldr	r3, [pc, #120]	; (8004680 <get_LDRReadings+0x88>)
 8004608:	0011      	movs	r1, r2
 800460a:	0018      	movs	r0, r3
 800460c:	f000 fdb6 	bl	800517c <HAL_ADC_ConfigChannel>
 8004610:	1e03      	subs	r3, r0, #0
 8004612:	d001      	beq.n	8004618 <get_LDRReadings+0x20>
		Error_Handler();
 8004614:	f000 f864 	bl	80046e0 <Error_Handler>
	}
	HAL_ADC_Start(&hadc); 									//Start Light ADC
 8004618:	4b19      	ldr	r3, [pc, #100]	; (8004680 <get_LDRReadings+0x88>)
 800461a:	0018      	movs	r0, r3
 800461c:	f000 fcb2 	bl	8004f84 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8004620:	2301      	movs	r3, #1
 8004622:	425a      	negs	r2, r3
 8004624:	4b16      	ldr	r3, [pc, #88]	; (8004680 <get_LDRReadings+0x88>)
 8004626:	0011      	movs	r1, r2
 8004628:	0018      	movs	r0, r3
 800462a:	f000 fcff 	bl	800502c <HAL_ADC_PollForConversion>
	*lightPtr = HAL_ADC_GetValue(&hadc);
 800462e:	4b14      	ldr	r3, [pc, #80]	; (8004680 <get_LDRReadings+0x88>)
 8004630:	0018      	movs	r0, r3
 8004632:	f000 fd97 	bl	8005164 <HAL_ADC_GetValue>
 8004636:	0003      	movs	r3, r0
 8004638:	b29a      	uxth	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	801a      	strh	r2, [r3, #0]
	*voltagePtr = 3.3 * (*lightPtr);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	0018      	movs	r0, r3
 8004644:	f7fe fa68 	bl	8002b18 <__aeabi_i2d>
 8004648:	4a0e      	ldr	r2, [pc, #56]	; (8004684 <get_LDRReadings+0x8c>)
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <get_LDRReadings+0x90>)
 800464c:	f7fd fc12 	bl	8001e74 <__aeabi_dmul>
 8004650:	0002      	movs	r2, r0
 8004652:	000b      	movs	r3, r1
 8004654:	0010      	movs	r0, r2
 8004656:	0019      	movs	r1, r3
 8004658:	f7fe fafc 	bl	8002c54 <__aeabi_d2f>
 800465c:	1c02      	adds	r2, r0, #0
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	601a      	str	r2, [r3, #0]
	*voltagePtr = *voltagePtr / 4095;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4909      	ldr	r1, [pc, #36]	; (800468c <get_LDRReadings+0x94>)
 8004668:	1c18      	adds	r0, r3, #0
 800466a:	f7fc f9eb 	bl	8000a44 <__aeabi_fdiv>
 800466e:	1c03      	adds	r3, r0, #0
 8004670:	1c1a      	adds	r2, r3, #0
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	601a      	str	r2, [r3, #0]
}
 8004676:	46c0      	nop			; (mov r8, r8)
 8004678:	46bd      	mov	sp, r7
 800467a:	b004      	add	sp, #16
 800467c:	bd80      	pop	{r7, pc}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	200003f0 	.word	0x200003f0
 8004684:	66666666 	.word	0x66666666
 8004688:	400a6666 	.word	0x400a6666
 800468c:	457ff000 	.word	0x457ff000

08004690 <get_moistureReadings>:
void get_moistureReadings(ADC_ChannelConfTypeDef *ADC_configPtr, uint16_t *moisturePtr){
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
	//ADC_configPtr->Channel = ADC_CHANNEL_13;
	if(HAL_ADC_ConfigChannel(&hadc, ADC_configPtr) != HAL_OK) {
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	4b0f      	ldr	r3, [pc, #60]	; (80046dc <get_moistureReadings+0x4c>)
 800469e:	0011      	movs	r1, r2
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 fd6b 	bl	800517c <HAL_ADC_ConfigChannel>
 80046a6:	1e03      	subs	r3, r0, #0
 80046a8:	d001      	beq.n	80046ae <get_moistureReadings+0x1e>
		Error_Handler();
 80046aa:	f000 f819 	bl	80046e0 <Error_Handler>
	}
	HAL_ADC_Start(&hadc); 									//Start Soil ADC
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <get_moistureReadings+0x4c>)
 80046b0:	0018      	movs	r0, r3
 80046b2:	f000 fc67 	bl	8004f84 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80046b6:	2301      	movs	r3, #1
 80046b8:	425a      	negs	r2, r3
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <get_moistureReadings+0x4c>)
 80046bc:	0011      	movs	r1, r2
 80046be:	0018      	movs	r0, r3
 80046c0:	f000 fcb4 	bl	800502c <HAL_ADC_PollForConversion>
	*moisturePtr = HAL_ADC_GetValue(&hadc);
 80046c4:	4b05      	ldr	r3, [pc, #20]	; (80046dc <get_moistureReadings+0x4c>)
 80046c6:	0018      	movs	r0, r3
 80046c8:	f000 fd4c 	bl	8005164 <HAL_ADC_GetValue>
 80046cc:	0003      	movs	r3, r0
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	801a      	strh	r2, [r3, #0]
}
 80046d4:	46c0      	nop			; (mov r8, r8)
 80046d6:	46bd      	mov	sp, r7
 80046d8:	b002      	add	sp, #8
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	200003f0 	.word	0x200003f0

080046e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046e4:	b672      	cpsid	i
}
 80046e6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046e8:	e7fe      	b.n	80046e8 <Error_Handler+0x8>
	...

080046ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f0:	4b07      	ldr	r3, [pc, #28]	; (8004710 <HAL_MspInit+0x24>)
 80046f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046f4:	4b06      	ldr	r3, [pc, #24]	; (8004710 <HAL_MspInit+0x24>)
 80046f6:	2101      	movs	r1, #1
 80046f8:	430a      	orrs	r2, r1
 80046fa:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <HAL_MspInit+0x24>)
 80046fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004700:	4b03      	ldr	r3, [pc, #12]	; (8004710 <HAL_MspInit+0x24>)
 8004702:	2180      	movs	r1, #128	; 0x80
 8004704:	0549      	lsls	r1, r1, #21
 8004706:	430a      	orrs	r2, r1
 8004708:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40021000 	.word	0x40021000

08004714 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b08b      	sub	sp, #44	; 0x2c
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800471c:	2414      	movs	r4, #20
 800471e:	193b      	adds	r3, r7, r4
 8004720:	0018      	movs	r0, r3
 8004722:	2314      	movs	r3, #20
 8004724:	001a      	movs	r2, r3
 8004726:	2100      	movs	r1, #0
 8004728:	f003 ff18 	bl	800855c <memset>
  if(hadc->Instance==ADC1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a22      	ldr	r2, [pc, #136]	; (80047bc <HAL_ADC_MspInit+0xa8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d13e      	bne.n	80047b4 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004736:	4b22      	ldr	r3, [pc, #136]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 8004738:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800473a:	4b21      	ldr	r3, [pc, #132]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 800473c:	2180      	movs	r1, #128	; 0x80
 800473e:	0089      	lsls	r1, r1, #2
 8004740:	430a      	orrs	r2, r1
 8004742:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004744:	4b1e      	ldr	r3, [pc, #120]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 8004746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004748:	4b1d      	ldr	r3, [pc, #116]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 800474a:	2104      	movs	r1, #4
 800474c:	430a      	orrs	r2, r1
 800474e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004750:	4b1b      	ldr	r3, [pc, #108]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	2204      	movs	r2, #4
 8004756:	4013      	ands	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800475c:	4b18      	ldr	r3, [pc, #96]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 800475e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004760:	4b17      	ldr	r3, [pc, #92]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 8004762:	2101      	movs	r1, #1
 8004764:	430a      	orrs	r2, r1
 8004766:	62da      	str	r2, [r3, #44]	; 0x2c
 8004768:	4b15      	ldr	r3, [pc, #84]	; (80047c0 <HAL_ADC_MspInit+0xac>)
 800476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476c:	2201      	movs	r2, #1
 800476e:	4013      	ands	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC3     ------> ADC_IN13
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004774:	193b      	adds	r3, r7, r4
 8004776:	2208      	movs	r2, #8
 8004778:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800477a:	193b      	adds	r3, r7, r4
 800477c:	2203      	movs	r2, #3
 800477e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004780:	193b      	adds	r3, r7, r4
 8004782:	2200      	movs	r2, #0
 8004784:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004786:	193b      	adds	r3, r7, r4
 8004788:	4a0e      	ldr	r2, [pc, #56]	; (80047c4 <HAL_ADC_MspInit+0xb0>)
 800478a:	0019      	movs	r1, r3
 800478c:	0010      	movs	r0, r2
 800478e:	f000 feb7 	bl	8005500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004792:	0021      	movs	r1, r4
 8004794:	187b      	adds	r3, r7, r1
 8004796:	2201      	movs	r2, #1
 8004798:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800479a:	187b      	adds	r3, r7, r1
 800479c:	2203      	movs	r2, #3
 800479e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a0:	187b      	adds	r3, r7, r1
 80047a2:	2200      	movs	r2, #0
 80047a4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a6:	187a      	adds	r2, r7, r1
 80047a8:	23a0      	movs	r3, #160	; 0xa0
 80047aa:	05db      	lsls	r3, r3, #23
 80047ac:	0011      	movs	r1, r2
 80047ae:	0018      	movs	r0, r3
 80047b0:	f000 fea6 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80047b4:	46c0      	nop			; (mov r8, r8)
 80047b6:	46bd      	mov	sp, r7
 80047b8:	b00b      	add	sp, #44	; 0x2c
 80047ba:	bd90      	pop	{r4, r7, pc}
 80047bc:	40012400 	.word	0x40012400
 80047c0:	40021000 	.word	0x40021000
 80047c4:	50000800 	.word	0x50000800

080047c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047c8:	b590      	push	{r4, r7, lr}
 80047ca:	b089      	sub	sp, #36	; 0x24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d0:	240c      	movs	r4, #12
 80047d2:	193b      	adds	r3, r7, r4
 80047d4:	0018      	movs	r0, r3
 80047d6:	2314      	movs	r3, #20
 80047d8:	001a      	movs	r2, r3
 80047da:	2100      	movs	r1, #0
 80047dc:	f003 febe 	bl	800855c <memset>
  if(hi2c->Instance==I2C1)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a17      	ldr	r2, [pc, #92]	; (8004844 <HAL_I2C_MspInit+0x7c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d128      	bne.n	800483c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ea:	4b17      	ldr	r3, [pc, #92]	; (8004848 <HAL_I2C_MspInit+0x80>)
 80047ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ee:	4b16      	ldr	r3, [pc, #88]	; (8004848 <HAL_I2C_MspInit+0x80>)
 80047f0:	2102      	movs	r1, #2
 80047f2:	430a      	orrs	r2, r1
 80047f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80047f6:	4b14      	ldr	r3, [pc, #80]	; (8004848 <HAL_I2C_MspInit+0x80>)
 80047f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fa:	2202      	movs	r2, #2
 80047fc:	4013      	ands	r3, r2
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004802:	0021      	movs	r1, r4
 8004804:	187b      	adds	r3, r7, r1
 8004806:	22c0      	movs	r2, #192	; 0xc0
 8004808:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800480a:	187b      	adds	r3, r7, r1
 800480c:	2212      	movs	r2, #18
 800480e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004810:	187b      	adds	r3, r7, r1
 8004812:	2200      	movs	r2, #0
 8004814:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004816:	187b      	adds	r3, r7, r1
 8004818:	2203      	movs	r2, #3
 800481a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800481c:	187b      	adds	r3, r7, r1
 800481e:	2201      	movs	r2, #1
 8004820:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004822:	187b      	adds	r3, r7, r1
 8004824:	4a09      	ldr	r2, [pc, #36]	; (800484c <HAL_I2C_MspInit+0x84>)
 8004826:	0019      	movs	r1, r3
 8004828:	0010      	movs	r0, r2
 800482a:	f000 fe69 	bl	8005500 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800482e:	4b06      	ldr	r3, [pc, #24]	; (8004848 <HAL_I2C_MspInit+0x80>)
 8004830:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <HAL_I2C_MspInit+0x80>)
 8004834:	2180      	movs	r1, #128	; 0x80
 8004836:	0389      	lsls	r1, r1, #14
 8004838:	430a      	orrs	r2, r1
 800483a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800483c:	46c0      	nop			; (mov r8, r8)
 800483e:	46bd      	mov	sp, r7
 8004840:	b009      	add	sp, #36	; 0x24
 8004842:	bd90      	pop	{r4, r7, pc}
 8004844:	40005400 	.word	0x40005400
 8004848:	40021000 	.word	0x40021000
 800484c:	50000400 	.word	0x50000400

08004850 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	2380      	movs	r3, #128	; 0x80
 800485e:	05db      	lsls	r3, r3, #23
 8004860:	429a      	cmp	r2, r3
 8004862:	d105      	bne.n	8004870 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004864:	4b04      	ldr	r3, [pc, #16]	; (8004878 <HAL_TIM_Base_MspInit+0x28>)
 8004866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <HAL_TIM_Base_MspInit+0x28>)
 800486a:	2101      	movs	r1, #1
 800486c:	430a      	orrs	r2, r1
 800486e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004870:	46c0      	nop			; (mov r8, r8)
 8004872:	46bd      	mov	sp, r7
 8004874:	b002      	add	sp, #8
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000

0800487c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800487c:	b590      	push	{r4, r7, lr}
 800487e:	b08b      	sub	sp, #44	; 0x2c
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004884:	2414      	movs	r4, #20
 8004886:	193b      	adds	r3, r7, r4
 8004888:	0018      	movs	r0, r3
 800488a:	2314      	movs	r3, #20
 800488c:	001a      	movs	r2, r3
 800488e:	2100      	movs	r1, #0
 8004890:	f003 fe64 	bl	800855c <memset>
  if(huart->Instance==USART1)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a30      	ldr	r2, [pc, #192]	; (800495c <HAL_UART_MspInit+0xe0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d12b      	bne.n	80048f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800489e:	4b30      	ldr	r3, [pc, #192]	; (8004960 <HAL_UART_MspInit+0xe4>)
 80048a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048a2:	4b2f      	ldr	r3, [pc, #188]	; (8004960 <HAL_UART_MspInit+0xe4>)
 80048a4:	2180      	movs	r1, #128	; 0x80
 80048a6:	01c9      	lsls	r1, r1, #7
 80048a8:	430a      	orrs	r2, r1
 80048aa:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ac:	4b2c      	ldr	r3, [pc, #176]	; (8004960 <HAL_UART_MspInit+0xe4>)
 80048ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048b0:	4b2b      	ldr	r3, [pc, #172]	; (8004960 <HAL_UART_MspInit+0xe4>)
 80048b2:	2101      	movs	r1, #1
 80048b4:	430a      	orrs	r2, r1
 80048b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80048b8:	4b29      	ldr	r3, [pc, #164]	; (8004960 <HAL_UART_MspInit+0xe4>)
 80048ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048bc:	2201      	movs	r2, #1
 80048be:	4013      	ands	r3, r2
 80048c0:	613b      	str	r3, [r7, #16]
 80048c2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80048c4:	193b      	adds	r3, r7, r4
 80048c6:	22c0      	movs	r2, #192	; 0xc0
 80048c8:	00d2      	lsls	r2, r2, #3
 80048ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048cc:	0021      	movs	r1, r4
 80048ce:	187b      	adds	r3, r7, r1
 80048d0:	2202      	movs	r2, #2
 80048d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d4:	187b      	adds	r3, r7, r1
 80048d6:	2200      	movs	r2, #0
 80048d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048da:	187b      	adds	r3, r7, r1
 80048dc:	2203      	movs	r2, #3
 80048de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80048e0:	187b      	adds	r3, r7, r1
 80048e2:	2204      	movs	r2, #4
 80048e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048e6:	187a      	adds	r2, r7, r1
 80048e8:	23a0      	movs	r3, #160	; 0xa0
 80048ea:	05db      	lsls	r3, r3, #23
 80048ec:	0011      	movs	r1, r2
 80048ee:	0018      	movs	r0, r3
 80048f0:	f000 fe06 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80048f4:	e02e      	b.n	8004954 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART4)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a1a      	ldr	r2, [pc, #104]	; (8004964 <HAL_UART_MspInit+0xe8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d129      	bne.n	8004954 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART4_CLK_ENABLE();
 8004900:	4b17      	ldr	r3, [pc, #92]	; (8004960 <HAL_UART_MspInit+0xe4>)
 8004902:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004904:	4b16      	ldr	r3, [pc, #88]	; (8004960 <HAL_UART_MspInit+0xe4>)
 8004906:	2180      	movs	r1, #128	; 0x80
 8004908:	0309      	lsls	r1, r1, #12
 800490a:	430a      	orrs	r2, r1
 800490c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800490e:	4b14      	ldr	r3, [pc, #80]	; (8004960 <HAL_UART_MspInit+0xe4>)
 8004910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004912:	4b13      	ldr	r3, [pc, #76]	; (8004960 <HAL_UART_MspInit+0xe4>)
 8004914:	2104      	movs	r1, #4
 8004916:	430a      	orrs	r2, r1
 8004918:	62da      	str	r2, [r3, #44]	; 0x2c
 800491a:	4b11      	ldr	r3, [pc, #68]	; (8004960 <HAL_UART_MspInit+0xe4>)
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	2204      	movs	r2, #4
 8004920:	4013      	ands	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004926:	2114      	movs	r1, #20
 8004928:	187b      	adds	r3, r7, r1
 800492a:	22c0      	movs	r2, #192	; 0xc0
 800492c:	0112      	lsls	r2, r2, #4
 800492e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004930:	187b      	adds	r3, r7, r1
 8004932:	2202      	movs	r2, #2
 8004934:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004936:	187b      	adds	r3, r7, r1
 8004938:	2200      	movs	r2, #0
 800493a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800493c:	187b      	adds	r3, r7, r1
 800493e:	2203      	movs	r2, #3
 8004940:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8004942:	187b      	adds	r3, r7, r1
 8004944:	2206      	movs	r2, #6
 8004946:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004948:	187b      	adds	r3, r7, r1
 800494a:	4a07      	ldr	r2, [pc, #28]	; (8004968 <HAL_UART_MspInit+0xec>)
 800494c:	0019      	movs	r1, r3
 800494e:	0010      	movs	r0, r2
 8004950:	f000 fdd6 	bl	8005500 <HAL_GPIO_Init>
}
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	b00b      	add	sp, #44	; 0x2c
 800495a:	bd90      	pop	{r4, r7, pc}
 800495c:	40013800 	.word	0x40013800
 8004960:	40021000 	.word	0x40021000
 8004964:	40004c00 	.word	0x40004c00
 8004968:	50000800 	.word	0x50000800

0800496c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004970:	e7fe      	b.n	8004970 <NMI_Handler+0x4>

08004972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004976:	e7fe      	b.n	8004976 <HardFault_Handler+0x4>

08004978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800497c:	46c0      	nop			; (mov r8, r8)
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004986:	46c0      	nop			; (mov r8, r8)
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004990:	f000 f944 	bl	8004c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004994:	46c0      	nop			; (mov r8, r8)
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	af00      	add	r7, sp, #0
	return 1;
 800499e:	2301      	movs	r3, #1
}
 80049a0:	0018      	movs	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <_kill>:

int _kill(int pid, int sig)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b082      	sub	sp, #8
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80049b0:	f003 fdaa 	bl	8008508 <__errno>
 80049b4:	0003      	movs	r3, r0
 80049b6:	2216      	movs	r2, #22
 80049b8:	601a      	str	r2, [r3, #0]
	return -1;
 80049ba:	2301      	movs	r3, #1
 80049bc:	425b      	negs	r3, r3
}
 80049be:	0018      	movs	r0, r3
 80049c0:	46bd      	mov	sp, r7
 80049c2:	b002      	add	sp, #8
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <_exit>:

void _exit (int status)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80049ce:	2301      	movs	r3, #1
 80049d0:	425a      	negs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	0011      	movs	r1, r2
 80049d6:	0018      	movs	r0, r3
 80049d8:	f7ff ffe5 	bl	80049a6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80049dc:	e7fe      	b.n	80049dc <_exit+0x16>

080049de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b086      	sub	sp, #24
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	e00a      	b.n	8004a06 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80049f0:	e000      	b.n	80049f4 <_read+0x16>
 80049f2:	bf00      	nop
 80049f4:	0001      	movs	r1, r0
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	60ba      	str	r2, [r7, #8]
 80049fc:	b2ca      	uxtb	r2, r1
 80049fe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	3301      	adds	r3, #1
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	dbf0      	blt.n	80049f0 <_read+0x12>
	}

return len;
 8004a0e:	687b      	ldr	r3, [r7, #4]
}
 8004a10:	0018      	movs	r0, r3
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b006      	add	sp, #24
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	e009      	b.n	8004a3e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	60ba      	str	r2, [r7, #8]
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	0018      	movs	r0, r3
 8004a34:	e000      	b.n	8004a38 <_write+0x20>
 8004a36:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	dbf1      	blt.n	8004a2a <_write+0x12>
	}
	return len;
 8004a46:	687b      	ldr	r3, [r7, #4]
}
 8004a48:	0018      	movs	r0, r3
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	b006      	add	sp, #24
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <_close>:

int _close(int file)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	return -1;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	425b      	negs	r3, r3
}
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b002      	add	sp, #8
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2280      	movs	r2, #128	; 0x80
 8004a72:	0192      	lsls	r2, r2, #6
 8004a74:	605a      	str	r2, [r3, #4]
	return 0;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	0018      	movs	r0, r3
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	b002      	add	sp, #8
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <_isatty>:

int _isatty(int file)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
	return 1;
 8004a88:	2301      	movs	r3, #1
}
 8004a8a:	0018      	movs	r0, r3
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	b002      	add	sp, #8
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
	return 0;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b004      	add	sp, #16
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ab0:	4a14      	ldr	r2, [pc, #80]	; (8004b04 <_sbrk+0x5c>)
 8004ab2:	4b15      	ldr	r3, [pc, #84]	; (8004b08 <_sbrk+0x60>)
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004abc:	4b13      	ldr	r3, [pc, #76]	; (8004b0c <_sbrk+0x64>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d102      	bne.n	8004aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ac4:	4b11      	ldr	r3, [pc, #68]	; (8004b0c <_sbrk+0x64>)
 8004ac6:	4a12      	ldr	r2, [pc, #72]	; (8004b10 <_sbrk+0x68>)
 8004ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004aca:	4b10      	ldr	r3, [pc, #64]	; (8004b0c <_sbrk+0x64>)
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	18d3      	adds	r3, r2, r3
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d207      	bcs.n	8004ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ad8:	f003 fd16 	bl	8008508 <__errno>
 8004adc:	0003      	movs	r3, r0
 8004ade:	220c      	movs	r2, #12
 8004ae0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	425b      	negs	r3, r3
 8004ae6:	e009      	b.n	8004afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ae8:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <_sbrk+0x64>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004aee:	4b07      	ldr	r3, [pc, #28]	; (8004b0c <_sbrk+0x64>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	18d2      	adds	r2, r2, r3
 8004af6:	4b05      	ldr	r3, [pc, #20]	; (8004b0c <_sbrk+0x64>)
 8004af8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004afa:	68fb      	ldr	r3, [r7, #12]
}
 8004afc:	0018      	movs	r0, r3
 8004afe:	46bd      	mov	sp, r7
 8004b00:	b006      	add	sp, #24
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	20005000 	.word	0x20005000
 8004b08:	00000400 	.word	0x00000400
 8004b0c:	2000021c 	.word	0x2000021c
 8004b10:	20000460 	.word	0x20000460

08004b14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b18:	46c0      	nop			; (mov r8, r8)
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
	...

08004b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004b20:	480d      	ldr	r0, [pc, #52]	; (8004b58 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004b22:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b24:	480d      	ldr	r0, [pc, #52]	; (8004b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8004b26:	490e      	ldr	r1, [pc, #56]	; (8004b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004b28:	4a0e      	ldr	r2, [pc, #56]	; (8004b64 <LoopForever+0xe>)
  movs r3, #0
 8004b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b2c:	e002      	b.n	8004b34 <LoopCopyDataInit>

08004b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b32:	3304      	adds	r3, #4

08004b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b38:	d3f9      	bcc.n	8004b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b3a:	4a0b      	ldr	r2, [pc, #44]	; (8004b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004b3c:	4c0b      	ldr	r4, [pc, #44]	; (8004b6c <LoopForever+0x16>)
  movs r3, #0
 8004b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b40:	e001      	b.n	8004b46 <LoopFillZerobss>

08004b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b44:	3204      	adds	r2, #4

08004b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b48:	d3fb      	bcc.n	8004b42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004b4a:	f7ff ffe3 	bl	8004b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b4e:	f003 fce1 	bl	8008514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b52:	f7fe ff8b 	bl	8003a6c <main>

08004b56 <LoopForever>:

LoopForever:
    b LoopForever
 8004b56:	e7fe      	b.n	8004b56 <LoopForever>
   ldr   r0, =_estack
 8004b58:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b60:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004b64:	0800c9b8 	.word	0x0800c9b8
  ldr r2, =_sbss
 8004b68:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004b6c:	20000460 	.word	0x20000460

08004b70 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b70:	e7fe      	b.n	8004b70 <ADC1_COMP_IRQHandler>
	...

08004b74 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004b7a:	1dfb      	adds	r3, r7, #7
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004b80:	4b0b      	ldr	r3, [pc, #44]	; (8004bb0 <HAL_Init+0x3c>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	4b0a      	ldr	r3, [pc, #40]	; (8004bb0 <HAL_Init+0x3c>)
 8004b86:	2140      	movs	r1, #64	; 0x40
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b8c:	2003      	movs	r0, #3
 8004b8e:	f000 f811 	bl	8004bb4 <HAL_InitTick>
 8004b92:	1e03      	subs	r3, r0, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004b96:	1dfb      	adds	r3, r7, #7
 8004b98:	2201      	movs	r2, #1
 8004b9a:	701a      	strb	r2, [r3, #0]
 8004b9c:	e001      	b.n	8004ba2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004b9e:	f7ff fda5 	bl	80046ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ba2:	1dfb      	adds	r3, r7, #7
 8004ba4:	781b      	ldrb	r3, [r3, #0]
}
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	b002      	add	sp, #8
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	40022000 	.word	0x40022000

08004bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bb4:	b590      	push	{r4, r7, lr}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bbc:	4b14      	ldr	r3, [pc, #80]	; (8004c10 <HAL_InitTick+0x5c>)
 8004bbe:	681c      	ldr	r4, [r3, #0]
 8004bc0:	4b14      	ldr	r3, [pc, #80]	; (8004c14 <HAL_InitTick+0x60>)
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	0019      	movs	r1, r3
 8004bc6:	23fa      	movs	r3, #250	; 0xfa
 8004bc8:	0098      	lsls	r0, r3, #2
 8004bca:	f7fb fab9 	bl	8000140 <__udivsi3>
 8004bce:	0003      	movs	r3, r0
 8004bd0:	0019      	movs	r1, r3
 8004bd2:	0020      	movs	r0, r4
 8004bd4:	f7fb fab4 	bl	8000140 <__udivsi3>
 8004bd8:	0003      	movs	r3, r0
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 fc83 	bl	80054e6 <HAL_SYSTICK_Config>
 8004be0:	1e03      	subs	r3, r0, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e00f      	b.n	8004c08 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d80b      	bhi.n	8004c06 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	425b      	negs	r3, r3
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f000 fc60 	bl	80054bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004bfc:	4b06      	ldr	r3, [pc, #24]	; (8004c18 <HAL_InitTick+0x64>)
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
 8004c04:	e000      	b.n	8004c08 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
}
 8004c08:	0018      	movs	r0, r3
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	b003      	add	sp, #12
 8004c0e:	bd90      	pop	{r4, r7, pc}
 8004c10:	20000000 	.word	0x20000000
 8004c14:	20000008 	.word	0x20000008
 8004c18:	20000004 	.word	0x20000004

08004c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c20:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <HAL_IncTick+0x1c>)
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	001a      	movs	r2, r3
 8004c26:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <HAL_IncTick+0x20>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	18d2      	adds	r2, r2, r3
 8004c2c:	4b03      	ldr	r3, [pc, #12]	; (8004c3c <HAL_IncTick+0x20>)
 8004c2e:	601a      	str	r2, [r3, #0]
}
 8004c30:	46c0      	nop			; (mov r8, r8)
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	46c0      	nop			; (mov r8, r8)
 8004c38:	20000008 	.word	0x20000008
 8004c3c:	2000044c 	.word	0x2000044c

08004c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  return uwTick;
 8004c44:	4b02      	ldr	r3, [pc, #8]	; (8004c50 <HAL_GetTick+0x10>)
 8004c46:	681b      	ldr	r3, [r3, #0]
}
 8004c48:	0018      	movs	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	2000044c 	.word	0x2000044c

08004c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c5c:	f7ff fff0 	bl	8004c40 <HAL_GetTick>
 8004c60:	0003      	movs	r3, r0
 8004c62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	d005      	beq.n	8004c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c6e:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <HAL_Delay+0x44>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	001a      	movs	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	189b      	adds	r3, r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	f7ff ffe0 	bl	8004c40 <HAL_GetTick>
 8004c80:	0002      	movs	r2, r0
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d8f7      	bhi.n	8004c7c <HAL_Delay+0x28>
  {
  }
}
 8004c8c:	46c0      	nop			; (mov r8, r8)
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	46bd      	mov	sp, r7
 8004c92:	b004      	add	sp, #16
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	20000008 	.word	0x20000008

08004c9c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e159      	b.n	8004f62 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10a      	bne.n	8004ccc <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2250      	movs	r2, #80	; 0x50
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f7ff fd24 	bl	8004714 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd0:	2210      	movs	r2, #16
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b10      	cmp	r3, #16
 8004cd6:	d005      	beq.n	8004ce4 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2204      	movs	r2, #4
 8004ce0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004ce2:	d00b      	beq.n	8004cfc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce8:	2210      	movs	r2, #16
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2250      	movs	r2, #80	; 0x50
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e132      	b.n	8004f62 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d00:	4a9a      	ldr	r2, [pc, #616]	; (8004f6c <HAL_ADC_Init+0x2d0>)
 8004d02:	4013      	ands	r3, r2
 8004d04:	2202      	movs	r2, #2
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2203      	movs	r2, #3
 8004d14:	4013      	ands	r3, r2
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d108      	bne.n	8004d2c <HAL_ADC_Init+0x90>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2201      	movs	r2, #1
 8004d22:	4013      	ands	r3, r2
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_ADC_Init+0x90>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <HAL_ADC_Init+0x92>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d149      	bne.n	8004dc6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	23c0      	movs	r3, #192	; 0xc0
 8004d38:	061b      	lsls	r3, r3, #24
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d00b      	beq.n	8004d56 <HAL_ADC_Init+0xba>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	2380      	movs	r3, #128	; 0x80
 8004d44:	05db      	lsls	r3, r3, #23
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d005      	beq.n	8004d56 <HAL_ADC_Init+0xba>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	061b      	lsls	r3, r3, #24
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d111      	bne.n	8004d7a <HAL_ADC_Init+0xde>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	0092      	lsls	r2, r2, #2
 8004d62:	0892      	lsrs	r2, r2, #2
 8004d64:	611a      	str	r2, [r3, #16]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6919      	ldr	r1, [r3, #16]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	611a      	str	r2, [r3, #16]
 8004d78:	e014      	b.n	8004da4 <HAL_ADC_Init+0x108>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	691a      	ldr	r2, [r3, #16]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	0092      	lsls	r2, r2, #2
 8004d86:	0892      	lsrs	r2, r2, #2
 8004d88:	611a      	str	r2, [r3, #16]
 8004d8a:	4b79      	ldr	r3, [pc, #484]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	4b78      	ldr	r3, [pc, #480]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004d90:	4978      	ldr	r1, [pc, #480]	; (8004f74 <HAL_ADC_Init+0x2d8>)
 8004d92:	400a      	ands	r2, r1
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	4b76      	ldr	r3, [pc, #472]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004d98:	6819      	ldr	r1, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	4b74      	ldr	r3, [pc, #464]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004da0:	430a      	orrs	r2, r1
 8004da2:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68da      	ldr	r2, [r3, #12]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2118      	movs	r1, #24
 8004db0:	438a      	bics	r2, r1
 8004db2:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68d9      	ldr	r1, [r3, #12]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689a      	ldr	r2, [r3, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004dc6:	4b6a      	ldr	r3, [pc, #424]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	4b69      	ldr	r3, [pc, #420]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004dcc:	496a      	ldr	r1, [pc, #424]	; (8004f78 <HAL_ADC_Init+0x2dc>)
 8004dce:	400a      	ands	r2, r1
 8004dd0:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8004dd2:	4b67      	ldr	r3, [pc, #412]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004dd4:	6819      	ldr	r1, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dda:	065a      	lsls	r2, r3, #25
 8004ddc:	4b64      	ldr	r3, [pc, #400]	; (8004f70 <HAL_ADC_Init+0x2d4>)
 8004dde:	430a      	orrs	r2, r1
 8004de0:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	2380      	movs	r3, #128	; 0x80
 8004dea:	055b      	lsls	r3, r3, #21
 8004dec:	4013      	ands	r3, r2
 8004dee:	d108      	bne.n	8004e02 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2180      	movs	r1, #128	; 0x80
 8004dfc:	0549      	lsls	r1, r1, #21
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	495b      	ldr	r1, [pc, #364]	; (8004f7c <HAL_ADC_Init+0x2e0>)
 8004e0e:	400a      	ands	r2, r1
 8004e10:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68d9      	ldr	r1, [r3, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d101      	bne.n	8004e28 <HAL_ADC_Init+0x18c>
 8004e24:	2304      	movs	r3, #4
 8004e26:	e000      	b.n	8004e2a <HAL_ADC_Init+0x18e>
 8004e28:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e2a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2020      	movs	r0, #32
 8004e30:	5c1b      	ldrb	r3, [r3, r0]
 8004e32:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e34:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	202c      	movs	r0, #44	; 0x2c
 8004e3a:	5c1b      	ldrb	r3, [r3, r0]
 8004e3c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e3e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004e44:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004e4c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e54:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e62:	23c2      	movs	r3, #194	; 0xc2
 8004e64:	33ff      	adds	r3, #255	; 0xff
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d00b      	beq.n	8004e82 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68d9      	ldr	r1, [r3, #12]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2221      	movs	r2, #33	; 0x21
 8004e86:	5c9b      	ldrb	r3, [r3, r2]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d11a      	bne.n	8004ec2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	5c9b      	ldrb	r3, [r3, r2]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d109      	bne.n	8004eaa <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68da      	ldr	r2, [r3, #12]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2180      	movs	r1, #128	; 0x80
 8004ea2:	0249      	lsls	r1, r1, #9
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	60da      	str	r2, [r3, #12]
 8004ea8:	e00b      	b.n	8004ec2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eae:	2220      	movs	r2, #32
 8004eb0:	431a      	orrs	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eba:	2201      	movs	r2, #1
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d11f      	bne.n	8004f0a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	691a      	ldr	r2, [r3, #16]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	492a      	ldr	r1, [pc, #168]	; (8004f80 <HAL_ADC_Init+0x2e4>)
 8004ed6:	400a      	ands	r2, r1
 8004ed8:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6919      	ldr	r1, [r3, #16]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004ee8:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8004eee:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2101      	movs	r1, #1
 8004f04:	430a      	orrs	r2, r1
 8004f06:	611a      	str	r2, [r3, #16]
 8004f08:	e00e      	b.n	8004f28 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	2201      	movs	r2, #1
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d107      	bne.n	8004f28 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2101      	movs	r1, #1
 8004f24:	438a      	bics	r2, r1
 8004f26:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695a      	ldr	r2, [r3, #20]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2107      	movs	r1, #7
 8004f34:	438a      	bics	r2, r1
 8004f36:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6959      	ldr	r1, [r3, #20]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	430a      	orrs	r2, r1
 8004f48:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f54:	2203      	movs	r2, #3
 8004f56:	4393      	bics	r3, r2
 8004f58:	2201      	movs	r2, #1
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	0018      	movs	r0, r3
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b002      	add	sp, #8
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	fffffefd 	.word	0xfffffefd
 8004f70:	40012708 	.word	0x40012708
 8004f74:	ffc3ffff 	.word	0xffc3ffff
 8004f78:	fdffffff 	.word	0xfdffffff
 8004f7c:	fffe0219 	.word	0xfffe0219
 8004f80:	fffffc03 	.word	0xfffffc03

08004f84 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004f84:	b590      	push	{r4, r7, lr}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f8c:	230f      	movs	r3, #15
 8004f8e:	18fb      	adds	r3, r7, r3
 8004f90:	2200      	movs	r2, #0
 8004f92:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	2204      	movs	r2, #4
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	d138      	bne.n	8005012 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2250      	movs	r2, #80	; 0x50
 8004fa4:	5c9b      	ldrb	r3, [r3, r2]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_ADC_Start+0x2a>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e038      	b.n	8005020 <HAL_ADC_Start+0x9c>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2250      	movs	r2, #80	; 0x50
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d007      	beq.n	8004fce <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004fbe:	230f      	movs	r3, #15
 8004fc0:	18fc      	adds	r4, r7, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	f000 f95f 	bl	8005288 <ADC_Enable>
 8004fca:	0003      	movs	r3, r0
 8004fcc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004fce:	230f      	movs	r3, #15
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d120      	bne.n	800501a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fdc:	4a12      	ldr	r2, [pc, #72]	; (8005028 <HAL_ADC_Start+0xa4>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	2280      	movs	r2, #128	; 0x80
 8004fe2:	0052      	lsls	r2, r2, #1
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2250      	movs	r2, #80	; 0x50
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	221c      	movs	r2, #28
 8004ffe:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2104      	movs	r1, #4
 800500c:	430a      	orrs	r2, r1
 800500e:	609a      	str	r2, [r3, #8]
 8005010:	e003      	b.n	800501a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005012:	230f      	movs	r3, #15
 8005014:	18fb      	adds	r3, r7, r3
 8005016:	2202      	movs	r2, #2
 8005018:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800501a:	230f      	movs	r3, #15
 800501c:	18fb      	adds	r3, r7, r3
 800501e:	781b      	ldrb	r3, [r3, #0]
}
 8005020:	0018      	movs	r0, r3
 8005022:	46bd      	mov	sp, r7
 8005024:	b005      	add	sp, #20
 8005026:	bd90      	pop	{r4, r7, pc}
 8005028:	fffff0fe 	.word	0xfffff0fe

0800502c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	2b08      	cmp	r3, #8
 8005044:	d102      	bne.n	800504c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8005046:	2308      	movs	r3, #8
 8005048:	60fb      	str	r3, [r7, #12]
 800504a:	e014      	b.n	8005076 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	2201      	movs	r2, #1
 8005054:	4013      	ands	r3, r2
 8005056:	2b01      	cmp	r3, #1
 8005058:	d10b      	bne.n	8005072 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800505e:	2220      	movs	r2, #32
 8005060:	431a      	orrs	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2250      	movs	r2, #80	; 0x50
 800506a:	2100      	movs	r1, #0
 800506c:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e072      	b.n	8005158 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005072:	230c      	movs	r3, #12
 8005074:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005076:	f7ff fde3 	bl	8004c40 <HAL_GetTick>
 800507a:	0003      	movs	r3, r0
 800507c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800507e:	e01f      	b.n	80050c0 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	3301      	adds	r3, #1
 8005084:	d01c      	beq.n	80050c0 <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <HAL_ADC_PollForConversion+0x70>
 800508c:	f7ff fdd8 	bl	8004c40 <HAL_GetTick>
 8005090:	0002      	movs	r2, r0
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	683a      	ldr	r2, [r7, #0]
 8005098:	429a      	cmp	r2, r3
 800509a:	d211      	bcs.n	80050c0 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4013      	ands	r3, r2
 80050a6:	d10b      	bne.n	80050c0 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ac:	2204      	movs	r2, #4
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2250      	movs	r2, #80	; 0x50
 80050b8:	2100      	movs	r1, #0
 80050ba:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e04b      	b.n	8005158 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4013      	ands	r3, r2
 80050ca:	d0d9      	beq.n	8005080 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d0:	2280      	movs	r2, #128	; 0x80
 80050d2:	0092      	lsls	r2, r2, #2
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	23c0      	movs	r3, #192	; 0xc0
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	4013      	ands	r3, r2
 80050e6:	d12e      	bne.n	8005146 <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2220      	movs	r2, #32
 80050ec:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d129      	bne.n	8005146 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2208      	movs	r2, #8
 80050fa:	4013      	ands	r3, r2
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d122      	bne.n	8005146 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	2204      	movs	r2, #4
 8005108:	4013      	ands	r3, r2
 800510a:	d110      	bne.n	800512e <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	210c      	movs	r1, #12
 8005118:	438a      	bics	r2, r1
 800511a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005120:	4a0f      	ldr	r2, [pc, #60]	; (8005160 <HAL_ADC_PollForConversion+0x134>)
 8005122:	4013      	ands	r3, r2
 8005124:	2201      	movs	r2, #1
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	655a      	str	r2, [r3, #84]	; 0x54
 800512c:	e00b      	b.n	8005146 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005132:	2220      	movs	r2, #32
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800513e:	2201      	movs	r2, #1
 8005140:	431a      	orrs	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d103      	bne.n	8005156 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	220c      	movs	r2, #12
 8005154:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	0018      	movs	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	b004      	add	sp, #16
 800515e:	bd80      	pop	{r7, pc}
 8005160:	fffffefe 	.word	0xfffffefe

08005164 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005172:	0018      	movs	r0, r3
 8005174:	46bd      	mov	sp, r7
 8005176:	b002      	add	sp, #8
 8005178:	bd80      	pop	{r7, pc}
	...

0800517c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2250      	movs	r2, #80	; 0x50
 800518a:	5c9b      	ldrb	r3, [r3, r2]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d101      	bne.n	8005194 <HAL_ADC_ConfigChannel+0x18>
 8005190:	2302      	movs	r3, #2
 8005192:	e06c      	b.n	800526e <HAL_ADC_ConfigChannel+0xf2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2250      	movs	r2, #80	; 0x50
 8005198:	2101      	movs	r1, #1
 800519a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	2204      	movs	r2, #4
 80051a4:	4013      	ands	r3, r2
 80051a6:	d00b      	beq.n	80051c0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	2220      	movs	r2, #32
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2250      	movs	r2, #80	; 0x50
 80051b8:	2100      	movs	r1, #0
 80051ba:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e056      	b.n	800526e <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	4a2c      	ldr	r2, [pc, #176]	; (8005278 <HAL_ADC_ConfigChannel+0xfc>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d028      	beq.n	800521c <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	035b      	lsls	r3, r3, #13
 80051d6:	0b5a      	lsrs	r2, r3, #13
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	2380      	movs	r3, #128	; 0x80
 80051e6:	02db      	lsls	r3, r3, #11
 80051e8:	4013      	ands	r3, r2
 80051ea:	d009      	beq.n	8005200 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80051ec:	4b23      	ldr	r3, [pc, #140]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	4b22      	ldr	r3, [pc, #136]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 80051f2:	2180      	movs	r1, #128	; 0x80
 80051f4:	0409      	lsls	r1, r1, #16
 80051f6:	430a      	orrs	r2, r1
 80051f8:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80051fa:	200a      	movs	r0, #10
 80051fc:	f000 f8ac 	bl	8005358 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	2380      	movs	r3, #128	; 0x80
 8005206:	029b      	lsls	r3, r3, #10
 8005208:	4013      	ands	r3, r2
 800520a:	d02b      	beq.n	8005264 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 800520c:	4b1b      	ldr	r3, [pc, #108]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	4b1a      	ldr	r3, [pc, #104]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 8005212:	2180      	movs	r1, #128	; 0x80
 8005214:	03c9      	lsls	r1, r1, #15
 8005216:	430a      	orrs	r2, r1
 8005218:	601a      	str	r2, [r3, #0]
 800521a:	e023      	b.n	8005264 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	035b      	lsls	r3, r3, #13
 8005228:	0b5b      	lsrs	r3, r3, #13
 800522a:	43d9      	mvns	r1, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	400a      	ands	r2, r1
 8005232:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	2380      	movs	r3, #128	; 0x80
 800523a:	02db      	lsls	r3, r3, #11
 800523c:	4013      	ands	r3, r2
 800523e:	d005      	beq.n	800524c <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8005240:	4b0e      	ldr	r3, [pc, #56]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	4b0d      	ldr	r3, [pc, #52]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 8005246:	490e      	ldr	r1, [pc, #56]	; (8005280 <HAL_ADC_ConfigChannel+0x104>)
 8005248:	400a      	ands	r2, r1
 800524a:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	2380      	movs	r3, #128	; 0x80
 8005252:	029b      	lsls	r3, r3, #10
 8005254:	4013      	ands	r3, r2
 8005256:	d005      	beq.n	8005264 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8005258:	4b08      	ldr	r3, [pc, #32]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	4b07      	ldr	r3, [pc, #28]	; (800527c <HAL_ADC_ConfigChannel+0x100>)
 800525e:	4909      	ldr	r1, [pc, #36]	; (8005284 <HAL_ADC_ConfigChannel+0x108>)
 8005260:	400a      	ands	r2, r1
 8005262:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2250      	movs	r2, #80	; 0x50
 8005268:	2100      	movs	r1, #0
 800526a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	0018      	movs	r0, r3
 8005270:	46bd      	mov	sp, r7
 8005272:	b002      	add	sp, #8
 8005274:	bd80      	pop	{r7, pc}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	00001001 	.word	0x00001001
 800527c:	40012708 	.word	0x40012708
 8005280:	ff7fffff 	.word	0xff7fffff
 8005284:	ffbfffff 	.word	0xffbfffff

08005288 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	2203      	movs	r2, #3
 800529c:	4013      	ands	r3, r2
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d108      	bne.n	80052b4 <ADC_Enable+0x2c>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2201      	movs	r2, #1
 80052aa:	4013      	ands	r3, r2
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d101      	bne.n	80052b4 <ADC_Enable+0x2c>
 80052b0:	2301      	movs	r3, #1
 80052b2:	e000      	b.n	80052b6 <ADC_Enable+0x2e>
 80052b4:	2300      	movs	r3, #0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d146      	bne.n	8005348 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	4a24      	ldr	r2, [pc, #144]	; (8005354 <ADC_Enable+0xcc>)
 80052c2:	4013      	ands	r3, r2
 80052c4:	d00d      	beq.n	80052e2 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ca:	2210      	movs	r2, #16
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d6:	2201      	movs	r2, #1
 80052d8:	431a      	orrs	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e033      	b.n	800534a <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2101      	movs	r1, #1
 80052ee:	430a      	orrs	r2, r1
 80052f0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80052f2:	2001      	movs	r0, #1
 80052f4:	f000 f830 	bl	8005358 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80052f8:	f7ff fca2 	bl	8004c40 <HAL_GetTick>
 80052fc:	0003      	movs	r3, r0
 80052fe:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005300:	e01b      	b.n	800533a <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005302:	f7ff fc9d 	bl	8004c40 <HAL_GetTick>
 8005306:	0002      	movs	r2, r0
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b0a      	cmp	r3, #10
 800530e:	d914      	bls.n	800533a <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2201      	movs	r2, #1
 8005318:	4013      	ands	r3, r2
 800531a:	2b01      	cmp	r3, #1
 800531c:	d00d      	beq.n	800533a <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005322:	2210      	movs	r2, #16
 8005324:	431a      	orrs	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800532e:	2201      	movs	r2, #1
 8005330:	431a      	orrs	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e007      	b.n	800534a <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2201      	movs	r2, #1
 8005342:	4013      	ands	r3, r2
 8005344:	2b01      	cmp	r3, #1
 8005346:	d1dc      	bne.n	8005302 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	0018      	movs	r0, r3
 800534c:	46bd      	mov	sp, r7
 800534e:	b004      	add	sp, #16
 8005350:	bd80      	pop	{r7, pc}
 8005352:	46c0      	nop			; (mov r8, r8)
 8005354:	80000017 	.word	0x80000017

08005358 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005360:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <ADC_DelayMicroSecond+0x38>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	490b      	ldr	r1, [pc, #44]	; (8005394 <ADC_DelayMicroSecond+0x3c>)
 8005366:	0018      	movs	r0, r3
 8005368:	f7fa feea 	bl	8000140 <__udivsi3>
 800536c:	0003      	movs	r3, r0
 800536e:	001a      	movs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4353      	muls	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8005376:	e002      	b.n	800537e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3b01      	subs	r3, #1
 800537c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f9      	bne.n	8005378 <ADC_DelayMicroSecond+0x20>
  } 
}
 8005384:	46c0      	nop			; (mov r8, r8)
 8005386:	46c0      	nop			; (mov r8, r8)
 8005388:	46bd      	mov	sp, r7
 800538a:	b004      	add	sp, #16
 800538c:	bd80      	pop	{r7, pc}
 800538e:	46c0      	nop			; (mov r8, r8)
 8005390:	20000000 	.word	0x20000000
 8005394:	000f4240 	.word	0x000f4240

08005398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005398:	b590      	push	{r4, r7, lr}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	0002      	movs	r2, r0
 80053a0:	6039      	str	r1, [r7, #0]
 80053a2:	1dfb      	adds	r3, r7, #7
 80053a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80053a6:	1dfb      	adds	r3, r7, #7
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	2b7f      	cmp	r3, #127	; 0x7f
 80053ac:	d828      	bhi.n	8005400 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053ae:	4a2f      	ldr	r2, [pc, #188]	; (800546c <__NVIC_SetPriority+0xd4>)
 80053b0:	1dfb      	adds	r3, r7, #7
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	b25b      	sxtb	r3, r3
 80053b6:	089b      	lsrs	r3, r3, #2
 80053b8:	33c0      	adds	r3, #192	; 0xc0
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	589b      	ldr	r3, [r3, r2]
 80053be:	1dfa      	adds	r2, r7, #7
 80053c0:	7812      	ldrb	r2, [r2, #0]
 80053c2:	0011      	movs	r1, r2
 80053c4:	2203      	movs	r2, #3
 80053c6:	400a      	ands	r2, r1
 80053c8:	00d2      	lsls	r2, r2, #3
 80053ca:	21ff      	movs	r1, #255	; 0xff
 80053cc:	4091      	lsls	r1, r2
 80053ce:	000a      	movs	r2, r1
 80053d0:	43d2      	mvns	r2, r2
 80053d2:	401a      	ands	r2, r3
 80053d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	019b      	lsls	r3, r3, #6
 80053da:	22ff      	movs	r2, #255	; 0xff
 80053dc:	401a      	ands	r2, r3
 80053de:	1dfb      	adds	r3, r7, #7
 80053e0:	781b      	ldrb	r3, [r3, #0]
 80053e2:	0018      	movs	r0, r3
 80053e4:	2303      	movs	r3, #3
 80053e6:	4003      	ands	r3, r0
 80053e8:	00db      	lsls	r3, r3, #3
 80053ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053ec:	481f      	ldr	r0, [pc, #124]	; (800546c <__NVIC_SetPriority+0xd4>)
 80053ee:	1dfb      	adds	r3, r7, #7
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b25b      	sxtb	r3, r3
 80053f4:	089b      	lsrs	r3, r3, #2
 80053f6:	430a      	orrs	r2, r1
 80053f8:	33c0      	adds	r3, #192	; 0xc0
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80053fe:	e031      	b.n	8005464 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005400:	4a1b      	ldr	r2, [pc, #108]	; (8005470 <__NVIC_SetPriority+0xd8>)
 8005402:	1dfb      	adds	r3, r7, #7
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	0019      	movs	r1, r3
 8005408:	230f      	movs	r3, #15
 800540a:	400b      	ands	r3, r1
 800540c:	3b08      	subs	r3, #8
 800540e:	089b      	lsrs	r3, r3, #2
 8005410:	3306      	adds	r3, #6
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	18d3      	adds	r3, r2, r3
 8005416:	3304      	adds	r3, #4
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	1dfa      	adds	r2, r7, #7
 800541c:	7812      	ldrb	r2, [r2, #0]
 800541e:	0011      	movs	r1, r2
 8005420:	2203      	movs	r2, #3
 8005422:	400a      	ands	r2, r1
 8005424:	00d2      	lsls	r2, r2, #3
 8005426:	21ff      	movs	r1, #255	; 0xff
 8005428:	4091      	lsls	r1, r2
 800542a:	000a      	movs	r2, r1
 800542c:	43d2      	mvns	r2, r2
 800542e:	401a      	ands	r2, r3
 8005430:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	019b      	lsls	r3, r3, #6
 8005436:	22ff      	movs	r2, #255	; 0xff
 8005438:	401a      	ands	r2, r3
 800543a:	1dfb      	adds	r3, r7, #7
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	0018      	movs	r0, r3
 8005440:	2303      	movs	r3, #3
 8005442:	4003      	ands	r3, r0
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005448:	4809      	ldr	r0, [pc, #36]	; (8005470 <__NVIC_SetPriority+0xd8>)
 800544a:	1dfb      	adds	r3, r7, #7
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	001c      	movs	r4, r3
 8005450:	230f      	movs	r3, #15
 8005452:	4023      	ands	r3, r4
 8005454:	3b08      	subs	r3, #8
 8005456:	089b      	lsrs	r3, r3, #2
 8005458:	430a      	orrs	r2, r1
 800545a:	3306      	adds	r3, #6
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	18c3      	adds	r3, r0, r3
 8005460:	3304      	adds	r3, #4
 8005462:	601a      	str	r2, [r3, #0]
}
 8005464:	46c0      	nop			; (mov r8, r8)
 8005466:	46bd      	mov	sp, r7
 8005468:	b003      	add	sp, #12
 800546a:	bd90      	pop	{r4, r7, pc}
 800546c:	e000e100 	.word	0xe000e100
 8005470:	e000ed00 	.word	0xe000ed00

08005474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	1e5a      	subs	r2, r3, #1
 8005480:	2380      	movs	r3, #128	; 0x80
 8005482:	045b      	lsls	r3, r3, #17
 8005484:	429a      	cmp	r2, r3
 8005486:	d301      	bcc.n	800548c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005488:	2301      	movs	r3, #1
 800548a:	e010      	b.n	80054ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800548c:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <SysTick_Config+0x44>)
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	3a01      	subs	r2, #1
 8005492:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005494:	2301      	movs	r3, #1
 8005496:	425b      	negs	r3, r3
 8005498:	2103      	movs	r1, #3
 800549a:	0018      	movs	r0, r3
 800549c:	f7ff ff7c 	bl	8005398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054a0:	4b05      	ldr	r3, [pc, #20]	; (80054b8 <SysTick_Config+0x44>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054a6:	4b04      	ldr	r3, [pc, #16]	; (80054b8 <SysTick_Config+0x44>)
 80054a8:	2207      	movs	r2, #7
 80054aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	0018      	movs	r0, r3
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b002      	add	sp, #8
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	e000e010 	.word	0xe000e010

080054bc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60b9      	str	r1, [r7, #8]
 80054c4:	607a      	str	r2, [r7, #4]
 80054c6:	210f      	movs	r1, #15
 80054c8:	187b      	adds	r3, r7, r1
 80054ca:	1c02      	adds	r2, r0, #0
 80054cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	187b      	adds	r3, r7, r1
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	b25b      	sxtb	r3, r3
 80054d6:	0011      	movs	r1, r2
 80054d8:	0018      	movs	r0, r3
 80054da:	f7ff ff5d 	bl	8005398 <__NVIC_SetPriority>
}
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	46bd      	mov	sp, r7
 80054e2:	b004      	add	sp, #16
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b082      	sub	sp, #8
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	0018      	movs	r0, r3
 80054f2:	f7ff ffbf 	bl	8005474 <SysTick_Config>
 80054f6:	0003      	movs	r3, r0
}
 80054f8:	0018      	movs	r0, r3
 80054fa:	46bd      	mov	sp, r7
 80054fc:	b002      	add	sp, #8
 80054fe:	bd80      	pop	{r7, pc}

08005500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005512:	2300      	movs	r3, #0
 8005514:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005516:	e155      	b.n	80057c4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2101      	movs	r1, #1
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	4091      	lsls	r1, r2
 8005522:	000a      	movs	r2, r1
 8005524:	4013      	ands	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d100      	bne.n	8005530 <HAL_GPIO_Init+0x30>
 800552e:	e146      	b.n	80057be <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	2203      	movs	r2, #3
 8005536:	4013      	ands	r3, r2
 8005538:	2b01      	cmp	r3, #1
 800553a:	d005      	beq.n	8005548 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	2203      	movs	r2, #3
 8005542:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005544:	2b02      	cmp	r3, #2
 8005546:	d130      	bne.n	80055aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	2203      	movs	r2, #3
 8005554:	409a      	lsls	r2, r3
 8005556:	0013      	movs	r3, r2
 8005558:	43da      	mvns	r2, r3
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4013      	ands	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	005b      	lsls	r3, r3, #1
 8005568:	409a      	lsls	r2, r3
 800556a:	0013      	movs	r3, r2
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800557e:	2201      	movs	r2, #1
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	409a      	lsls	r2, r3
 8005584:	0013      	movs	r3, r2
 8005586:	43da      	mvns	r2, r3
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	4013      	ands	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	091b      	lsrs	r3, r3, #4
 8005594:	2201      	movs	r2, #1
 8005596:	401a      	ands	r2, r3
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	409a      	lsls	r2, r3
 800559c:	0013      	movs	r3, r2
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2203      	movs	r2, #3
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d017      	beq.n	80055e6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	2203      	movs	r2, #3
 80055c2:	409a      	lsls	r2, r3
 80055c4:	0013      	movs	r3, r2
 80055c6:	43da      	mvns	r2, r3
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4013      	ands	r3, r2
 80055cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	689a      	ldr	r2, [r3, #8]
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	409a      	lsls	r2, r3
 80055d8:	0013      	movs	r3, r2
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4313      	orrs	r3, r2
 80055de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2203      	movs	r2, #3
 80055ec:	4013      	ands	r3, r2
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d123      	bne.n	800563a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	08da      	lsrs	r2, r3, #3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	3208      	adds	r2, #8
 80055fa:	0092      	lsls	r2, r2, #2
 80055fc:	58d3      	ldr	r3, [r2, r3]
 80055fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2207      	movs	r2, #7
 8005604:	4013      	ands	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	220f      	movs	r2, #15
 800560a:	409a      	lsls	r2, r3
 800560c:	0013      	movs	r3, r2
 800560e:	43da      	mvns	r2, r3
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	4013      	ands	r3, r2
 8005614:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	2107      	movs	r1, #7
 800561e:	400b      	ands	r3, r1
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	409a      	lsls	r2, r3
 8005624:	0013      	movs	r3, r2
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	08da      	lsrs	r2, r3, #3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3208      	adds	r2, #8
 8005634:	0092      	lsls	r2, r2, #2
 8005636:	6939      	ldr	r1, [r7, #16]
 8005638:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	005b      	lsls	r3, r3, #1
 8005644:	2203      	movs	r2, #3
 8005646:	409a      	lsls	r2, r3
 8005648:	0013      	movs	r3, r2
 800564a:	43da      	mvns	r2, r3
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	4013      	ands	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2203      	movs	r2, #3
 8005658:	401a      	ands	r2, r3
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	005b      	lsls	r3, r3, #1
 800565e:	409a      	lsls	r2, r3
 8005660:	0013      	movs	r3, r2
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	23c0      	movs	r3, #192	; 0xc0
 8005674:	029b      	lsls	r3, r3, #10
 8005676:	4013      	ands	r3, r2
 8005678:	d100      	bne.n	800567c <HAL_GPIO_Init+0x17c>
 800567a:	e0a0      	b.n	80057be <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800567c:	4b57      	ldr	r3, [pc, #348]	; (80057dc <HAL_GPIO_Init+0x2dc>)
 800567e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005680:	4b56      	ldr	r3, [pc, #344]	; (80057dc <HAL_GPIO_Init+0x2dc>)
 8005682:	2101      	movs	r1, #1
 8005684:	430a      	orrs	r2, r1
 8005686:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005688:	4a55      	ldr	r2, [pc, #340]	; (80057e0 <HAL_GPIO_Init+0x2e0>)
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	089b      	lsrs	r3, r3, #2
 800568e:	3302      	adds	r3, #2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	589b      	ldr	r3, [r3, r2]
 8005694:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2203      	movs	r2, #3
 800569a:	4013      	ands	r3, r2
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	220f      	movs	r2, #15
 80056a0:	409a      	lsls	r2, r3
 80056a2:	0013      	movs	r3, r2
 80056a4:	43da      	mvns	r2, r3
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	4013      	ands	r3, r2
 80056aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	23a0      	movs	r3, #160	; 0xa0
 80056b0:	05db      	lsls	r3, r3, #23
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d01f      	beq.n	80056f6 <HAL_GPIO_Init+0x1f6>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a4a      	ldr	r2, [pc, #296]	; (80057e4 <HAL_GPIO_Init+0x2e4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d019      	beq.n	80056f2 <HAL_GPIO_Init+0x1f2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a49      	ldr	r2, [pc, #292]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d013      	beq.n	80056ee <HAL_GPIO_Init+0x1ee>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a48      	ldr	r2, [pc, #288]	; (80057ec <HAL_GPIO_Init+0x2ec>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d00d      	beq.n	80056ea <HAL_GPIO_Init+0x1ea>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a47      	ldr	r2, [pc, #284]	; (80057f0 <HAL_GPIO_Init+0x2f0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d007      	beq.n	80056e6 <HAL_GPIO_Init+0x1e6>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a46      	ldr	r2, [pc, #280]	; (80057f4 <HAL_GPIO_Init+0x2f4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d101      	bne.n	80056e2 <HAL_GPIO_Init+0x1e2>
 80056de:	2305      	movs	r3, #5
 80056e0:	e00a      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056e2:	2306      	movs	r3, #6
 80056e4:	e008      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056e6:	2304      	movs	r3, #4
 80056e8:	e006      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056ea:	2303      	movs	r3, #3
 80056ec:	e004      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e002      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <HAL_GPIO_Init+0x1f8>
 80056f6:	2300      	movs	r3, #0
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	2103      	movs	r1, #3
 80056fc:	400a      	ands	r2, r1
 80056fe:	0092      	lsls	r2, r2, #2
 8005700:	4093      	lsls	r3, r2
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005708:	4935      	ldr	r1, [pc, #212]	; (80057e0 <HAL_GPIO_Init+0x2e0>)
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	3302      	adds	r3, #2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005716:	4b38      	ldr	r3, [pc, #224]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	43da      	mvns	r2, r3
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	4013      	ands	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	2380      	movs	r3, #128	; 0x80
 800572c:	025b      	lsls	r3, r3, #9
 800572e:	4013      	ands	r3, r2
 8005730:	d003      	beq.n	800573a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800573a:	4b2f      	ldr	r3, [pc, #188]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005740:	4b2d      	ldr	r3, [pc, #180]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	43da      	mvns	r2, r3
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4013      	ands	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	2380      	movs	r3, #128	; 0x80
 8005756:	029b      	lsls	r3, r3, #10
 8005758:	4013      	ands	r3, r2
 800575a:	d003      	beq.n	8005764 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005764:	4b24      	ldr	r3, [pc, #144]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800576a:	4b23      	ldr	r3, [pc, #140]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	43da      	mvns	r2, r3
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	4013      	ands	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	2380      	movs	r3, #128	; 0x80
 8005780:	035b      	lsls	r3, r3, #13
 8005782:	4013      	ands	r3, r2
 8005784:	d003      	beq.n	800578e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800578e:	4b1a      	ldr	r3, [pc, #104]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005794:	4b18      	ldr	r3, [pc, #96]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	43da      	mvns	r2, r3
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	2380      	movs	r3, #128	; 0x80
 80057aa:	039b      	lsls	r3, r3, #14
 80057ac:	4013      	ands	r3, r2
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80057b8:	4b0f      	ldr	r3, [pc, #60]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 80057ba:	693a      	ldr	r2, [r7, #16]
 80057bc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	3301      	adds	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	40da      	lsrs	r2, r3
 80057cc:	1e13      	subs	r3, r2, #0
 80057ce:	d000      	beq.n	80057d2 <HAL_GPIO_Init+0x2d2>
 80057d0:	e6a2      	b.n	8005518 <HAL_GPIO_Init+0x18>
  }
}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	46c0      	nop			; (mov r8, r8)
 80057d6:	46bd      	mov	sp, r7
 80057d8:	b006      	add	sp, #24
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	40021000 	.word	0x40021000
 80057e0:	40010000 	.word	0x40010000
 80057e4:	50000400 	.word	0x50000400
 80057e8:	50000800 	.word	0x50000800
 80057ec:	50000c00 	.word	0x50000c00
 80057f0:	50001000 	.word	0x50001000
 80057f4:	50001c00 	.word	0x50001c00
 80057f8:	40010400 	.word	0x40010400

080057fc <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	000a      	movs	r2, r1
 8005806:	1cbb      	adds	r3, r7, #2
 8005808:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	1cba      	adds	r2, r7, #2
 8005810:	8812      	ldrh	r2, [r2, #0]
 8005812:	4013      	ands	r3, r2
 8005814:	d004      	beq.n	8005820 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005816:	230f      	movs	r3, #15
 8005818:	18fb      	adds	r3, r7, r3
 800581a:	2201      	movs	r2, #1
 800581c:	701a      	strb	r2, [r3, #0]
 800581e:	e003      	b.n	8005828 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005820:	230f      	movs	r3, #15
 8005822:	18fb      	adds	r3, r7, r3
 8005824:	2200      	movs	r2, #0
 8005826:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005828:	230f      	movs	r3, #15
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	781b      	ldrb	r3, [r3, #0]
}
 800582e:	0018      	movs	r0, r3
 8005830:	46bd      	mov	sp, r7
 8005832:	b004      	add	sp, #16
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b082      	sub	sp, #8
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
 800583e:	0008      	movs	r0, r1
 8005840:	0011      	movs	r1, r2
 8005842:	1cbb      	adds	r3, r7, #2
 8005844:	1c02      	adds	r2, r0, #0
 8005846:	801a      	strh	r2, [r3, #0]
 8005848:	1c7b      	adds	r3, r7, #1
 800584a:	1c0a      	adds	r2, r1, #0
 800584c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800584e:	1c7b      	adds	r3, r7, #1
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d004      	beq.n	8005860 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005856:	1cbb      	adds	r3, r7, #2
 8005858:	881a      	ldrh	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800585e:	e003      	b.n	8005868 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005860:	1cbb      	adds	r3, r7, #2
 8005862:	881a      	ldrh	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005868:	46c0      	nop			; (mov r8, r8)
 800586a:	46bd      	mov	sp, r7
 800586c:	b002      	add	sp, #8
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e082      	b.n	8005988 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2241      	movs	r2, #65	; 0x41
 8005886:	5c9b      	ldrb	r3, [r3, r2]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d107      	bne.n	800589e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2240      	movs	r2, #64	; 0x40
 8005892:	2100      	movs	r1, #0
 8005894:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	0018      	movs	r0, r3
 800589a:	f7fe ff95 	bl	80047c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2241      	movs	r2, #65	; 0x41
 80058a2:	2124      	movs	r1, #36	; 0x24
 80058a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2101      	movs	r1, #1
 80058b2:	438a      	bics	r2, r1
 80058b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685a      	ldr	r2, [r3, #4]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4934      	ldr	r1, [pc, #208]	; (8005990 <HAL_I2C_Init+0x120>)
 80058c0:	400a      	ands	r2, r1
 80058c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689a      	ldr	r2, [r3, #8]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4931      	ldr	r1, [pc, #196]	; (8005994 <HAL_I2C_Init+0x124>)
 80058d0:	400a      	ands	r2, r1
 80058d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d108      	bne.n	80058ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2180      	movs	r1, #128	; 0x80
 80058e6:	0209      	lsls	r1, r1, #8
 80058e8:	430a      	orrs	r2, r1
 80058ea:	609a      	str	r2, [r3, #8]
 80058ec:	e007      	b.n	80058fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2184      	movs	r1, #132	; 0x84
 80058f8:	0209      	lsls	r1, r1, #8
 80058fa:	430a      	orrs	r2, r1
 80058fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	2b02      	cmp	r3, #2
 8005904:	d104      	bne.n	8005910 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2280      	movs	r2, #128	; 0x80
 800590c:	0112      	lsls	r2, r2, #4
 800590e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685a      	ldr	r2, [r3, #4]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	491f      	ldr	r1, [pc, #124]	; (8005998 <HAL_I2C_Init+0x128>)
 800591c:	430a      	orrs	r2, r1
 800591e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	491a      	ldr	r1, [pc, #104]	; (8005994 <HAL_I2C_Init+0x124>)
 800592c:	400a      	ands	r2, r1
 800592e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691a      	ldr	r2, [r3, #16]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	431a      	orrs	r2, r3
 800593a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	69d9      	ldr	r1, [r3, #28]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1a      	ldr	r2, [r3, #32]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2101      	movs	r1, #1
 8005966:	430a      	orrs	r2, r1
 8005968:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2241      	movs	r2, #65	; 0x41
 8005974:	2120      	movs	r1, #32
 8005976:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2242      	movs	r2, #66	; 0x42
 8005982:	2100      	movs	r1, #0
 8005984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	0018      	movs	r0, r3
 800598a:	46bd      	mov	sp, r7
 800598c:	b002      	add	sp, #8
 800598e:	bd80      	pop	{r7, pc}
 8005990:	f0ffffff 	.word	0xf0ffffff
 8005994:	ffff7fff 	.word	0xffff7fff
 8005998:	02008000 	.word	0x02008000

0800599c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800599c:	b590      	push	{r4, r7, lr}
 800599e:	b089      	sub	sp, #36	; 0x24
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	000c      	movs	r4, r1
 80059a6:	0010      	movs	r0, r2
 80059a8:	0019      	movs	r1, r3
 80059aa:	230a      	movs	r3, #10
 80059ac:	18fb      	adds	r3, r7, r3
 80059ae:	1c22      	adds	r2, r4, #0
 80059b0:	801a      	strh	r2, [r3, #0]
 80059b2:	2308      	movs	r3, #8
 80059b4:	18fb      	adds	r3, r7, r3
 80059b6:	1c02      	adds	r2, r0, #0
 80059b8:	801a      	strh	r2, [r3, #0]
 80059ba:	1dbb      	adds	r3, r7, #6
 80059bc:	1c0a      	adds	r2, r1, #0
 80059be:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2241      	movs	r2, #65	; 0x41
 80059c4:	5c9b      	ldrb	r3, [r3, r2]
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d000      	beq.n	80059ce <HAL_I2C_Mem_Write+0x32>
 80059cc:	e10c      	b.n	8005be8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d004      	beq.n	80059de <HAL_I2C_Mem_Write+0x42>
 80059d4:	232c      	movs	r3, #44	; 0x2c
 80059d6:	18fb      	adds	r3, r7, r3
 80059d8:	881b      	ldrh	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d105      	bne.n	80059ea <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2280      	movs	r2, #128	; 0x80
 80059e2:	0092      	lsls	r2, r2, #2
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e0ff      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2240      	movs	r2, #64	; 0x40
 80059ee:	5c9b      	ldrb	r3, [r3, r2]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_I2C_Mem_Write+0x5c>
 80059f4:	2302      	movs	r3, #2
 80059f6:	e0f8      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2240      	movs	r2, #64	; 0x40
 80059fc:	2101      	movs	r1, #1
 80059fe:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a00:	f7ff f91e 	bl	8004c40 <HAL_GetTick>
 8005a04:	0003      	movs	r3, r0
 8005a06:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a08:	2380      	movs	r3, #128	; 0x80
 8005a0a:	0219      	lsls	r1, r3, #8
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	2319      	movs	r3, #25
 8005a14:	2201      	movs	r2, #1
 8005a16:	f000 fb0b 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005a1a:	1e03      	subs	r3, r0, #0
 8005a1c:	d001      	beq.n	8005a22 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e0e3      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2241      	movs	r2, #65	; 0x41
 8005a26:	2121      	movs	r1, #33	; 0x21
 8005a28:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2242      	movs	r2, #66	; 0x42
 8005a2e:	2140      	movs	r1, #64	; 0x40
 8005a30:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	222c      	movs	r2, #44	; 0x2c
 8005a42:	18ba      	adds	r2, r7, r2
 8005a44:	8812      	ldrh	r2, [r2, #0]
 8005a46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a4e:	1dbb      	adds	r3, r7, #6
 8005a50:	881c      	ldrh	r4, [r3, #0]
 8005a52:	2308      	movs	r3, #8
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	881a      	ldrh	r2, [r3, #0]
 8005a58:	230a      	movs	r3, #10
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	8819      	ldrh	r1, [r3, #0]
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	9301      	str	r3, [sp, #4]
 8005a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	0023      	movs	r3, r4
 8005a6a:	f000 f9f9 	bl	8005e60 <I2C_RequestMemoryWrite>
 8005a6e:	1e03      	subs	r3, r0, #0
 8005a70:	d005      	beq.n	8005a7e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2240      	movs	r2, #64	; 0x40
 8005a76:	2100      	movs	r1, #0
 8005a78:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e0b5      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2bff      	cmp	r3, #255	; 0xff
 8005a86:	d911      	bls.n	8005aac <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	22ff      	movs	r2, #255	; 0xff
 8005a8c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	2380      	movs	r3, #128	; 0x80
 8005a96:	045c      	lsls	r4, r3, #17
 8005a98:	230a      	movs	r3, #10
 8005a9a:	18fb      	adds	r3, r7, r3
 8005a9c:	8819      	ldrh	r1, [r3, #0]
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	0023      	movs	r3, r4
 8005aa6:	f000 fbf7 	bl	8006298 <I2C_TransferConfig>
 8005aaa:	e012      	b.n	8005ad2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	2380      	movs	r3, #128	; 0x80
 8005abe:	049c      	lsls	r4, r3, #18
 8005ac0:	230a      	movs	r3, #10
 8005ac2:	18fb      	adds	r3, r7, r3
 8005ac4:	8819      	ldrh	r1, [r3, #0]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	2300      	movs	r3, #0
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	0023      	movs	r3, r4
 8005ace:	f000 fbe3 	bl	8006298 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	0018      	movs	r0, r3
 8005ada:	f000 fae8 	bl	80060ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005ade:	1e03      	subs	r3, r0, #0
 8005ae0:	d001      	beq.n	8005ae6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e081      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aea:	781a      	ldrb	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d03a      	beq.n	8005b96 <HAL_I2C_Mem_Write+0x1fa>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d136      	bne.n	8005b96 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	0013      	movs	r3, r2
 8005b32:	2200      	movs	r2, #0
 8005b34:	2180      	movs	r1, #128	; 0x80
 8005b36:	f000 fa7b 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005b3a:	1e03      	subs	r3, r0, #0
 8005b3c:	d001      	beq.n	8005b42 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e053      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	2bff      	cmp	r3, #255	; 0xff
 8005b4a:	d911      	bls.n	8005b70 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	22ff      	movs	r2, #255	; 0xff
 8005b50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b56:	b2da      	uxtb	r2, r3
 8005b58:	2380      	movs	r3, #128	; 0x80
 8005b5a:	045c      	lsls	r4, r3, #17
 8005b5c:	230a      	movs	r3, #10
 8005b5e:	18fb      	adds	r3, r7, r3
 8005b60:	8819      	ldrh	r1, [r3, #0]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	2300      	movs	r3, #0
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	0023      	movs	r3, r4
 8005b6a:	f000 fb95 	bl	8006298 <I2C_TransferConfig>
 8005b6e:	e012      	b.n	8005b96 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	2380      	movs	r3, #128	; 0x80
 8005b82:	049c      	lsls	r4, r3, #18
 8005b84:	230a      	movs	r3, #10
 8005b86:	18fb      	adds	r3, r7, r3
 8005b88:	8819      	ldrh	r1, [r3, #0]
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	0023      	movs	r3, r4
 8005b92:	f000 fb81 	bl	8006298 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d198      	bne.n	8005ad2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f000 fac0 	bl	800612c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bac:	1e03      	subs	r3, r0, #0
 8005bae:	d001      	beq.n	8005bb4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e01a      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	490b      	ldr	r1, [pc, #44]	; (8005bf4 <HAL_I2C_Mem_Write+0x258>)
 8005bc8:	400a      	ands	r2, r1
 8005bca:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2241      	movs	r2, #65	; 0x41
 8005bd0:	2120      	movs	r1, #32
 8005bd2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2242      	movs	r2, #66	; 0x42
 8005bd8:	2100      	movs	r1, #0
 8005bda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2240      	movs	r2, #64	; 0x40
 8005be0:	2100      	movs	r1, #0
 8005be2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005be4:	2300      	movs	r3, #0
 8005be6:	e000      	b.n	8005bea <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8005be8:	2302      	movs	r3, #2
  }
}
 8005bea:	0018      	movs	r0, r3
 8005bec:	46bd      	mov	sp, r7
 8005bee:	b007      	add	sp, #28
 8005bf0:	bd90      	pop	{r4, r7, pc}
 8005bf2:	46c0      	nop			; (mov r8, r8)
 8005bf4:	fe00e800 	.word	0xfe00e800

08005bf8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf8:	b590      	push	{r4, r7, lr}
 8005bfa:	b089      	sub	sp, #36	; 0x24
 8005bfc:	af02      	add	r7, sp, #8
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	000c      	movs	r4, r1
 8005c02:	0010      	movs	r0, r2
 8005c04:	0019      	movs	r1, r3
 8005c06:	230a      	movs	r3, #10
 8005c08:	18fb      	adds	r3, r7, r3
 8005c0a:	1c22      	adds	r2, r4, #0
 8005c0c:	801a      	strh	r2, [r3, #0]
 8005c0e:	2308      	movs	r3, #8
 8005c10:	18fb      	adds	r3, r7, r3
 8005c12:	1c02      	adds	r2, r0, #0
 8005c14:	801a      	strh	r2, [r3, #0]
 8005c16:	1dbb      	adds	r3, r7, #6
 8005c18:	1c0a      	adds	r2, r1, #0
 8005c1a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2241      	movs	r2, #65	; 0x41
 8005c20:	5c9b      	ldrb	r3, [r3, r2]
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	d000      	beq.n	8005c2a <HAL_I2C_Mem_Read+0x32>
 8005c28:	e110      	b.n	8005e4c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d004      	beq.n	8005c3a <HAL_I2C_Mem_Read+0x42>
 8005c30:	232c      	movs	r3, #44	; 0x2c
 8005c32:	18fb      	adds	r3, r7, r3
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d105      	bne.n	8005c46 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2280      	movs	r2, #128	; 0x80
 8005c3e:	0092      	lsls	r2, r2, #2
 8005c40:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e103      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2240      	movs	r2, #64	; 0x40
 8005c4a:	5c9b      	ldrb	r3, [r3, r2]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d101      	bne.n	8005c54 <HAL_I2C_Mem_Read+0x5c>
 8005c50:	2302      	movs	r3, #2
 8005c52:	e0fc      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2240      	movs	r2, #64	; 0x40
 8005c58:	2101      	movs	r1, #1
 8005c5a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c5c:	f7fe fff0 	bl	8004c40 <HAL_GetTick>
 8005c60:	0003      	movs	r3, r0
 8005c62:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c64:	2380      	movs	r3, #128	; 0x80
 8005c66:	0219      	lsls	r1, r3, #8
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	2319      	movs	r3, #25
 8005c70:	2201      	movs	r2, #1
 8005c72:	f000 f9dd 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005c76:	1e03      	subs	r3, r0, #0
 8005c78:	d001      	beq.n	8005c7e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e0e7      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2241      	movs	r2, #65	; 0x41
 8005c82:	2122      	movs	r1, #34	; 0x22
 8005c84:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2242      	movs	r2, #66	; 0x42
 8005c8a:	2140      	movs	r1, #64	; 0x40
 8005c8c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	222c      	movs	r2, #44	; 0x2c
 8005c9e:	18ba      	adds	r2, r7, r2
 8005ca0:	8812      	ldrh	r2, [r2, #0]
 8005ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005caa:	1dbb      	adds	r3, r7, #6
 8005cac:	881c      	ldrh	r4, [r3, #0]
 8005cae:	2308      	movs	r3, #8
 8005cb0:	18fb      	adds	r3, r7, r3
 8005cb2:	881a      	ldrh	r2, [r3, #0]
 8005cb4:	230a      	movs	r3, #10
 8005cb6:	18fb      	adds	r3, r7, r3
 8005cb8:	8819      	ldrh	r1, [r3, #0]
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	0023      	movs	r3, r4
 8005cc6:	f000 f92f 	bl	8005f28 <I2C_RequestMemoryRead>
 8005cca:	1e03      	subs	r3, r0, #0
 8005ccc:	d005      	beq.n	8005cda <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2240      	movs	r2, #64	; 0x40
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e0b9      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	2bff      	cmp	r3, #255	; 0xff
 8005ce2:	d911      	bls.n	8005d08 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	22ff      	movs	r2, #255	; 0xff
 8005ce8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	2380      	movs	r3, #128	; 0x80
 8005cf2:	045c      	lsls	r4, r3, #17
 8005cf4:	230a      	movs	r3, #10
 8005cf6:	18fb      	adds	r3, r7, r3
 8005cf8:	8819      	ldrh	r1, [r3, #0]
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	4b56      	ldr	r3, [pc, #344]	; (8005e58 <HAL_I2C_Mem_Read+0x260>)
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	0023      	movs	r3, r4
 8005d02:	f000 fac9 	bl	8006298 <I2C_TransferConfig>
 8005d06:	e012      	b.n	8005d2e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	2380      	movs	r3, #128	; 0x80
 8005d1a:	049c      	lsls	r4, r3, #18
 8005d1c:	230a      	movs	r3, #10
 8005d1e:	18fb      	adds	r3, r7, r3
 8005d20:	8819      	ldrh	r1, [r3, #0]
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	4b4c      	ldr	r3, [pc, #304]	; (8005e58 <HAL_I2C_Mem_Read+0x260>)
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	0023      	movs	r3, r4
 8005d2a:	f000 fab5 	bl	8006298 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005d2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	0013      	movs	r3, r2
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2104      	movs	r1, #4
 8005d3c:	f000 f978 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005d40:	1e03      	subs	r3, r0, #0
 8005d42:	d001      	beq.n	8005d48 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e082      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d52:	b2d2      	uxtb	r2, r2
 8005d54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5a:	1c5a      	adds	r2, r3, #1
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	3b01      	subs	r3, #1
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d03a      	beq.n	8005dfa <HAL_I2C_Mem_Read+0x202>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d136      	bne.n	8005dfa <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	0013      	movs	r3, r2
 8005d96:	2200      	movs	r2, #0
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	f000 f949 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005d9e:	1e03      	subs	r3, r0, #0
 8005da0:	d001      	beq.n	8005da6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e053      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	2bff      	cmp	r3, #255	; 0xff
 8005dae:	d911      	bls.n	8005dd4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	22ff      	movs	r2, #255	; 0xff
 8005db4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	2380      	movs	r3, #128	; 0x80
 8005dbe:	045c      	lsls	r4, r3, #17
 8005dc0:	230a      	movs	r3, #10
 8005dc2:	18fb      	adds	r3, r7, r3
 8005dc4:	8819      	ldrh	r1, [r3, #0]
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	0023      	movs	r3, r4
 8005dce:	f000 fa63 	bl	8006298 <I2C_TransferConfig>
 8005dd2:	e012      	b.n	8005dfa <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	2380      	movs	r3, #128	; 0x80
 8005de6:	049c      	lsls	r4, r3, #18
 8005de8:	230a      	movs	r3, #10
 8005dea:	18fb      	adds	r3, r7, r3
 8005dec:	8819      	ldrh	r1, [r3, #0]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	2300      	movs	r3, #0
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	0023      	movs	r3, r4
 8005df6:	f000 fa4f 	bl	8006298 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d194      	bne.n	8005d2e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f000 f98e 	bl	800612c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e10:	1e03      	subs	r3, r0, #0
 8005e12:	d001      	beq.n	8005e18 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e01a      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	490c      	ldr	r1, [pc, #48]	; (8005e5c <HAL_I2C_Mem_Read+0x264>)
 8005e2c:	400a      	ands	r2, r1
 8005e2e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2241      	movs	r2, #65	; 0x41
 8005e34:	2120      	movs	r1, #32
 8005e36:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2242      	movs	r2, #66	; 0x42
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2240      	movs	r2, #64	; 0x40
 8005e44:	2100      	movs	r1, #0
 8005e46:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	e000      	b.n	8005e4e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8005e4c:	2302      	movs	r3, #2
  }
}
 8005e4e:	0018      	movs	r0, r3
 8005e50:	46bd      	mov	sp, r7
 8005e52:	b007      	add	sp, #28
 8005e54:	bd90      	pop	{r4, r7, pc}
 8005e56:	46c0      	nop			; (mov r8, r8)
 8005e58:	80002400 	.word	0x80002400
 8005e5c:	fe00e800 	.word	0xfe00e800

08005e60 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005e60:	b5b0      	push	{r4, r5, r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	000c      	movs	r4, r1
 8005e6a:	0010      	movs	r0, r2
 8005e6c:	0019      	movs	r1, r3
 8005e6e:	250a      	movs	r5, #10
 8005e70:	197b      	adds	r3, r7, r5
 8005e72:	1c22      	adds	r2, r4, #0
 8005e74:	801a      	strh	r2, [r3, #0]
 8005e76:	2308      	movs	r3, #8
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	1c02      	adds	r2, r0, #0
 8005e7c:	801a      	strh	r2, [r3, #0]
 8005e7e:	1dbb      	adds	r3, r7, #6
 8005e80:	1c0a      	adds	r2, r1, #0
 8005e82:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005e84:	1dbb      	adds	r3, r7, #6
 8005e86:	881b      	ldrh	r3, [r3, #0]
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	2380      	movs	r3, #128	; 0x80
 8005e8c:	045c      	lsls	r4, r3, #17
 8005e8e:	197b      	adds	r3, r7, r5
 8005e90:	8819      	ldrh	r1, [r3, #0]
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	4b23      	ldr	r3, [pc, #140]	; (8005f24 <I2C_RequestMemoryWrite+0xc4>)
 8005e96:	9300      	str	r3, [sp, #0]
 8005e98:	0023      	movs	r3, r4
 8005e9a:	f000 f9fd 	bl	8006298 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea0:	6a39      	ldr	r1, [r7, #32]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f000 f902 	bl	80060ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005eaa:	1e03      	subs	r3, r0, #0
 8005eac:	d001      	beq.n	8005eb2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e033      	b.n	8005f1a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005eb2:	1dbb      	adds	r3, r7, #6
 8005eb4:	881b      	ldrh	r3, [r3, #0]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d107      	bne.n	8005eca <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005eba:	2308      	movs	r3, #8
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	881b      	ldrh	r3, [r3, #0]
 8005ec0:	b2da      	uxtb	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	629a      	str	r2, [r3, #40]	; 0x28
 8005ec8:	e019      	b.n	8005efe <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005eca:	2308      	movs	r3, #8
 8005ecc:	18fb      	adds	r3, r7, r3
 8005ece:	881b      	ldrh	r3, [r3, #0]
 8005ed0:	0a1b      	lsrs	r3, r3, #8
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ede:	6a39      	ldr	r1, [r7, #32]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	f000 f8e3 	bl	80060ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005ee8:	1e03      	subs	r3, r0, #0
 8005eea:	d001      	beq.n	8005ef0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e014      	b.n	8005f1a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef0:	2308      	movs	r3, #8
 8005ef2:	18fb      	adds	r3, r7, r3
 8005ef4:	881b      	ldrh	r3, [r3, #0]
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005efe:	6a3a      	ldr	r2, [r7, #32]
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	0013      	movs	r3, r2
 8005f08:	2200      	movs	r2, #0
 8005f0a:	2180      	movs	r1, #128	; 0x80
 8005f0c:	f000 f890 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005f10:	1e03      	subs	r3, r0, #0
 8005f12:	d001      	beq.n	8005f18 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	0018      	movs	r0, r3
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	b004      	add	sp, #16
 8005f20:	bdb0      	pop	{r4, r5, r7, pc}
 8005f22:	46c0      	nop			; (mov r8, r8)
 8005f24:	80002000 	.word	0x80002000

08005f28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005f28:	b5b0      	push	{r4, r5, r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	000c      	movs	r4, r1
 8005f32:	0010      	movs	r0, r2
 8005f34:	0019      	movs	r1, r3
 8005f36:	250a      	movs	r5, #10
 8005f38:	197b      	adds	r3, r7, r5
 8005f3a:	1c22      	adds	r2, r4, #0
 8005f3c:	801a      	strh	r2, [r3, #0]
 8005f3e:	2308      	movs	r3, #8
 8005f40:	18fb      	adds	r3, r7, r3
 8005f42:	1c02      	adds	r2, r0, #0
 8005f44:	801a      	strh	r2, [r3, #0]
 8005f46:	1dbb      	adds	r3, r7, #6
 8005f48:	1c0a      	adds	r2, r1, #0
 8005f4a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005f4c:	1dbb      	adds	r3, r7, #6
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	197b      	adds	r3, r7, r5
 8005f54:	8819      	ldrh	r1, [r3, #0]
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	4b23      	ldr	r3, [pc, #140]	; (8005fe8 <I2C_RequestMemoryRead+0xc0>)
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	f000 f99b 	bl	8006298 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f64:	6a39      	ldr	r1, [r7, #32]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	0018      	movs	r0, r3
 8005f6a:	f000 f8a0 	bl	80060ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005f6e:	1e03      	subs	r3, r0, #0
 8005f70:	d001      	beq.n	8005f76 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e033      	b.n	8005fde <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f76:	1dbb      	adds	r3, r7, #6
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d107      	bne.n	8005f8e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f7e:	2308      	movs	r3, #8
 8005f80:	18fb      	adds	r3, r7, r3
 8005f82:	881b      	ldrh	r3, [r3, #0]
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	629a      	str	r2, [r3, #40]	; 0x28
 8005f8c:	e019      	b.n	8005fc2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f8e:	2308      	movs	r3, #8
 8005f90:	18fb      	adds	r3, r7, r3
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	0a1b      	lsrs	r3, r3, #8
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa2:	6a39      	ldr	r1, [r7, #32]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	f000 f881 	bl	80060ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005fac:	1e03      	subs	r3, r0, #0
 8005fae:	d001      	beq.n	8005fb4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e014      	b.n	8005fde <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005fb4:	2308      	movs	r3, #8
 8005fb6:	18fb      	adds	r3, r7, r3
 8005fb8:	881b      	ldrh	r3, [r3, #0]
 8005fba:	b2da      	uxtb	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005fc2:	6a3a      	ldr	r2, [r7, #32]
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	0013      	movs	r3, r2
 8005fcc:	2200      	movs	r2, #0
 8005fce:	2140      	movs	r1, #64	; 0x40
 8005fd0:	f000 f82e 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005fd4:	1e03      	subs	r3, r0, #0
 8005fd6:	d001      	beq.n	8005fdc <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e000      	b.n	8005fde <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	0018      	movs	r0, r3
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	b004      	add	sp, #16
 8005fe4:	bdb0      	pop	{r4, r5, r7, pc}
 8005fe6:	46c0      	nop			; (mov r8, r8)
 8005fe8:	80002000 	.word	0x80002000

08005fec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d103      	bne.n	800600a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2200      	movs	r2, #0
 8006008:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	2201      	movs	r2, #1
 8006012:	4013      	ands	r3, r2
 8006014:	2b01      	cmp	r3, #1
 8006016:	d007      	beq.n	8006028 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699a      	ldr	r2, [r3, #24]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2101      	movs	r1, #1
 8006024:	430a      	orrs	r2, r1
 8006026:	619a      	str	r2, [r3, #24]
  }
}
 8006028:	46c0      	nop			; (mov r8, r8)
 800602a:	46bd      	mov	sp, r7
 800602c:	b002      	add	sp, #8
 800602e:	bd80      	pop	{r7, pc}

08006030 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	603b      	str	r3, [r7, #0]
 800603c:	1dfb      	adds	r3, r7, #7
 800603e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006040:	e021      	b.n	8006086 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	3301      	adds	r3, #1
 8006046:	d01e      	beq.n	8006086 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006048:	f7fe fdfa 	bl	8004c40 <HAL_GetTick>
 800604c:	0002      	movs	r2, r0
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	429a      	cmp	r2, r3
 8006056:	d302      	bcc.n	800605e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d113      	bne.n	8006086 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006062:	2220      	movs	r2, #32
 8006064:	431a      	orrs	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2241      	movs	r2, #65	; 0x41
 800606e:	2120      	movs	r1, #32
 8006070:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2242      	movs	r2, #66	; 0x42
 8006076:	2100      	movs	r1, #0
 8006078:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2240      	movs	r2, #64	; 0x40
 800607e:	2100      	movs	r1, #0
 8006080:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e00f      	b.n	80060a6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	4013      	ands	r3, r2
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	425a      	negs	r2, r3
 8006096:	4153      	adcs	r3, r2
 8006098:	b2db      	uxtb	r3, r3
 800609a:	001a      	movs	r2, r3
 800609c:	1dfb      	adds	r3, r7, #7
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d0ce      	beq.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	0018      	movs	r0, r3
 80060a8:	46bd      	mov	sp, r7
 80060aa:	b004      	add	sp, #16
 80060ac:	bd80      	pop	{r7, pc}

080060ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060ba:	e02b      	b.n	8006114 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	0018      	movs	r0, r3
 80060c4:	f000 f86e 	bl	80061a4 <I2C_IsAcknowledgeFailed>
 80060c8:	1e03      	subs	r3, r0, #0
 80060ca:	d001      	beq.n	80060d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e029      	b.n	8006124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	3301      	adds	r3, #1
 80060d4:	d01e      	beq.n	8006114 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d6:	f7fe fdb3 	bl	8004c40 <HAL_GetTick>
 80060da:	0002      	movs	r2, r0
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d302      	bcc.n	80060ec <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d113      	bne.n	8006114 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f0:	2220      	movs	r2, #32
 80060f2:	431a      	orrs	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2241      	movs	r2, #65	; 0x41
 80060fc:	2120      	movs	r1, #32
 80060fe:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2242      	movs	r2, #66	; 0x42
 8006104:	2100      	movs	r1, #0
 8006106:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2240      	movs	r2, #64	; 0x40
 800610c:	2100      	movs	r1, #0
 800610e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e007      	b.n	8006124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	2202      	movs	r2, #2
 800611c:	4013      	ands	r3, r2
 800611e:	2b02      	cmp	r3, #2
 8006120:	d1cc      	bne.n	80060bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	0018      	movs	r0, r3
 8006126:	46bd      	mov	sp, r7
 8006128:	b004      	add	sp, #16
 800612a:	bd80      	pop	{r7, pc}

0800612c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006138:	e028      	b.n	800618c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	68b9      	ldr	r1, [r7, #8]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	0018      	movs	r0, r3
 8006142:	f000 f82f 	bl	80061a4 <I2C_IsAcknowledgeFailed>
 8006146:	1e03      	subs	r3, r0, #0
 8006148:	d001      	beq.n	800614e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e026      	b.n	800619c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614e:	f7fe fd77 	bl	8004c40 <HAL_GetTick>
 8006152:	0002      	movs	r2, r0
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	68ba      	ldr	r2, [r7, #8]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d113      	bne.n	800618c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006168:	2220      	movs	r2, #32
 800616a:	431a      	orrs	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2241      	movs	r2, #65	; 0x41
 8006174:	2120      	movs	r1, #32
 8006176:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2242      	movs	r2, #66	; 0x42
 800617c:	2100      	movs	r1, #0
 800617e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2240      	movs	r2, #64	; 0x40
 8006184:	2100      	movs	r1, #0
 8006186:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e007      	b.n	800619c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	2220      	movs	r2, #32
 8006194:	4013      	ands	r3, r2
 8006196:	2b20      	cmp	r3, #32
 8006198:	d1cf      	bne.n	800613a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	0018      	movs	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	b004      	add	sp, #16
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	2210      	movs	r2, #16
 80061b8:	4013      	ands	r3, r2
 80061ba:	2b10      	cmp	r3, #16
 80061bc:	d164      	bne.n	8006288 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	2380      	movs	r3, #128	; 0x80
 80061c6:	049b      	lsls	r3, r3, #18
 80061c8:	401a      	ands	r2, r3
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	049b      	lsls	r3, r3, #18
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d02b      	beq.n	800622a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2180      	movs	r1, #128	; 0x80
 80061de:	01c9      	lsls	r1, r1, #7
 80061e0:	430a      	orrs	r2, r1
 80061e2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061e4:	e021      	b.n	800622a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	3301      	adds	r3, #1
 80061ea:	d01e      	beq.n	800622a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ec:	f7fe fd28 	bl	8004c40 <HAL_GetTick>
 80061f0:	0002      	movs	r2, r0
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d302      	bcc.n	8006202 <I2C_IsAcknowledgeFailed+0x5e>
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d113      	bne.n	800622a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006206:	2220      	movs	r2, #32
 8006208:	431a      	orrs	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2241      	movs	r2, #65	; 0x41
 8006212:	2120      	movs	r1, #32
 8006214:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2242      	movs	r2, #66	; 0x42
 800621a:	2100      	movs	r1, #0
 800621c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2240      	movs	r2, #64	; 0x40
 8006222:	2100      	movs	r1, #0
 8006224:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e02f      	b.n	800628a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	2220      	movs	r2, #32
 8006232:	4013      	ands	r3, r2
 8006234:	2b20      	cmp	r3, #32
 8006236:	d1d6      	bne.n	80061e6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2210      	movs	r2, #16
 800623e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2220      	movs	r2, #32
 8006246:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	0018      	movs	r0, r3
 800624c:	f7ff fece 	bl	8005fec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	490e      	ldr	r1, [pc, #56]	; (8006294 <I2C_IsAcknowledgeFailed+0xf0>)
 800625c:	400a      	ands	r2, r1
 800625e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006264:	2204      	movs	r2, #4
 8006266:	431a      	orrs	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2241      	movs	r2, #65	; 0x41
 8006270:	2120      	movs	r1, #32
 8006272:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2242      	movs	r2, #66	; 0x42
 8006278:	2100      	movs	r1, #0
 800627a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2240      	movs	r2, #64	; 0x40
 8006280:	2100      	movs	r1, #0
 8006282:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e000      	b.n	800628a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b004      	add	sp, #16
 8006290:	bd80      	pop	{r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	fe00e800 	.word	0xfe00e800

08006298 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006298:	b590      	push	{r4, r7, lr}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	0008      	movs	r0, r1
 80062a2:	0011      	movs	r1, r2
 80062a4:	607b      	str	r3, [r7, #4]
 80062a6:	240a      	movs	r4, #10
 80062a8:	193b      	adds	r3, r7, r4
 80062aa:	1c02      	adds	r2, r0, #0
 80062ac:	801a      	strh	r2, [r3, #0]
 80062ae:	2009      	movs	r0, #9
 80062b0:	183b      	adds	r3, r7, r0
 80062b2:	1c0a      	adds	r2, r1, #0
 80062b4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	6a3a      	ldr	r2, [r7, #32]
 80062be:	0d51      	lsrs	r1, r2, #21
 80062c0:	2280      	movs	r2, #128	; 0x80
 80062c2:	00d2      	lsls	r2, r2, #3
 80062c4:	400a      	ands	r2, r1
 80062c6:	490e      	ldr	r1, [pc, #56]	; (8006300 <I2C_TransferConfig+0x68>)
 80062c8:	430a      	orrs	r2, r1
 80062ca:	43d2      	mvns	r2, r2
 80062cc:	401a      	ands	r2, r3
 80062ce:	0011      	movs	r1, r2
 80062d0:	193b      	adds	r3, r7, r4
 80062d2:	881b      	ldrh	r3, [r3, #0]
 80062d4:	059b      	lsls	r3, r3, #22
 80062d6:	0d9a      	lsrs	r2, r3, #22
 80062d8:	183b      	adds	r3, r7, r0
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	0418      	lsls	r0, r3, #16
 80062de:	23ff      	movs	r3, #255	; 0xff
 80062e0:	041b      	lsls	r3, r3, #16
 80062e2:	4003      	ands	r3, r0
 80062e4:	431a      	orrs	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	431a      	orrs	r2, r3
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	431a      	orrs	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80062f6:	46c0      	nop			; (mov r8, r8)
 80062f8:	46bd      	mov	sp, r7
 80062fa:	b005      	add	sp, #20
 80062fc:	bd90      	pop	{r4, r7, pc}
 80062fe:	46c0      	nop			; (mov r8, r8)
 8006300:	03ff63ff 	.word	0x03ff63ff

08006304 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2241      	movs	r2, #65	; 0x41
 8006312:	5c9b      	ldrb	r3, [r3, r2]
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b20      	cmp	r3, #32
 8006318:	d138      	bne.n	800638c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2240      	movs	r2, #64	; 0x40
 800631e:	5c9b      	ldrb	r3, [r3, r2]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006324:	2302      	movs	r3, #2
 8006326:	e032      	b.n	800638e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2240      	movs	r2, #64	; 0x40
 800632c:	2101      	movs	r1, #1
 800632e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2241      	movs	r2, #65	; 0x41
 8006334:	2124      	movs	r1, #36	; 0x24
 8006336:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2101      	movs	r1, #1
 8006344:	438a      	bics	r2, r1
 8006346:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4911      	ldr	r1, [pc, #68]	; (8006398 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006354:	400a      	ands	r2, r1
 8006356:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6819      	ldr	r1, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	430a      	orrs	r2, r1
 8006366:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2101      	movs	r1, #1
 8006374:	430a      	orrs	r2, r1
 8006376:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2241      	movs	r2, #65	; 0x41
 800637c:	2120      	movs	r1, #32
 800637e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2240      	movs	r2, #64	; 0x40
 8006384:	2100      	movs	r1, #0
 8006386:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	e000      	b.n	800638e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800638c:	2302      	movs	r3, #2
  }
}
 800638e:	0018      	movs	r0, r3
 8006390:	46bd      	mov	sp, r7
 8006392:	b002      	add	sp, #8
 8006394:	bd80      	pop	{r7, pc}
 8006396:	46c0      	nop			; (mov r8, r8)
 8006398:	ffffefff 	.word	0xffffefff

0800639c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2241      	movs	r2, #65	; 0x41
 80063aa:	5c9b      	ldrb	r3, [r3, r2]
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b20      	cmp	r3, #32
 80063b0:	d139      	bne.n	8006426 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2240      	movs	r2, #64	; 0x40
 80063b6:	5c9b      	ldrb	r3, [r3, r2]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063bc:	2302      	movs	r3, #2
 80063be:	e033      	b.n	8006428 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2240      	movs	r2, #64	; 0x40
 80063c4:	2101      	movs	r1, #1
 80063c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2241      	movs	r2, #65	; 0x41
 80063cc:	2124      	movs	r1, #36	; 0x24
 80063ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2101      	movs	r1, #1
 80063dc:	438a      	bics	r2, r1
 80063de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4a11      	ldr	r2, [pc, #68]	; (8006430 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80063ec:	4013      	ands	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	021b      	lsls	r3, r3, #8
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2101      	movs	r1, #1
 800640e:	430a      	orrs	r2, r1
 8006410:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2241      	movs	r2, #65	; 0x41
 8006416:	2120      	movs	r1, #32
 8006418:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2240      	movs	r2, #64	; 0x40
 800641e:	2100      	movs	r1, #0
 8006420:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	e000      	b.n	8006428 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006426:	2302      	movs	r3, #2
  }
}
 8006428:	0018      	movs	r0, r3
 800642a:	46bd      	mov	sp, r7
 800642c:	b004      	add	sp, #16
 800642e:	bd80      	pop	{r7, pc}
 8006430:	fffff0ff 	.word	0xfffff0ff

08006434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006434:	b5b0      	push	{r4, r5, r7, lr}
 8006436:	b08a      	sub	sp, #40	; 0x28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d102      	bne.n	8006448 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	f000 fbbf 	bl	8006bc6 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006448:	4bc9      	ldr	r3, [pc, #804]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	220c      	movs	r2, #12
 800644e:	4013      	ands	r3, r2
 8006450:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006452:	4bc7      	ldr	r3, [pc, #796]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006454:	68da      	ldr	r2, [r3, #12]
 8006456:	2380      	movs	r3, #128	; 0x80
 8006458:	025b      	lsls	r3, r3, #9
 800645a:	4013      	ands	r3, r2
 800645c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2201      	movs	r2, #1
 8006464:	4013      	ands	r3, r2
 8006466:	d100      	bne.n	800646a <HAL_RCC_OscConfig+0x36>
 8006468:	e07e      	b.n	8006568 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	2b08      	cmp	r3, #8
 800646e:	d007      	beq.n	8006480 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b0c      	cmp	r3, #12
 8006474:	d112      	bne.n	800649c <HAL_RCC_OscConfig+0x68>
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	2380      	movs	r3, #128	; 0x80
 800647a:	025b      	lsls	r3, r3, #9
 800647c:	429a      	cmp	r2, r3
 800647e:	d10d      	bne.n	800649c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006480:	4bbb      	ldr	r3, [pc, #748]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	2380      	movs	r3, #128	; 0x80
 8006486:	029b      	lsls	r3, r3, #10
 8006488:	4013      	ands	r3, r2
 800648a:	d100      	bne.n	800648e <HAL_RCC_OscConfig+0x5a>
 800648c:	e06b      	b.n	8006566 <HAL_RCC_OscConfig+0x132>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d167      	bne.n	8006566 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	f000 fb95 	bl	8006bc6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	2380      	movs	r3, #128	; 0x80
 80064a2:	025b      	lsls	r3, r3, #9
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d107      	bne.n	80064b8 <HAL_RCC_OscConfig+0x84>
 80064a8:	4bb1      	ldr	r3, [pc, #708]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	4bb0      	ldr	r3, [pc, #704]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064ae:	2180      	movs	r1, #128	; 0x80
 80064b0:	0249      	lsls	r1, r1, #9
 80064b2:	430a      	orrs	r2, r1
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e027      	b.n	8006508 <HAL_RCC_OscConfig+0xd4>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	23a0      	movs	r3, #160	; 0xa0
 80064be:	02db      	lsls	r3, r3, #11
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d10e      	bne.n	80064e2 <HAL_RCC_OscConfig+0xae>
 80064c4:	4baa      	ldr	r3, [pc, #680]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	4ba9      	ldr	r3, [pc, #676]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064ca:	2180      	movs	r1, #128	; 0x80
 80064cc:	02c9      	lsls	r1, r1, #11
 80064ce:	430a      	orrs	r2, r1
 80064d0:	601a      	str	r2, [r3, #0]
 80064d2:	4ba7      	ldr	r3, [pc, #668]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	4ba6      	ldr	r3, [pc, #664]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064d8:	2180      	movs	r1, #128	; 0x80
 80064da:	0249      	lsls	r1, r1, #9
 80064dc:	430a      	orrs	r2, r1
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	e012      	b.n	8006508 <HAL_RCC_OscConfig+0xd4>
 80064e2:	4ba3      	ldr	r3, [pc, #652]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	4ba2      	ldr	r3, [pc, #648]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064e8:	49a2      	ldr	r1, [pc, #648]	; (8006774 <HAL_RCC_OscConfig+0x340>)
 80064ea:	400a      	ands	r2, r1
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	4ba0      	ldr	r3, [pc, #640]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	2380      	movs	r3, #128	; 0x80
 80064f4:	025b      	lsls	r3, r3, #9
 80064f6:	4013      	ands	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4b9c      	ldr	r3, [pc, #624]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	4b9b      	ldr	r3, [pc, #620]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006502:	499d      	ldr	r1, [pc, #628]	; (8006778 <HAL_RCC_OscConfig+0x344>)
 8006504:	400a      	ands	r2, r1
 8006506:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d015      	beq.n	800653c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006510:	f7fe fb96 	bl	8004c40 <HAL_GetTick>
 8006514:	0003      	movs	r3, r0
 8006516:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006518:	e009      	b.n	800652e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800651a:	f7fe fb91 	bl	8004c40 <HAL_GetTick>
 800651e:	0002      	movs	r2, r0
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b64      	cmp	r3, #100	; 0x64
 8006526:	d902      	bls.n	800652e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	f000 fb4c 	bl	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800652e:	4b90      	ldr	r3, [pc, #576]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	2380      	movs	r3, #128	; 0x80
 8006534:	029b      	lsls	r3, r3, #10
 8006536:	4013      	ands	r3, r2
 8006538:	d0ef      	beq.n	800651a <HAL_RCC_OscConfig+0xe6>
 800653a:	e015      	b.n	8006568 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653c:	f7fe fb80 	bl	8004c40 <HAL_GetTick>
 8006540:	0003      	movs	r3, r0
 8006542:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006544:	e008      	b.n	8006558 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006546:	f7fe fb7b 	bl	8004c40 <HAL_GetTick>
 800654a:	0002      	movs	r2, r0
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b64      	cmp	r3, #100	; 0x64
 8006552:	d901      	bls.n	8006558 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e336      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006558:	4b85      	ldr	r3, [pc, #532]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	2380      	movs	r3, #128	; 0x80
 800655e:	029b      	lsls	r3, r3, #10
 8006560:	4013      	ands	r3, r2
 8006562:	d1f0      	bne.n	8006546 <HAL_RCC_OscConfig+0x112>
 8006564:	e000      	b.n	8006568 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006566:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2202      	movs	r2, #2
 800656e:	4013      	ands	r3, r2
 8006570:	d100      	bne.n	8006574 <HAL_RCC_OscConfig+0x140>
 8006572:	e099      	b.n	80066a8 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	2220      	movs	r2, #32
 800657e:	4013      	ands	r3, r2
 8006580:	d009      	beq.n	8006596 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8006582:	4b7b      	ldr	r3, [pc, #492]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	4b7a      	ldr	r3, [pc, #488]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006588:	2120      	movs	r1, #32
 800658a:	430a      	orrs	r2, r1
 800658c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800658e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006590:	2220      	movs	r2, #32
 8006592:	4393      	bics	r3, r2
 8006594:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	2b04      	cmp	r3, #4
 800659a:	d005      	beq.n	80065a8 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	2b0c      	cmp	r3, #12
 80065a0:	d13e      	bne.n	8006620 <HAL_RCC_OscConfig+0x1ec>
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d13b      	bne.n	8006620 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80065a8:	4b71      	ldr	r3, [pc, #452]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2204      	movs	r2, #4
 80065ae:	4013      	ands	r3, r2
 80065b0:	d004      	beq.n	80065bc <HAL_RCC_OscConfig+0x188>
 80065b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e304      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065bc:	4b6c      	ldr	r3, [pc, #432]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	4a6e      	ldr	r2, [pc, #440]	; (800677c <HAL_RCC_OscConfig+0x348>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	0019      	movs	r1, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	021a      	lsls	r2, r3, #8
 80065cc:	4b68      	ldr	r3, [pc, #416]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065ce:	430a      	orrs	r2, r1
 80065d0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80065d2:	4b67      	ldr	r3, [pc, #412]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2209      	movs	r2, #9
 80065d8:	4393      	bics	r3, r2
 80065da:	0019      	movs	r1, r3
 80065dc:	4b64      	ldr	r3, [pc, #400]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e0:	430a      	orrs	r2, r1
 80065e2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065e4:	f000 fc42 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 80065e8:	0001      	movs	r1, r0
 80065ea:	4b61      	ldr	r3, [pc, #388]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	091b      	lsrs	r3, r3, #4
 80065f0:	220f      	movs	r2, #15
 80065f2:	4013      	ands	r3, r2
 80065f4:	4a62      	ldr	r2, [pc, #392]	; (8006780 <HAL_RCC_OscConfig+0x34c>)
 80065f6:	5cd3      	ldrb	r3, [r2, r3]
 80065f8:	000a      	movs	r2, r1
 80065fa:	40da      	lsrs	r2, r3
 80065fc:	4b61      	ldr	r3, [pc, #388]	; (8006784 <HAL_RCC_OscConfig+0x350>)
 80065fe:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006600:	4b61      	ldr	r3, [pc, #388]	; (8006788 <HAL_RCC_OscConfig+0x354>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2513      	movs	r5, #19
 8006606:	197c      	adds	r4, r7, r5
 8006608:	0018      	movs	r0, r3
 800660a:	f7fe fad3 	bl	8004bb4 <HAL_InitTick>
 800660e:	0003      	movs	r3, r0
 8006610:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8006612:	197b      	adds	r3, r7, r5
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d046      	beq.n	80066a8 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800661a:	197b      	adds	r3, r7, r5
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	e2d2      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006622:	2b00      	cmp	r3, #0
 8006624:	d027      	beq.n	8006676 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006626:	4b52      	ldr	r3, [pc, #328]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	2209      	movs	r2, #9
 800662c:	4393      	bics	r3, r2
 800662e:	0019      	movs	r1, r3
 8006630:	4b4f      	ldr	r3, [pc, #316]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006634:	430a      	orrs	r2, r1
 8006636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006638:	f7fe fb02 	bl	8004c40 <HAL_GetTick>
 800663c:	0003      	movs	r3, r0
 800663e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006640:	e008      	b.n	8006654 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006642:	f7fe fafd 	bl	8004c40 <HAL_GetTick>
 8006646:	0002      	movs	r2, r0
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	2b02      	cmp	r3, #2
 800664e:	d901      	bls.n	8006654 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e2b8      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006654:	4b46      	ldr	r3, [pc, #280]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2204      	movs	r2, #4
 800665a:	4013      	ands	r3, r2
 800665c:	d0f1      	beq.n	8006642 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800665e:	4b44      	ldr	r3, [pc, #272]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	4a46      	ldr	r2, [pc, #280]	; (800677c <HAL_RCC_OscConfig+0x348>)
 8006664:	4013      	ands	r3, r2
 8006666:	0019      	movs	r1, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	021a      	lsls	r2, r3, #8
 800666e:	4b40      	ldr	r3, [pc, #256]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006670:	430a      	orrs	r2, r1
 8006672:	605a      	str	r2, [r3, #4]
 8006674:	e018      	b.n	80066a8 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006676:	4b3e      	ldr	r3, [pc, #248]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	4b3d      	ldr	r3, [pc, #244]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 800667c:	2101      	movs	r1, #1
 800667e:	438a      	bics	r2, r1
 8006680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006682:	f7fe fadd 	bl	8004c40 <HAL_GetTick>
 8006686:	0003      	movs	r3, r0
 8006688:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800668c:	f7fe fad8 	bl	8004c40 <HAL_GetTick>
 8006690:	0002      	movs	r2, r0
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b02      	cmp	r3, #2
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e293      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800669e:	4b34      	ldr	r3, [pc, #208]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2204      	movs	r2, #4
 80066a4:	4013      	ands	r3, r2
 80066a6:	d1f1      	bne.n	800668c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2210      	movs	r2, #16
 80066ae:	4013      	ands	r3, r2
 80066b0:	d100      	bne.n	80066b4 <HAL_RCC_OscConfig+0x280>
 80066b2:	e0a2      	b.n	80067fa <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d140      	bne.n	800673c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80066ba:	4b2d      	ldr	r3, [pc, #180]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	2380      	movs	r3, #128	; 0x80
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4013      	ands	r3, r2
 80066c4:	d005      	beq.n	80066d2 <HAL_RCC_OscConfig+0x29e>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e279      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066d2:	4b27      	ldr	r3, [pc, #156]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	4a2d      	ldr	r2, [pc, #180]	; (800678c <HAL_RCC_OscConfig+0x358>)
 80066d8:	4013      	ands	r3, r2
 80066da:	0019      	movs	r1, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066e0:	4b23      	ldr	r3, [pc, #140]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066e2:	430a      	orrs	r2, r1
 80066e4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066e6:	4b22      	ldr	r3, [pc, #136]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	021b      	lsls	r3, r3, #8
 80066ec:	0a19      	lsrs	r1, r3, #8
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	061a      	lsls	r2, r3, #24
 80066f4:	4b1e      	ldr	r3, [pc, #120]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 80066f6:	430a      	orrs	r2, r1
 80066f8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fe:	0b5b      	lsrs	r3, r3, #13
 8006700:	3301      	adds	r3, #1
 8006702:	2280      	movs	r2, #128	; 0x80
 8006704:	0212      	lsls	r2, r2, #8
 8006706:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006708:	4b19      	ldr	r3, [pc, #100]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	091b      	lsrs	r3, r3, #4
 800670e:	210f      	movs	r1, #15
 8006710:	400b      	ands	r3, r1
 8006712:	491b      	ldr	r1, [pc, #108]	; (8006780 <HAL_RCC_OscConfig+0x34c>)
 8006714:	5ccb      	ldrb	r3, [r1, r3]
 8006716:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006718:	4b1a      	ldr	r3, [pc, #104]	; (8006784 <HAL_RCC_OscConfig+0x350>)
 800671a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800671c:	4b1a      	ldr	r3, [pc, #104]	; (8006788 <HAL_RCC_OscConfig+0x354>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2513      	movs	r5, #19
 8006722:	197c      	adds	r4, r7, r5
 8006724:	0018      	movs	r0, r3
 8006726:	f7fe fa45 	bl	8004bb4 <HAL_InitTick>
 800672a:	0003      	movs	r3, r0
 800672c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800672e:	197b      	adds	r3, r7, r5
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d061      	beq.n	80067fa <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8006736:	197b      	adds	r3, r7, r5
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	e244      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d040      	beq.n	80067c6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006744:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	4b09      	ldr	r3, [pc, #36]	; (8006770 <HAL_RCC_OscConfig+0x33c>)
 800674a:	2180      	movs	r1, #128	; 0x80
 800674c:	0049      	lsls	r1, r1, #1
 800674e:	430a      	orrs	r2, r1
 8006750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006752:	f7fe fa75 	bl	8004c40 <HAL_GetTick>
 8006756:	0003      	movs	r3, r0
 8006758:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800675a:	e019      	b.n	8006790 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800675c:	f7fe fa70 	bl	8004c40 <HAL_GetTick>
 8006760:	0002      	movs	r2, r0
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d912      	bls.n	8006790 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e22b      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	40021000 	.word	0x40021000
 8006774:	fffeffff 	.word	0xfffeffff
 8006778:	fffbffff 	.word	0xfffbffff
 800677c:	ffffe0ff 	.word	0xffffe0ff
 8006780:	0800c518 	.word	0x0800c518
 8006784:	20000000 	.word	0x20000000
 8006788:	20000004 	.word	0x20000004
 800678c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006790:	4bca      	ldr	r3, [pc, #808]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	2380      	movs	r3, #128	; 0x80
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4013      	ands	r3, r2
 800679a:	d0df      	beq.n	800675c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800679c:	4bc7      	ldr	r3, [pc, #796]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4ac7      	ldr	r2, [pc, #796]	; (8006ac0 <HAL_RCC_OscConfig+0x68c>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	0019      	movs	r1, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067aa:	4bc4      	ldr	r3, [pc, #784]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067ac:	430a      	orrs	r2, r1
 80067ae:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067b0:	4bc2      	ldr	r3, [pc, #776]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	0a19      	lsrs	r1, r3, #8
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a1b      	ldr	r3, [r3, #32]
 80067bc:	061a      	lsls	r2, r3, #24
 80067be:	4bbf      	ldr	r3, [pc, #764]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067c0:	430a      	orrs	r2, r1
 80067c2:	605a      	str	r2, [r3, #4]
 80067c4:	e019      	b.n	80067fa <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067c6:	4bbd      	ldr	r3, [pc, #756]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	4bbc      	ldr	r3, [pc, #752]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067cc:	49bd      	ldr	r1, [pc, #756]	; (8006ac4 <HAL_RCC_OscConfig+0x690>)
 80067ce:	400a      	ands	r2, r1
 80067d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d2:	f7fe fa35 	bl	8004c40 <HAL_GetTick>
 80067d6:	0003      	movs	r3, r0
 80067d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80067da:	e008      	b.n	80067ee <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067dc:	f7fe fa30 	bl	8004c40 <HAL_GetTick>
 80067e0:	0002      	movs	r2, r0
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e1eb      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80067ee:	4bb3      	ldr	r3, [pc, #716]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	2380      	movs	r3, #128	; 0x80
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4013      	ands	r3, r2
 80067f8:	d1f0      	bne.n	80067dc <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2208      	movs	r2, #8
 8006800:	4013      	ands	r3, r2
 8006802:	d036      	beq.n	8006872 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	695b      	ldr	r3, [r3, #20]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d019      	beq.n	8006840 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800680c:	4bab      	ldr	r3, [pc, #684]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800680e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006810:	4baa      	ldr	r3, [pc, #680]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006812:	2101      	movs	r1, #1
 8006814:	430a      	orrs	r2, r1
 8006816:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006818:	f7fe fa12 	bl	8004c40 <HAL_GetTick>
 800681c:	0003      	movs	r3, r0
 800681e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006820:	e008      	b.n	8006834 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006822:	f7fe fa0d 	bl	8004c40 <HAL_GetTick>
 8006826:	0002      	movs	r2, r0
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d901      	bls.n	8006834 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e1c8      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006834:	4ba1      	ldr	r3, [pc, #644]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006838:	2202      	movs	r2, #2
 800683a:	4013      	ands	r3, r2
 800683c:	d0f1      	beq.n	8006822 <HAL_RCC_OscConfig+0x3ee>
 800683e:	e018      	b.n	8006872 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006840:	4b9e      	ldr	r3, [pc, #632]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006842:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006844:	4b9d      	ldr	r3, [pc, #628]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006846:	2101      	movs	r1, #1
 8006848:	438a      	bics	r2, r1
 800684a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800684c:	f7fe f9f8 	bl	8004c40 <HAL_GetTick>
 8006850:	0003      	movs	r3, r0
 8006852:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006856:	f7fe f9f3 	bl	8004c40 <HAL_GetTick>
 800685a:	0002      	movs	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b02      	cmp	r3, #2
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e1ae      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006868:	4b94      	ldr	r3, [pc, #592]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800686a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800686c:	2202      	movs	r2, #2
 800686e:	4013      	ands	r3, r2
 8006870:	d1f1      	bne.n	8006856 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2204      	movs	r2, #4
 8006878:	4013      	ands	r3, r2
 800687a:	d100      	bne.n	800687e <HAL_RCC_OscConfig+0x44a>
 800687c:	e0ae      	b.n	80069dc <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800687e:	2023      	movs	r0, #35	; 0x23
 8006880:	183b      	adds	r3, r7, r0
 8006882:	2200      	movs	r2, #0
 8006884:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006886:	4b8d      	ldr	r3, [pc, #564]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688a:	2380      	movs	r3, #128	; 0x80
 800688c:	055b      	lsls	r3, r3, #21
 800688e:	4013      	ands	r3, r2
 8006890:	d109      	bne.n	80068a6 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006892:	4b8a      	ldr	r3, [pc, #552]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006896:	4b89      	ldr	r3, [pc, #548]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006898:	2180      	movs	r1, #128	; 0x80
 800689a:	0549      	lsls	r1, r1, #21
 800689c:	430a      	orrs	r2, r1
 800689e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80068a0:	183b      	adds	r3, r7, r0
 80068a2:	2201      	movs	r2, #1
 80068a4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068a6:	4b88      	ldr	r3, [pc, #544]	; (8006ac8 <HAL_RCC_OscConfig+0x694>)
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	2380      	movs	r3, #128	; 0x80
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	4013      	ands	r3, r2
 80068b0:	d11a      	bne.n	80068e8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068b2:	4b85      	ldr	r3, [pc, #532]	; (8006ac8 <HAL_RCC_OscConfig+0x694>)
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	4b84      	ldr	r3, [pc, #528]	; (8006ac8 <HAL_RCC_OscConfig+0x694>)
 80068b8:	2180      	movs	r1, #128	; 0x80
 80068ba:	0049      	lsls	r1, r1, #1
 80068bc:	430a      	orrs	r2, r1
 80068be:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068c0:	f7fe f9be 	bl	8004c40 <HAL_GetTick>
 80068c4:	0003      	movs	r3, r0
 80068c6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068c8:	e008      	b.n	80068dc <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068ca:	f7fe f9b9 	bl	8004c40 <HAL_GetTick>
 80068ce:	0002      	movs	r2, r0
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b64      	cmp	r3, #100	; 0x64
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e174      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068dc:	4b7a      	ldr	r3, [pc, #488]	; (8006ac8 <HAL_RCC_OscConfig+0x694>)
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	2380      	movs	r3, #128	; 0x80
 80068e2:	005b      	lsls	r3, r3, #1
 80068e4:	4013      	ands	r3, r2
 80068e6:	d0f0      	beq.n	80068ca <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689a      	ldr	r2, [r3, #8]
 80068ec:	2380      	movs	r3, #128	; 0x80
 80068ee:	005b      	lsls	r3, r3, #1
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d107      	bne.n	8006904 <HAL_RCC_OscConfig+0x4d0>
 80068f4:	4b71      	ldr	r3, [pc, #452]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80068f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80068f8:	4b70      	ldr	r3, [pc, #448]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80068fa:	2180      	movs	r1, #128	; 0x80
 80068fc:	0049      	lsls	r1, r1, #1
 80068fe:	430a      	orrs	r2, r1
 8006900:	651a      	str	r2, [r3, #80]	; 0x50
 8006902:	e031      	b.n	8006968 <HAL_RCC_OscConfig+0x534>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10c      	bne.n	8006926 <HAL_RCC_OscConfig+0x4f2>
 800690c:	4b6b      	ldr	r3, [pc, #428]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800690e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006910:	4b6a      	ldr	r3, [pc, #424]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006912:	496c      	ldr	r1, [pc, #432]	; (8006ac4 <HAL_RCC_OscConfig+0x690>)
 8006914:	400a      	ands	r2, r1
 8006916:	651a      	str	r2, [r3, #80]	; 0x50
 8006918:	4b68      	ldr	r3, [pc, #416]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800691a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800691c:	4b67      	ldr	r3, [pc, #412]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800691e:	496b      	ldr	r1, [pc, #428]	; (8006acc <HAL_RCC_OscConfig+0x698>)
 8006920:	400a      	ands	r2, r1
 8006922:	651a      	str	r2, [r3, #80]	; 0x50
 8006924:	e020      	b.n	8006968 <HAL_RCC_OscConfig+0x534>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689a      	ldr	r2, [r3, #8]
 800692a:	23a0      	movs	r3, #160	; 0xa0
 800692c:	00db      	lsls	r3, r3, #3
 800692e:	429a      	cmp	r2, r3
 8006930:	d10e      	bne.n	8006950 <HAL_RCC_OscConfig+0x51c>
 8006932:	4b62      	ldr	r3, [pc, #392]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006934:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006936:	4b61      	ldr	r3, [pc, #388]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006938:	2180      	movs	r1, #128	; 0x80
 800693a:	00c9      	lsls	r1, r1, #3
 800693c:	430a      	orrs	r2, r1
 800693e:	651a      	str	r2, [r3, #80]	; 0x50
 8006940:	4b5e      	ldr	r3, [pc, #376]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006942:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006944:	4b5d      	ldr	r3, [pc, #372]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006946:	2180      	movs	r1, #128	; 0x80
 8006948:	0049      	lsls	r1, r1, #1
 800694a:	430a      	orrs	r2, r1
 800694c:	651a      	str	r2, [r3, #80]	; 0x50
 800694e:	e00b      	b.n	8006968 <HAL_RCC_OscConfig+0x534>
 8006950:	4b5a      	ldr	r3, [pc, #360]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006952:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006954:	4b59      	ldr	r3, [pc, #356]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006956:	495b      	ldr	r1, [pc, #364]	; (8006ac4 <HAL_RCC_OscConfig+0x690>)
 8006958:	400a      	ands	r2, r1
 800695a:	651a      	str	r2, [r3, #80]	; 0x50
 800695c:	4b57      	ldr	r3, [pc, #348]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 800695e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006960:	4b56      	ldr	r3, [pc, #344]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006962:	495a      	ldr	r1, [pc, #360]	; (8006acc <HAL_RCC_OscConfig+0x698>)
 8006964:	400a      	ands	r2, r1
 8006966:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d015      	beq.n	800699c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006970:	f7fe f966 	bl	8004c40 <HAL_GetTick>
 8006974:	0003      	movs	r3, r0
 8006976:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006978:	e009      	b.n	800698e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800697a:	f7fe f961 	bl	8004c40 <HAL_GetTick>
 800697e:	0002      	movs	r2, r0
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	4a52      	ldr	r2, [pc, #328]	; (8006ad0 <HAL_RCC_OscConfig+0x69c>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e11b      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800698e:	4b4b      	ldr	r3, [pc, #300]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006990:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006992:	2380      	movs	r3, #128	; 0x80
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4013      	ands	r3, r2
 8006998:	d0ef      	beq.n	800697a <HAL_RCC_OscConfig+0x546>
 800699a:	e014      	b.n	80069c6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800699c:	f7fe f950 	bl	8004c40 <HAL_GetTick>
 80069a0:	0003      	movs	r3, r0
 80069a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80069a4:	e009      	b.n	80069ba <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069a6:	f7fe f94b 	bl	8004c40 <HAL_GetTick>
 80069aa:	0002      	movs	r2, r0
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	4a47      	ldr	r2, [pc, #284]	; (8006ad0 <HAL_RCC_OscConfig+0x69c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e105      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80069ba:	4b40      	ldr	r3, [pc, #256]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069be:	2380      	movs	r3, #128	; 0x80
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4013      	ands	r3, r2
 80069c4:	d1ef      	bne.n	80069a6 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80069c6:	2323      	movs	r3, #35	; 0x23
 80069c8:	18fb      	adds	r3, r7, r3
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d105      	bne.n	80069dc <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069d0:	4b3a      	ldr	r3, [pc, #232]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069d4:	4b39      	ldr	r3, [pc, #228]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069d6:	493f      	ldr	r1, [pc, #252]	; (8006ad4 <HAL_RCC_OscConfig+0x6a0>)
 80069d8:	400a      	ands	r2, r1
 80069da:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2220      	movs	r2, #32
 80069e2:	4013      	ands	r3, r2
 80069e4:	d049      	beq.n	8006a7a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d026      	beq.n	8006a3c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80069ee:	4b33      	ldr	r3, [pc, #204]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069f0:	689a      	ldr	r2, [r3, #8]
 80069f2:	4b32      	ldr	r3, [pc, #200]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069f4:	2101      	movs	r1, #1
 80069f6:	430a      	orrs	r2, r1
 80069f8:	609a      	str	r2, [r3, #8]
 80069fa:	4b30      	ldr	r3, [pc, #192]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 80069fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069fe:	4b2f      	ldr	r3, [pc, #188]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a00:	2101      	movs	r1, #1
 8006a02:	430a      	orrs	r2, r1
 8006a04:	635a      	str	r2, [r3, #52]	; 0x34
 8006a06:	4b34      	ldr	r3, [pc, #208]	; (8006ad8 <HAL_RCC_OscConfig+0x6a4>)
 8006a08:	6a1a      	ldr	r2, [r3, #32]
 8006a0a:	4b33      	ldr	r3, [pc, #204]	; (8006ad8 <HAL_RCC_OscConfig+0x6a4>)
 8006a0c:	2180      	movs	r1, #128	; 0x80
 8006a0e:	0189      	lsls	r1, r1, #6
 8006a10:	430a      	orrs	r2, r1
 8006a12:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a14:	f7fe f914 	bl	8004c40 <HAL_GetTick>
 8006a18:	0003      	movs	r3, r0
 8006a1a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a1c:	e008      	b.n	8006a30 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a1e:	f7fe f90f 	bl	8004c40 <HAL_GetTick>
 8006a22:	0002      	movs	r2, r0
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d901      	bls.n	8006a30 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e0ca      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a30:	4b22      	ldr	r3, [pc, #136]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	2202      	movs	r2, #2
 8006a36:	4013      	ands	r3, r2
 8006a38:	d0f1      	beq.n	8006a1e <HAL_RCC_OscConfig+0x5ea>
 8006a3a:	e01e      	b.n	8006a7a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006a3c:	4b1f      	ldr	r3, [pc, #124]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a3e:	689a      	ldr	r2, [r3, #8]
 8006a40:	4b1e      	ldr	r3, [pc, #120]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a42:	2101      	movs	r1, #1
 8006a44:	438a      	bics	r2, r1
 8006a46:	609a      	str	r2, [r3, #8]
 8006a48:	4b23      	ldr	r3, [pc, #140]	; (8006ad8 <HAL_RCC_OscConfig+0x6a4>)
 8006a4a:	6a1a      	ldr	r2, [r3, #32]
 8006a4c:	4b22      	ldr	r3, [pc, #136]	; (8006ad8 <HAL_RCC_OscConfig+0x6a4>)
 8006a4e:	4923      	ldr	r1, [pc, #140]	; (8006adc <HAL_RCC_OscConfig+0x6a8>)
 8006a50:	400a      	ands	r2, r1
 8006a52:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a54:	f7fe f8f4 	bl	8004c40 <HAL_GetTick>
 8006a58:	0003      	movs	r3, r0
 8006a5a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a5e:	f7fe f8ef 	bl	8004c40 <HAL_GetTick>
 8006a62:	0002      	movs	r2, r0
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e0aa      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a70:	4b12      	ldr	r3, [pc, #72]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2202      	movs	r2, #2
 8006a76:	4013      	ands	r3, r2
 8006a78:	d1f1      	bne.n	8006a5e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d100      	bne.n	8006a84 <HAL_RCC_OscConfig+0x650>
 8006a82:	e09f      	b.n	8006bc4 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	2b0c      	cmp	r3, #12
 8006a88:	d100      	bne.n	8006a8c <HAL_RCC_OscConfig+0x658>
 8006a8a:	e078      	b.n	8006b7e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	d159      	bne.n	8006b48 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a94:	4b09      	ldr	r3, [pc, #36]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	4b08      	ldr	r3, [pc, #32]	; (8006abc <HAL_RCC_OscConfig+0x688>)
 8006a9a:	4911      	ldr	r1, [pc, #68]	; (8006ae0 <HAL_RCC_OscConfig+0x6ac>)
 8006a9c:	400a      	ands	r2, r1
 8006a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa0:	f7fe f8ce 	bl	8004c40 <HAL_GetTick>
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006aa8:	e01c      	b.n	8006ae4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aaa:	f7fe f8c9 	bl	8004c40 <HAL_GetTick>
 8006aae:	0002      	movs	r2, r0
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d915      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e084      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	ffff1fff 	.word	0xffff1fff
 8006ac4:	fffffeff 	.word	0xfffffeff
 8006ac8:	40007000 	.word	0x40007000
 8006acc:	fffffbff 	.word	0xfffffbff
 8006ad0:	00001388 	.word	0x00001388
 8006ad4:	efffffff 	.word	0xefffffff
 8006ad8:	40010000 	.word	0x40010000
 8006adc:	ffffdfff 	.word	0xffffdfff
 8006ae0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006ae4:	4b3a      	ldr	r3, [pc, #232]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	2380      	movs	r3, #128	; 0x80
 8006aea:	049b      	lsls	r3, r3, #18
 8006aec:	4013      	ands	r3, r2
 8006aee:	d1dc      	bne.n	8006aaa <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006af0:	4b37      	ldr	r3, [pc, #220]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	4a37      	ldr	r2, [pc, #220]	; (8006bd4 <HAL_RCC_OscConfig+0x7a0>)
 8006af6:	4013      	ands	r3, r2
 8006af8:	0019      	movs	r1, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	4b31      	ldr	r3, [pc, #196]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b10:	4b2f      	ldr	r3, [pc, #188]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	4b2e      	ldr	r3, [pc, #184]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b16:	2180      	movs	r1, #128	; 0x80
 8006b18:	0449      	lsls	r1, r1, #17
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1e:	f7fe f88f 	bl	8004c40 <HAL_GetTick>
 8006b22:	0003      	movs	r3, r0
 8006b24:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006b26:	e008      	b.n	8006b3a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b28:	f7fe f88a 	bl	8004c40 <HAL_GetTick>
 8006b2c:	0002      	movs	r2, r0
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d901      	bls.n	8006b3a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e045      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006b3a:	4b25      	ldr	r3, [pc, #148]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	2380      	movs	r3, #128	; 0x80
 8006b40:	049b      	lsls	r3, r3, #18
 8006b42:	4013      	ands	r3, r2
 8006b44:	d0f0      	beq.n	8006b28 <HAL_RCC_OscConfig+0x6f4>
 8006b46:	e03d      	b.n	8006bc4 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b48:	4b21      	ldr	r3, [pc, #132]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	4b20      	ldr	r3, [pc, #128]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b4e:	4922      	ldr	r1, [pc, #136]	; (8006bd8 <HAL_RCC_OscConfig+0x7a4>)
 8006b50:	400a      	ands	r2, r1
 8006b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b54:	f7fe f874 	bl	8004c40 <HAL_GetTick>
 8006b58:	0003      	movs	r3, r0
 8006b5a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b5c:	e008      	b.n	8006b70 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b5e:	f7fe f86f 	bl	8004c40 <HAL_GetTick>
 8006b62:	0002      	movs	r2, r0
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d901      	bls.n	8006b70 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	e02a      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b70:	4b17      	ldr	r3, [pc, #92]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	2380      	movs	r3, #128	; 0x80
 8006b76:	049b      	lsls	r3, r3, #18
 8006b78:	4013      	ands	r3, r2
 8006b7a:	d1f0      	bne.n	8006b5e <HAL_RCC_OscConfig+0x72a>
 8006b7c:	e022      	b.n	8006bc4 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d101      	bne.n	8006b8a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e01d      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b8a:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <HAL_RCC_OscConfig+0x79c>)
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	2380      	movs	r3, #128	; 0x80
 8006b94:	025b      	lsls	r3, r3, #9
 8006b96:	401a      	ands	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d10f      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006ba0:	69ba      	ldr	r2, [r7, #24]
 8006ba2:	23f0      	movs	r3, #240	; 0xf0
 8006ba4:	039b      	lsls	r3, r3, #14
 8006ba6:	401a      	ands	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d107      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8006bb0:	69ba      	ldr	r2, [r7, #24]
 8006bb2:	23c0      	movs	r3, #192	; 0xc0
 8006bb4:	041b      	lsls	r3, r3, #16
 8006bb6:	401a      	ands	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d001      	beq.n	8006bc4 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e000      	b.n	8006bc6 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	0018      	movs	r0, r3
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	b00a      	add	sp, #40	; 0x28
 8006bcc:	bdb0      	pop	{r4, r5, r7, pc}
 8006bce:	46c0      	nop			; (mov r8, r8)
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	ff02ffff 	.word	0xff02ffff
 8006bd8:	feffffff 	.word	0xfeffffff

08006bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bdc:	b5b0      	push	{r4, r5, r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e128      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bf0:	4b96      	ldr	r3, [pc, #600]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d91e      	bls.n	8006c3c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bfe:	4b93      	ldr	r3, [pc, #588]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2201      	movs	r2, #1
 8006c04:	4393      	bics	r3, r2
 8006c06:	0019      	movs	r1, r3
 8006c08:	4b90      	ldr	r3, [pc, #576]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006c0a:	683a      	ldr	r2, [r7, #0]
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c10:	f7fe f816 	bl	8004c40 <HAL_GetTick>
 8006c14:	0003      	movs	r3, r0
 8006c16:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c18:	e009      	b.n	8006c2e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c1a:	f7fe f811 	bl	8004c40 <HAL_GetTick>
 8006c1e:	0002      	movs	r2, r0
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	4a8a      	ldr	r2, [pc, #552]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e109      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c2e:	4b87      	ldr	r3, [pc, #540]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2201      	movs	r2, #1
 8006c34:	4013      	ands	r3, r2
 8006c36:	683a      	ldr	r2, [r7, #0]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d1ee      	bne.n	8006c1a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2202      	movs	r2, #2
 8006c42:	4013      	ands	r3, r2
 8006c44:	d009      	beq.n	8006c5a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c46:	4b83      	ldr	r3, [pc, #524]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	22f0      	movs	r2, #240	; 0xf0
 8006c4c:	4393      	bics	r3, r2
 8006c4e:	0019      	movs	r1, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689a      	ldr	r2, [r3, #8]
 8006c54:	4b7f      	ldr	r3, [pc, #508]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006c56:	430a      	orrs	r2, r1
 8006c58:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	4013      	ands	r3, r2
 8006c62:	d100      	bne.n	8006c66 <HAL_RCC_ClockConfig+0x8a>
 8006c64:	e089      	b.n	8006d7a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d107      	bne.n	8006c7e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c6e:	4b79      	ldr	r3, [pc, #484]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	2380      	movs	r3, #128	; 0x80
 8006c74:	029b      	lsls	r3, r3, #10
 8006c76:	4013      	ands	r3, r2
 8006c78:	d120      	bne.n	8006cbc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e0e1      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d107      	bne.n	8006c96 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c86:	4b73      	ldr	r3, [pc, #460]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	2380      	movs	r3, #128	; 0x80
 8006c8c:	049b      	lsls	r3, r3, #18
 8006c8e:	4013      	ands	r3, r2
 8006c90:	d114      	bne.n	8006cbc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e0d5      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d106      	bne.n	8006cac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c9e:	4b6d      	ldr	r3, [pc, #436]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	d109      	bne.n	8006cbc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e0ca      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006cac:	4b69      	ldr	r3, [pc, #420]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	2380      	movs	r3, #128	; 0x80
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	d101      	bne.n	8006cbc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e0c2      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cbc:	4b65      	ldr	r3, [pc, #404]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	4393      	bics	r3, r2
 8006cc4:	0019      	movs	r1, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	4b62      	ldr	r3, [pc, #392]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cd0:	f7fd ffb6 	bl	8004c40 <HAL_GetTick>
 8006cd4:	0003      	movs	r3, r0
 8006cd6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d111      	bne.n	8006d04 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ce0:	e009      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ce2:	f7fd ffad 	bl	8004c40 <HAL_GetTick>
 8006ce6:	0002      	movs	r2, r0
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	4a58      	ldr	r2, [pc, #352]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d901      	bls.n	8006cf6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e0a5      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cf6:	4b57      	ldr	r3, [pc, #348]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	220c      	movs	r2, #12
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	2b08      	cmp	r3, #8
 8006d00:	d1ef      	bne.n	8006ce2 <HAL_RCC_ClockConfig+0x106>
 8006d02:	e03a      	b.n	8006d7a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	2b03      	cmp	r3, #3
 8006d0a:	d111      	bne.n	8006d30 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d0c:	e009      	b.n	8006d22 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d0e:	f7fd ff97 	bl	8004c40 <HAL_GetTick>
 8006d12:	0002      	movs	r2, r0
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	4a4d      	ldr	r2, [pc, #308]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d901      	bls.n	8006d22 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e08f      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d22:	4b4c      	ldr	r3, [pc, #304]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	220c      	movs	r2, #12
 8006d28:	4013      	ands	r3, r2
 8006d2a:	2b0c      	cmp	r3, #12
 8006d2c:	d1ef      	bne.n	8006d0e <HAL_RCC_ClockConfig+0x132>
 8006d2e:	e024      	b.n	8006d7a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d11b      	bne.n	8006d70 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d38:	e009      	b.n	8006d4e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d3a:	f7fd ff81 	bl	8004c40 <HAL_GetTick>
 8006d3e:	0002      	movs	r2, r0
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	4a42      	ldr	r2, [pc, #264]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d901      	bls.n	8006d4e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e079      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d4e:	4b41      	ldr	r3, [pc, #260]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	220c      	movs	r2, #12
 8006d54:	4013      	ands	r3, r2
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	d1ef      	bne.n	8006d3a <HAL_RCC_ClockConfig+0x15e>
 8006d5a:	e00e      	b.n	8006d7a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d5c:	f7fd ff70 	bl	8004c40 <HAL_GetTick>
 8006d60:	0002      	movs	r2, r0
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	4a3a      	ldr	r2, [pc, #232]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d901      	bls.n	8006d70 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e068      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006d70:	4b38      	ldr	r3, [pc, #224]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	220c      	movs	r2, #12
 8006d76:	4013      	ands	r3, r2
 8006d78:	d1f0      	bne.n	8006d5c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d7a:	4b34      	ldr	r3, [pc, #208]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	4013      	ands	r3, r2
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d21e      	bcs.n	8006dc6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d88:	4b30      	ldr	r3, [pc, #192]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	4393      	bics	r3, r2
 8006d90:	0019      	movs	r1, r3
 8006d92:	4b2e      	ldr	r3, [pc, #184]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d9a:	f7fd ff51 	bl	8004c40 <HAL_GetTick>
 8006d9e:	0003      	movs	r3, r0
 8006da0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006da2:	e009      	b.n	8006db8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006da4:	f7fd ff4c 	bl	8004c40 <HAL_GetTick>
 8006da8:	0002      	movs	r2, r0
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	4a28      	ldr	r2, [pc, #160]	; (8006e50 <HAL_RCC_ClockConfig+0x274>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d901      	bls.n	8006db8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006db4:	2303      	movs	r3, #3
 8006db6:	e044      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006db8:	4b24      	ldr	r3, [pc, #144]	; (8006e4c <HAL_RCC_ClockConfig+0x270>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d1ee      	bne.n	8006da4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2204      	movs	r2, #4
 8006dcc:	4013      	ands	r3, r2
 8006dce:	d009      	beq.n	8006de4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dd0:	4b20      	ldr	r3, [pc, #128]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	4a20      	ldr	r2, [pc, #128]	; (8006e58 <HAL_RCC_ClockConfig+0x27c>)
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	0019      	movs	r1, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	68da      	ldr	r2, [r3, #12]
 8006dde:	4b1d      	ldr	r3, [pc, #116]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006de0:	430a      	orrs	r2, r1
 8006de2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2208      	movs	r2, #8
 8006dea:	4013      	ands	r3, r2
 8006dec:	d00a      	beq.n	8006e04 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006dee:	4b19      	ldr	r3, [pc, #100]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	4a1a      	ldr	r2, [pc, #104]	; (8006e5c <HAL_RCC_ClockConfig+0x280>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	0019      	movs	r1, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	00da      	lsls	r2, r3, #3
 8006dfe:	4b15      	ldr	r3, [pc, #84]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006e00:	430a      	orrs	r2, r1
 8006e02:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e04:	f000 f832 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 8006e08:	0001      	movs	r1, r0
 8006e0a:	4b12      	ldr	r3, [pc, #72]	; (8006e54 <HAL_RCC_ClockConfig+0x278>)
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	091b      	lsrs	r3, r3, #4
 8006e10:	220f      	movs	r2, #15
 8006e12:	4013      	ands	r3, r2
 8006e14:	4a12      	ldr	r2, [pc, #72]	; (8006e60 <HAL_RCC_ClockConfig+0x284>)
 8006e16:	5cd3      	ldrb	r3, [r2, r3]
 8006e18:	000a      	movs	r2, r1
 8006e1a:	40da      	lsrs	r2, r3
 8006e1c:	4b11      	ldr	r3, [pc, #68]	; (8006e64 <HAL_RCC_ClockConfig+0x288>)
 8006e1e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006e20:	4b11      	ldr	r3, [pc, #68]	; (8006e68 <HAL_RCC_ClockConfig+0x28c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	250b      	movs	r5, #11
 8006e26:	197c      	adds	r4, r7, r5
 8006e28:	0018      	movs	r0, r3
 8006e2a:	f7fd fec3 	bl	8004bb4 <HAL_InitTick>
 8006e2e:	0003      	movs	r3, r0
 8006e30:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006e32:	197b      	adds	r3, r7, r5
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d002      	beq.n	8006e40 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006e3a:	197b      	adds	r3, r7, r5
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	e000      	b.n	8006e42 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	0018      	movs	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	b004      	add	sp, #16
 8006e48:	bdb0      	pop	{r4, r5, r7, pc}
 8006e4a:	46c0      	nop			; (mov r8, r8)
 8006e4c:	40022000 	.word	0x40022000
 8006e50:	00001388 	.word	0x00001388
 8006e54:	40021000 	.word	0x40021000
 8006e58:	fffff8ff 	.word	0xfffff8ff
 8006e5c:	ffffc7ff 	.word	0xffffc7ff
 8006e60:	0800c518 	.word	0x0800c518
 8006e64:	20000000 	.word	0x20000000
 8006e68:	20000004 	.word	0x20000004

08006e6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e6c:	b5b0      	push	{r4, r5, r7, lr}
 8006e6e:	b08e      	sub	sp, #56	; 0x38
 8006e70:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006e72:	4b4c      	ldr	r3, [pc, #304]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e7a:	230c      	movs	r3, #12
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	2b0c      	cmp	r3, #12
 8006e80:	d014      	beq.n	8006eac <HAL_RCC_GetSysClockFreq+0x40>
 8006e82:	d900      	bls.n	8006e86 <HAL_RCC_GetSysClockFreq+0x1a>
 8006e84:	e07b      	b.n	8006f7e <HAL_RCC_GetSysClockFreq+0x112>
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d002      	beq.n	8006e90 <HAL_RCC_GetSysClockFreq+0x24>
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d00b      	beq.n	8006ea6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e8e:	e076      	b.n	8006f7e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006e90:	4b44      	ldr	r3, [pc, #272]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2210      	movs	r2, #16
 8006e96:	4013      	ands	r3, r2
 8006e98:	d002      	beq.n	8006ea0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006e9a:	4b43      	ldr	r3, [pc, #268]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006e9c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006e9e:	e07c      	b.n	8006f9a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006ea0:	4b42      	ldr	r3, [pc, #264]	; (8006fac <HAL_RCC_GetSysClockFreq+0x140>)
 8006ea2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006ea4:	e079      	b.n	8006f9a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006ea6:	4b42      	ldr	r3, [pc, #264]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x144>)
 8006ea8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006eaa:	e076      	b.n	8006f9a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eae:	0c9a      	lsrs	r2, r3, #18
 8006eb0:	230f      	movs	r3, #15
 8006eb2:	401a      	ands	r2, r3
 8006eb4:	4b3f      	ldr	r3, [pc, #252]	; (8006fb4 <HAL_RCC_GetSysClockFreq+0x148>)
 8006eb6:	5c9b      	ldrb	r3, [r3, r2]
 8006eb8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ebc:	0d9a      	lsrs	r2, r3, #22
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ec6:	4b37      	ldr	r3, [pc, #220]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006ec8:	68da      	ldr	r2, [r3, #12]
 8006eca:	2380      	movs	r3, #128	; 0x80
 8006ecc:	025b      	lsls	r3, r3, #9
 8006ece:	4013      	ands	r3, r2
 8006ed0:	d01a      	beq.n	8006f08 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed4:	61bb      	str	r3, [r7, #24]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	61fb      	str	r3, [r7, #28]
 8006eda:	4a35      	ldr	r2, [pc, #212]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x144>)
 8006edc:	2300      	movs	r3, #0
 8006ede:	69b8      	ldr	r0, [r7, #24]
 8006ee0:	69f9      	ldr	r1, [r7, #28]
 8006ee2:	f7f9 fb01 	bl	80004e8 <__aeabi_lmul>
 8006ee6:	0002      	movs	r2, r0
 8006ee8:	000b      	movs	r3, r1
 8006eea:	0010      	movs	r0, r2
 8006eec:	0019      	movs	r1, r3
 8006eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef0:	613b      	str	r3, [r7, #16]
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	617b      	str	r3, [r7, #20]
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f7f9 fad5 	bl	80004a8 <__aeabi_uldivmod>
 8006efe:	0002      	movs	r2, r0
 8006f00:	000b      	movs	r3, r1
 8006f02:	0013      	movs	r3, r2
 8006f04:	637b      	str	r3, [r7, #52]	; 0x34
 8006f06:	e037      	b.n	8006f78 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006f08:	4b26      	ldr	r3, [pc, #152]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2210      	movs	r2, #16
 8006f0e:	4013      	ands	r3, r2
 8006f10:	d01a      	beq.n	8006f48 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f14:	60bb      	str	r3, [r7, #8]
 8006f16:	2300      	movs	r3, #0
 8006f18:	60fb      	str	r3, [r7, #12]
 8006f1a:	4a23      	ldr	r2, [pc, #140]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	68b8      	ldr	r0, [r7, #8]
 8006f20:	68f9      	ldr	r1, [r7, #12]
 8006f22:	f7f9 fae1 	bl	80004e8 <__aeabi_lmul>
 8006f26:	0002      	movs	r2, r0
 8006f28:	000b      	movs	r3, r1
 8006f2a:	0010      	movs	r0, r2
 8006f2c:	0019      	movs	r1, r3
 8006f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f30:	603b      	str	r3, [r7, #0]
 8006f32:	2300      	movs	r3, #0
 8006f34:	607b      	str	r3, [r7, #4]
 8006f36:	683a      	ldr	r2, [r7, #0]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f7f9 fab5 	bl	80004a8 <__aeabi_uldivmod>
 8006f3e:	0002      	movs	r2, r0
 8006f40:	000b      	movs	r3, r1
 8006f42:	0013      	movs	r3, r2
 8006f44:	637b      	str	r3, [r7, #52]	; 0x34
 8006f46:	e017      	b.n	8006f78 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4a:	0018      	movs	r0, r3
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	0019      	movs	r1, r3
 8006f50:	4a16      	ldr	r2, [pc, #88]	; (8006fac <HAL_RCC_GetSysClockFreq+0x140>)
 8006f52:	2300      	movs	r3, #0
 8006f54:	f7f9 fac8 	bl	80004e8 <__aeabi_lmul>
 8006f58:	0002      	movs	r2, r0
 8006f5a:	000b      	movs	r3, r1
 8006f5c:	0010      	movs	r0, r2
 8006f5e:	0019      	movs	r1, r3
 8006f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f62:	001c      	movs	r4, r3
 8006f64:	2300      	movs	r3, #0
 8006f66:	001d      	movs	r5, r3
 8006f68:	0022      	movs	r2, r4
 8006f6a:	002b      	movs	r3, r5
 8006f6c:	f7f9 fa9c 	bl	80004a8 <__aeabi_uldivmod>
 8006f70:	0002      	movs	r2, r0
 8006f72:	000b      	movs	r3, r1
 8006f74:	0013      	movs	r3, r2
 8006f76:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006f78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f7a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006f7c:	e00d      	b.n	8006f9a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006f7e:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	0b5b      	lsrs	r3, r3, #13
 8006f84:	2207      	movs	r2, #7
 8006f86:	4013      	ands	r3, r2
 8006f88:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	2280      	movs	r2, #128	; 0x80
 8006f90:	0212      	lsls	r2, r2, #8
 8006f92:	409a      	lsls	r2, r3
 8006f94:	0013      	movs	r3, r2
 8006f96:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006f98:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	b00e      	add	sp, #56	; 0x38
 8006fa2:	bdb0      	pop	{r4, r5, r7, pc}
 8006fa4:	40021000 	.word	0x40021000
 8006fa8:	003d0900 	.word	0x003d0900
 8006fac:	00f42400 	.word	0x00f42400
 8006fb0:	007a1200 	.word	0x007a1200
 8006fb4:	0800c530 	.word	0x0800c530

08006fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fbc:	4b02      	ldr	r3, [pc, #8]	; (8006fc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
}
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	46c0      	nop			; (mov r8, r8)
 8006fc8:	20000000 	.word	0x20000000

08006fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fd0:	f7ff fff2 	bl	8006fb8 <HAL_RCC_GetHCLKFreq>
 8006fd4:	0001      	movs	r1, r0
 8006fd6:	4b06      	ldr	r3, [pc, #24]	; (8006ff0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	0a1b      	lsrs	r3, r3, #8
 8006fdc:	2207      	movs	r2, #7
 8006fde:	4013      	ands	r3, r2
 8006fe0:	4a04      	ldr	r2, [pc, #16]	; (8006ff4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006fe2:	5cd3      	ldrb	r3, [r2, r3]
 8006fe4:	40d9      	lsrs	r1, r3
 8006fe6:	000b      	movs	r3, r1
}
 8006fe8:	0018      	movs	r0, r3
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	46c0      	nop			; (mov r8, r8)
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	0800c528 	.word	0x0800c528

08006ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ffc:	f7ff ffdc 	bl	8006fb8 <HAL_RCC_GetHCLKFreq>
 8007000:	0001      	movs	r1, r0
 8007002:	4b06      	ldr	r3, [pc, #24]	; (800701c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	0adb      	lsrs	r3, r3, #11
 8007008:	2207      	movs	r2, #7
 800700a:	4013      	ands	r3, r2
 800700c:	4a04      	ldr	r2, [pc, #16]	; (8007020 <HAL_RCC_GetPCLK2Freq+0x28>)
 800700e:	5cd3      	ldrb	r3, [r2, r3]
 8007010:	40d9      	lsrs	r1, r3
 8007012:	000b      	movs	r3, r1
}
 8007014:	0018      	movs	r0, r3
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	46c0      	nop			; (mov r8, r8)
 800701c:	40021000 	.word	0x40021000
 8007020:	0800c528 	.word	0x0800c528

08007024 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800702c:	2017      	movs	r0, #23
 800702e:	183b      	adds	r3, r7, r0
 8007030:	2200      	movs	r2, #0
 8007032:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2220      	movs	r2, #32
 800703a:	4013      	ands	r3, r2
 800703c:	d100      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800703e:	e0c2      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007040:	4b98      	ldr	r3, [pc, #608]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007044:	2380      	movs	r3, #128	; 0x80
 8007046:	055b      	lsls	r3, r3, #21
 8007048:	4013      	ands	r3, r2
 800704a:	d109      	bne.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800704c:	4b95      	ldr	r3, [pc, #596]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800704e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007050:	4b94      	ldr	r3, [pc, #592]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007052:	2180      	movs	r1, #128	; 0x80
 8007054:	0549      	lsls	r1, r1, #21
 8007056:	430a      	orrs	r2, r1
 8007058:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800705a:	183b      	adds	r3, r7, r0
 800705c:	2201      	movs	r2, #1
 800705e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007060:	4b91      	ldr	r3, [pc, #580]	; (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	2380      	movs	r3, #128	; 0x80
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	4013      	ands	r3, r2
 800706a:	d11a      	bne.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800706c:	4b8e      	ldr	r3, [pc, #568]	; (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	4b8d      	ldr	r3, [pc, #564]	; (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007072:	2180      	movs	r1, #128	; 0x80
 8007074:	0049      	lsls	r1, r1, #1
 8007076:	430a      	orrs	r2, r1
 8007078:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800707a:	f7fd fde1 	bl	8004c40 <HAL_GetTick>
 800707e:	0003      	movs	r3, r0
 8007080:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007082:	e008      	b.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007084:	f7fd fddc 	bl	8004c40 <HAL_GetTick>
 8007088:	0002      	movs	r2, r0
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	2b64      	cmp	r3, #100	; 0x64
 8007090:	d901      	bls.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	e102      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x278>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007096:	4b84      	ldr	r3, [pc, #528]	; (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	2380      	movs	r3, #128	; 0x80
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	4013      	ands	r3, r2
 80070a0:	d0f0      	beq.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80070a2:	4b80      	ldr	r3, [pc, #512]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	23c0      	movs	r3, #192	; 0xc0
 80070a8:	039b      	lsls	r3, r3, #14
 80070aa:	4013      	ands	r3, r2
 80070ac:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	23c0      	movs	r3, #192	; 0xc0
 80070b4:	039b      	lsls	r3, r3, #14
 80070b6:	4013      	ands	r3, r2
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d013      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	23c0      	movs	r3, #192	; 0xc0
 80070c4:	029b      	lsls	r3, r3, #10
 80070c6:	401a      	ands	r2, r3
 80070c8:	23c0      	movs	r3, #192	; 0xc0
 80070ca:	029b      	lsls	r3, r3, #10
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d10a      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80070d0:	4b74      	ldr	r3, [pc, #464]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	2380      	movs	r3, #128	; 0x80
 80070d6:	029b      	lsls	r3, r3, #10
 80070d8:	401a      	ands	r2, r3
 80070da:	2380      	movs	r3, #128	; 0x80
 80070dc:	029b      	lsls	r3, r3, #10
 80070de:	429a      	cmp	r2, r3
 80070e0:	d101      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e0da      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x278>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80070e6:	4b6f      	ldr	r3, [pc, #444]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80070ea:	23c0      	movs	r3, #192	; 0xc0
 80070ec:	029b      	lsls	r3, r3, #10
 80070ee:	4013      	ands	r3, r2
 80070f0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d03b      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685a      	ldr	r2, [r3, #4]
 80070fc:	23c0      	movs	r3, #192	; 0xc0
 80070fe:	029b      	lsls	r3, r3, #10
 8007100:	4013      	ands	r3, r2
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	429a      	cmp	r2, r3
 8007106:	d033      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2220      	movs	r2, #32
 800710e:	4013      	ands	r3, r2
 8007110:	d02e      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007112:	4b64      	ldr	r3, [pc, #400]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007116:	4a65      	ldr	r2, [pc, #404]	; (80072ac <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007118:	4013      	ands	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800711c:	4b61      	ldr	r3, [pc, #388]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800711e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007120:	4b60      	ldr	r3, [pc, #384]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007122:	2180      	movs	r1, #128	; 0x80
 8007124:	0309      	lsls	r1, r1, #12
 8007126:	430a      	orrs	r2, r1
 8007128:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800712a:	4b5e      	ldr	r3, [pc, #376]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800712c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800712e:	4b5d      	ldr	r3, [pc, #372]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007130:	495f      	ldr	r1, [pc, #380]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007132:	400a      	ands	r2, r1
 8007134:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007136:	4b5b      	ldr	r3, [pc, #364]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	2380      	movs	r3, #128	; 0x80
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	4013      	ands	r3, r2
 8007144:	d014      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007146:	f7fd fd7b 	bl	8004c40 <HAL_GetTick>
 800714a:	0003      	movs	r3, r0
 800714c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800714e:	e009      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007150:	f7fd fd76 	bl	8004c40 <HAL_GetTick>
 8007154:	0002      	movs	r2, r0
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	4a56      	ldr	r2, [pc, #344]	; (80072b4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d901      	bls.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e09b      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x278>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007164:	4b4f      	ldr	r3, [pc, #316]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007166:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007168:	2380      	movs	r3, #128	; 0x80
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4013      	ands	r3, r2
 800716e:	d0ef      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	23c0      	movs	r3, #192	; 0xc0
 8007176:	029b      	lsls	r3, r3, #10
 8007178:	401a      	ands	r2, r3
 800717a:	23c0      	movs	r3, #192	; 0xc0
 800717c:	029b      	lsls	r3, r3, #10
 800717e:	429a      	cmp	r2, r3
 8007180:	d10c      	bne.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8007182:	4b48      	ldr	r3, [pc, #288]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a4c      	ldr	r2, [pc, #304]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007188:	4013      	ands	r3, r2
 800718a:	0019      	movs	r1, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	23c0      	movs	r3, #192	; 0xc0
 8007192:	039b      	lsls	r3, r3, #14
 8007194:	401a      	ands	r2, r3
 8007196:	4b43      	ldr	r3, [pc, #268]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007198:	430a      	orrs	r2, r1
 800719a:	601a      	str	r2, [r3, #0]
 800719c:	4b41      	ldr	r3, [pc, #260]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800719e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	23c0      	movs	r3, #192	; 0xc0
 80071a6:	029b      	lsls	r3, r3, #10
 80071a8:	401a      	ands	r2, r3
 80071aa:	4b3e      	ldr	r3, [pc, #248]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071ac:	430a      	orrs	r2, r1
 80071ae:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80071b0:	2317      	movs	r3, #23
 80071b2:	18fb      	adds	r3, r7, r3
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d105      	bne.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071ba:	4b3a      	ldr	r3, [pc, #232]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071be:	4b39      	ldr	r3, [pc, #228]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071c0:	493e      	ldr	r1, [pc, #248]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80071c2:	400a      	ands	r2, r1
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2201      	movs	r2, #1
 80071cc:	4013      	ands	r3, r2
 80071ce:	d009      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071d0:	4b34      	ldr	r3, [pc, #208]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071d4:	2203      	movs	r2, #3
 80071d6:	4393      	bics	r3, r2
 80071d8:	0019      	movs	r1, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	689a      	ldr	r2, [r3, #8]
 80071de:	4b31      	ldr	r3, [pc, #196]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071e0:	430a      	orrs	r2, r1
 80071e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2202      	movs	r2, #2
 80071ea:	4013      	ands	r3, r2
 80071ec:	d009      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071ee:	4b2d      	ldr	r3, [pc, #180]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071f2:	220c      	movs	r2, #12
 80071f4:	4393      	bics	r3, r2
 80071f6:	0019      	movs	r1, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	4b29      	ldr	r3, [pc, #164]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071fe:	430a      	orrs	r2, r1
 8007200:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2204      	movs	r2, #4
 8007208:	4013      	ands	r3, r2
 800720a:	d009      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800720c:	4b25      	ldr	r3, [pc, #148]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800720e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007210:	4a2b      	ldr	r2, [pc, #172]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007212:	4013      	ands	r3, r2
 8007214:	0019      	movs	r1, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	691a      	ldr	r2, [r3, #16]
 800721a:	4b22      	ldr	r3, [pc, #136]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800721c:	430a      	orrs	r2, r1
 800721e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2208      	movs	r2, #8
 8007226:	4013      	ands	r3, r2
 8007228:	d009      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800722a:	4b1e      	ldr	r3, [pc, #120]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800722c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800722e:	4a25      	ldr	r2, [pc, #148]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007230:	4013      	ands	r3, r2
 8007232:	0019      	movs	r1, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	695a      	ldr	r2, [r3, #20]
 8007238:	4b1a      	ldr	r3, [pc, #104]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800723a:	430a      	orrs	r2, r1
 800723c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	2380      	movs	r3, #128	; 0x80
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	4013      	ands	r3, r2
 8007248:	d009      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800724a:	4b16      	ldr	r3, [pc, #88]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800724c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724e:	4a17      	ldr	r2, [pc, #92]	; (80072ac <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007250:	4013      	ands	r3, r2
 8007252:	0019      	movs	r1, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	699a      	ldr	r2, [r3, #24]
 8007258:	4b12      	ldr	r3, [pc, #72]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800725a:	430a      	orrs	r2, r1
 800725c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2240      	movs	r2, #64	; 0x40
 8007264:	4013      	ands	r3, r2
 8007266:	d009      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007268:	4b0e      	ldr	r3, [pc, #56]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800726a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800726c:	4a16      	ldr	r2, [pc, #88]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800726e:	4013      	ands	r3, r2
 8007270:	0019      	movs	r1, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a1a      	ldr	r2, [r3, #32]
 8007276:	4b0b      	ldr	r3, [pc, #44]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007278:	430a      	orrs	r2, r1
 800727a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2280      	movs	r2, #128	; 0x80
 8007282:	4013      	ands	r3, r2
 8007284:	d009      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007286:	4b07      	ldr	r3, [pc, #28]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800728a:	4a10      	ldr	r2, [pc, #64]	; (80072cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800728c:	4013      	ands	r3, r2
 800728e:	0019      	movs	r1, r3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	69da      	ldr	r2, [r3, #28]
 8007294:	4b03      	ldr	r3, [pc, #12]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007296:	430a      	orrs	r2, r1
 8007298:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	0018      	movs	r0, r3
 800729e:	46bd      	mov	sp, r7
 80072a0:	b006      	add	sp, #24
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	40021000 	.word	0x40021000
 80072a8:	40007000 	.word	0x40007000
 80072ac:	fffcffff 	.word	0xfffcffff
 80072b0:	fff7ffff 	.word	0xfff7ffff
 80072b4:	00001388 	.word	0x00001388
 80072b8:	ffcfffff 	.word	0xffcfffff
 80072bc:	efffffff 	.word	0xefffffff
 80072c0:	fffff3ff 	.word	0xfffff3ff
 80072c4:	ffffcfff 	.word	0xffffcfff
 80072c8:	fbffffff 	.word	0xfbffffff
 80072cc:	fff3ffff 	.word	0xfff3ffff

080072d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e032      	b.n	8007348 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2239      	movs	r2, #57	; 0x39
 80072e6:	5c9b      	ldrb	r3, [r3, r2]
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d107      	bne.n	80072fe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2238      	movs	r2, #56	; 0x38
 80072f2:	2100      	movs	r1, #0
 80072f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	0018      	movs	r0, r3
 80072fa:	f7fd faa9 	bl	8004850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2239      	movs	r2, #57	; 0x39
 8007302:	2102      	movs	r1, #2
 8007304:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	3304      	adds	r3, #4
 800730e:	0019      	movs	r1, r3
 8007310:	0010      	movs	r0, r2
 8007312:	f000 f93b 	bl	800758c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	223e      	movs	r2, #62	; 0x3e
 800731a:	2101      	movs	r1, #1
 800731c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	223a      	movs	r2, #58	; 0x3a
 8007322:	2101      	movs	r1, #1
 8007324:	5499      	strb	r1, [r3, r2]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	223b      	movs	r2, #59	; 0x3b
 800732a:	2101      	movs	r1, #1
 800732c:	5499      	strb	r1, [r3, r2]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	223c      	movs	r2, #60	; 0x3c
 8007332:	2101      	movs	r1, #1
 8007334:	5499      	strb	r1, [r3, r2]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	223d      	movs	r2, #61	; 0x3d
 800733a:	2101      	movs	r1, #1
 800733c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2239      	movs	r2, #57	; 0x39
 8007342:	2101      	movs	r1, #1
 8007344:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	0018      	movs	r0, r3
 800734a:	46bd      	mov	sp, r7
 800734c:	b002      	add	sp, #8
 800734e:	bd80      	pop	{r7, pc}

08007350 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2239      	movs	r2, #57	; 0x39
 800735c:	5c9b      	ldrb	r3, [r3, r2]
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d001      	beq.n	8007368 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e033      	b.n	80073d0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2239      	movs	r2, #57	; 0x39
 800736c:	2102      	movs	r1, #2
 800736e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	2380      	movs	r3, #128	; 0x80
 8007376:	05db      	lsls	r3, r3, #23
 8007378:	429a      	cmp	r2, r3
 800737a:	d00e      	beq.n	800739a <HAL_TIM_Base_Start+0x4a>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a15      	ldr	r2, [pc, #84]	; (80073d8 <HAL_TIM_Base_Start+0x88>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d009      	beq.n	800739a <HAL_TIM_Base_Start+0x4a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a14      	ldr	r2, [pc, #80]	; (80073dc <HAL_TIM_Base_Start+0x8c>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d004      	beq.n	800739a <HAL_TIM_Base_Start+0x4a>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a12      	ldr	r2, [pc, #72]	; (80073e0 <HAL_TIM_Base_Start+0x90>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d111      	bne.n	80073be <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	2207      	movs	r2, #7
 80073a2:	4013      	ands	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2b06      	cmp	r3, #6
 80073aa:	d010      	beq.n	80073ce <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2101      	movs	r1, #1
 80073b8:	430a      	orrs	r2, r1
 80073ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073bc:	e007      	b.n	80073ce <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2101      	movs	r1, #1
 80073ca:	430a      	orrs	r2, r1
 80073cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	0018      	movs	r0, r3
 80073d2:	46bd      	mov	sp, r7
 80073d4:	b004      	add	sp, #16
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40000400 	.word	0x40000400
 80073dc:	40010800 	.word	0x40010800
 80073e0:	40011400 	.word	0x40011400

080073e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ee:	230f      	movs	r3, #15
 80073f0:	18fb      	adds	r3, r7, r3
 80073f2:	2200      	movs	r2, #0
 80073f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2238      	movs	r2, #56	; 0x38
 80073fa:	5c9b      	ldrb	r3, [r3, r2]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d101      	bne.n	8007404 <HAL_TIM_ConfigClockSource+0x20>
 8007400:	2302      	movs	r3, #2
 8007402:	e0bc      	b.n	800757e <HAL_TIM_ConfigClockSource+0x19a>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2238      	movs	r2, #56	; 0x38
 8007408:	2101      	movs	r1, #1
 800740a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2239      	movs	r2, #57	; 0x39
 8007410:	2102      	movs	r1, #2
 8007412:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2277      	movs	r2, #119	; 0x77
 8007420:	4393      	bics	r3, r2
 8007422:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	4a58      	ldr	r2, [pc, #352]	; (8007588 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007428:	4013      	ands	r3, r2
 800742a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2280      	movs	r2, #128	; 0x80
 800743a:	0192      	lsls	r2, r2, #6
 800743c:	4293      	cmp	r3, r2
 800743e:	d040      	beq.n	80074c2 <HAL_TIM_ConfigClockSource+0xde>
 8007440:	2280      	movs	r2, #128	; 0x80
 8007442:	0192      	lsls	r2, r2, #6
 8007444:	4293      	cmp	r3, r2
 8007446:	d900      	bls.n	800744a <HAL_TIM_ConfigClockSource+0x66>
 8007448:	e088      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 800744a:	2280      	movs	r2, #128	; 0x80
 800744c:	0152      	lsls	r2, r2, #5
 800744e:	4293      	cmp	r3, r2
 8007450:	d100      	bne.n	8007454 <HAL_TIM_ConfigClockSource+0x70>
 8007452:	e088      	b.n	8007566 <HAL_TIM_ConfigClockSource+0x182>
 8007454:	2280      	movs	r2, #128	; 0x80
 8007456:	0152      	lsls	r2, r2, #5
 8007458:	4293      	cmp	r3, r2
 800745a:	d900      	bls.n	800745e <HAL_TIM_ConfigClockSource+0x7a>
 800745c:	e07e      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 800745e:	2b70      	cmp	r3, #112	; 0x70
 8007460:	d018      	beq.n	8007494 <HAL_TIM_ConfigClockSource+0xb0>
 8007462:	d900      	bls.n	8007466 <HAL_TIM_ConfigClockSource+0x82>
 8007464:	e07a      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 8007466:	2b60      	cmp	r3, #96	; 0x60
 8007468:	d04f      	beq.n	800750a <HAL_TIM_ConfigClockSource+0x126>
 800746a:	d900      	bls.n	800746e <HAL_TIM_ConfigClockSource+0x8a>
 800746c:	e076      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 800746e:	2b50      	cmp	r3, #80	; 0x50
 8007470:	d03b      	beq.n	80074ea <HAL_TIM_ConfigClockSource+0x106>
 8007472:	d900      	bls.n	8007476 <HAL_TIM_ConfigClockSource+0x92>
 8007474:	e072      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 8007476:	2b40      	cmp	r3, #64	; 0x40
 8007478:	d057      	beq.n	800752a <HAL_TIM_ConfigClockSource+0x146>
 800747a:	d900      	bls.n	800747e <HAL_TIM_ConfigClockSource+0x9a>
 800747c:	e06e      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 800747e:	2b30      	cmp	r3, #48	; 0x30
 8007480:	d063      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x166>
 8007482:	d86b      	bhi.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 8007484:	2b20      	cmp	r3, #32
 8007486:	d060      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x166>
 8007488:	d868      	bhi.n	800755c <HAL_TIM_ConfigClockSource+0x178>
 800748a:	2b00      	cmp	r3, #0
 800748c:	d05d      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x166>
 800748e:	2b10      	cmp	r3, #16
 8007490:	d05b      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x166>
 8007492:	e063      	b.n	800755c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6818      	ldr	r0, [r3, #0]
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	6899      	ldr	r1, [r3, #8]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f000 f94a 	bl	800773c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2277      	movs	r2, #119	; 0x77
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	609a      	str	r2, [r3, #8]
      break;
 80074c0:	e052      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6818      	ldr	r0, [r3, #0]
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6899      	ldr	r1, [r3, #8]
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	685a      	ldr	r2, [r3, #4]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f000 f933 	bl	800773c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	689a      	ldr	r2, [r3, #8]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2180      	movs	r1, #128	; 0x80
 80074e2:	01c9      	lsls	r1, r1, #7
 80074e4:	430a      	orrs	r2, r1
 80074e6:	609a      	str	r2, [r3, #8]
      break;
 80074e8:	e03e      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6818      	ldr	r0, [r3, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	6859      	ldr	r1, [r3, #4]
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	001a      	movs	r2, r3
 80074f8:	f000 f8a6 	bl	8007648 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2150      	movs	r1, #80	; 0x50
 8007502:	0018      	movs	r0, r3
 8007504:	f000 f900 	bl	8007708 <TIM_ITRx_SetConfig>
      break;
 8007508:	e02e      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	6859      	ldr	r1, [r3, #4]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	001a      	movs	r2, r3
 8007518:	f000 f8c4 	bl	80076a4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2160      	movs	r1, #96	; 0x60
 8007522:	0018      	movs	r0, r3
 8007524:	f000 f8f0 	bl	8007708 <TIM_ITRx_SetConfig>
      break;
 8007528:	e01e      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6818      	ldr	r0, [r3, #0]
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	6859      	ldr	r1, [r3, #4]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	001a      	movs	r2, r3
 8007538:	f000 f886 	bl	8007648 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2140      	movs	r1, #64	; 0x40
 8007542:	0018      	movs	r0, r3
 8007544:	f000 f8e0 	bl	8007708 <TIM_ITRx_SetConfig>
      break;
 8007548:	e00e      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	0019      	movs	r1, r3
 8007554:	0010      	movs	r0, r2
 8007556:	f000 f8d7 	bl	8007708 <TIM_ITRx_SetConfig>
      break;
 800755a:	e005      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800755c:	230f      	movs	r3, #15
 800755e:	18fb      	adds	r3, r7, r3
 8007560:	2201      	movs	r2, #1
 8007562:	701a      	strb	r2, [r3, #0]
      break;
 8007564:	e000      	b.n	8007568 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007566:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2239      	movs	r2, #57	; 0x39
 800756c:	2101      	movs	r1, #1
 800756e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2238      	movs	r2, #56	; 0x38
 8007574:	2100      	movs	r1, #0
 8007576:	5499      	strb	r1, [r3, r2]

  return status;
 8007578:	230f      	movs	r3, #15
 800757a:	18fb      	adds	r3, r7, r3
 800757c:	781b      	ldrb	r3, [r3, #0]
}
 800757e:	0018      	movs	r0, r3
 8007580:	46bd      	mov	sp, r7
 8007582:	b004      	add	sp, #16
 8007584:	bd80      	pop	{r7, pc}
 8007586:	46c0      	nop			; (mov r8, r8)
 8007588:	ffff00ff 	.word	0xffff00ff

0800758c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	2380      	movs	r3, #128	; 0x80
 80075a0:	05db      	lsls	r3, r3, #23
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d00b      	beq.n	80075be <TIM_Base_SetConfig+0x32>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a23      	ldr	r2, [pc, #140]	; (8007638 <TIM_Base_SetConfig+0xac>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d007      	beq.n	80075be <TIM_Base_SetConfig+0x32>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a22      	ldr	r2, [pc, #136]	; (800763c <TIM_Base_SetConfig+0xb0>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d003      	beq.n	80075be <TIM_Base_SetConfig+0x32>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a21      	ldr	r2, [pc, #132]	; (8007640 <TIM_Base_SetConfig+0xb4>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d108      	bne.n	80075d0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2270      	movs	r2, #112	; 0x70
 80075c2:	4393      	bics	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	2380      	movs	r3, #128	; 0x80
 80075d4:	05db      	lsls	r3, r3, #23
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d00b      	beq.n	80075f2 <TIM_Base_SetConfig+0x66>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a16      	ldr	r2, [pc, #88]	; (8007638 <TIM_Base_SetConfig+0xac>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d007      	beq.n	80075f2 <TIM_Base_SetConfig+0x66>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a15      	ldr	r2, [pc, #84]	; (800763c <TIM_Base_SetConfig+0xb0>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d003      	beq.n	80075f2 <TIM_Base_SetConfig+0x66>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a14      	ldr	r2, [pc, #80]	; (8007640 <TIM_Base_SetConfig+0xb4>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d108      	bne.n	8007604 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	4a13      	ldr	r2, [pc, #76]	; (8007644 <TIM_Base_SetConfig+0xb8>)
 80075f6:	4013      	ands	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4313      	orrs	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2280      	movs	r2, #128	; 0x80
 8007608:	4393      	bics	r3, r2
 800760a:	001a      	movs	r2, r3
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	4313      	orrs	r3, r2
 8007612:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	689a      	ldr	r2, [r3, #8]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2201      	movs	r2, #1
 800762e:	615a      	str	r2, [r3, #20]
}
 8007630:	46c0      	nop			; (mov r8, r8)
 8007632:	46bd      	mov	sp, r7
 8007634:	b004      	add	sp, #16
 8007636:	bd80      	pop	{r7, pc}
 8007638:	40000400 	.word	0x40000400
 800763c:	40010800 	.word	0x40010800
 8007640:	40011400 	.word	0x40011400
 8007644:	fffffcff 	.word	0xfffffcff

08007648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b086      	sub	sp, #24
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	2201      	movs	r2, #1
 8007660:	4393      	bics	r3, r2
 8007662:	001a      	movs	r2, r3
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	22f0      	movs	r2, #240	; 0xf0
 8007672:	4393      	bics	r3, r2
 8007674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	011b      	lsls	r3, r3, #4
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	4313      	orrs	r3, r2
 800767e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	220a      	movs	r2, #10
 8007684:	4393      	bics	r3, r2
 8007686:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	4313      	orrs	r3, r2
 800768e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	693a      	ldr	r2, [r7, #16]
 8007694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	621a      	str	r2, [r3, #32]
}
 800769c:	46c0      	nop			; (mov r8, r8)
 800769e:	46bd      	mov	sp, r7
 80076a0:	b006      	add	sp, #24
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a1b      	ldr	r3, [r3, #32]
 80076b4:	2210      	movs	r2, #16
 80076b6:	4393      	bics	r3, r2
 80076b8:	001a      	movs	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	4a0d      	ldr	r2, [pc, #52]	; (8007704 <TIM_TI2_ConfigInputStage+0x60>)
 80076ce:	4013      	ands	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	031b      	lsls	r3, r3, #12
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	4313      	orrs	r3, r2
 80076da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	22a0      	movs	r2, #160	; 0xa0
 80076e0:	4393      	bics	r3, r2
 80076e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	011b      	lsls	r3, r3, #4
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	621a      	str	r2, [r3, #32]
}
 80076fa:	46c0      	nop			; (mov r8, r8)
 80076fc:	46bd      	mov	sp, r7
 80076fe:	b006      	add	sp, #24
 8007700:	bd80      	pop	{r7, pc}
 8007702:	46c0      	nop			; (mov r8, r8)
 8007704:	ffff0fff 	.word	0xffff0fff

08007708 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2270      	movs	r2, #112	; 0x70
 800771c:	4393      	bics	r3, r2
 800771e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007720:	683a      	ldr	r2, [r7, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	4313      	orrs	r3, r2
 8007726:	2207      	movs	r2, #7
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	609a      	str	r2, [r3, #8]
}
 8007732:	46c0      	nop			; (mov r8, r8)
 8007734:	46bd      	mov	sp, r7
 8007736:	b004      	add	sp, #16
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	607a      	str	r2, [r7, #4]
 8007748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	4a09      	ldr	r2, [pc, #36]	; (8007778 <TIM_ETR_SetConfig+0x3c>)
 8007754:	4013      	ands	r3, r2
 8007756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	021a      	lsls	r2, r3, #8
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	431a      	orrs	r2, r3
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	4313      	orrs	r3, r2
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	4313      	orrs	r3, r2
 8007768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	697a      	ldr	r2, [r7, #20]
 800776e:	609a      	str	r2, [r3, #8]
}
 8007770:	46c0      	nop			; (mov r8, r8)
 8007772:	46bd      	mov	sp, r7
 8007774:	b006      	add	sp, #24
 8007776:	bd80      	pop	{r7, pc}
 8007778:	ffff00ff 	.word	0xffff00ff

0800777c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2238      	movs	r2, #56	; 0x38
 800778a:	5c9b      	ldrb	r3, [r3, r2]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d101      	bne.n	8007794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007790:	2302      	movs	r3, #2
 8007792:	e047      	b.n	8007824 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2238      	movs	r2, #56	; 0x38
 8007798:	2101      	movs	r1, #1
 800779a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2239      	movs	r2, #57	; 0x39
 80077a0:	2102      	movs	r1, #2
 80077a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2270      	movs	r2, #112	; 0x70
 80077b8:	4393      	bics	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	2380      	movs	r3, #128	; 0x80
 80077d4:	05db      	lsls	r3, r3, #23
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d00e      	beq.n	80077f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a13      	ldr	r2, [pc, #76]	; (800782c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d009      	beq.n	80077f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a11      	ldr	r2, [pc, #68]	; (8007830 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d004      	beq.n	80077f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a10      	ldr	r2, [pc, #64]	; (8007834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d10c      	bne.n	8007812 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	2280      	movs	r2, #128	; 0x80
 80077fc:	4393      	bics	r3, r2
 80077fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	4313      	orrs	r3, r2
 8007808:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2239      	movs	r2, #57	; 0x39
 8007816:	2101      	movs	r1, #1
 8007818:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2238      	movs	r2, #56	; 0x38
 800781e:	2100      	movs	r1, #0
 8007820:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	0018      	movs	r0, r3
 8007826:	46bd      	mov	sp, r7
 8007828:	b004      	add	sp, #16
 800782a:	bd80      	pop	{r7, pc}
 800782c:	40000400 	.word	0x40000400
 8007830:	40010800 	.word	0x40010800
 8007834:	40011400 	.word	0x40011400

08007838 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e044      	b.n	80078d4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800784e:	2b00      	cmp	r3, #0
 8007850:	d107      	bne.n	8007862 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2274      	movs	r2, #116	; 0x74
 8007856:	2100      	movs	r1, #0
 8007858:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	0018      	movs	r0, r3
 800785e:	f7fd f80d 	bl	800487c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2224      	movs	r2, #36	; 0x24
 8007866:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2101      	movs	r1, #1
 8007874:	438a      	bics	r2, r1
 8007876:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	0018      	movs	r0, r3
 800787c:	f000 f9c6 	bl	8007c0c <UART_SetConfig>
 8007880:	0003      	movs	r3, r0
 8007882:	2b01      	cmp	r3, #1
 8007884:	d101      	bne.n	800788a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e024      	b.n	80078d4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788e:	2b00      	cmp	r3, #0
 8007890:	d003      	beq.n	800789a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	0018      	movs	r0, r3
 8007896:	f000 fc77 	bl	8008188 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	685a      	ldr	r2, [r3, #4]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	490d      	ldr	r1, [pc, #52]	; (80078dc <HAL_UART_Init+0xa4>)
 80078a6:	400a      	ands	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689a      	ldr	r2, [r3, #8]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	212a      	movs	r1, #42	; 0x2a
 80078b6:	438a      	bics	r2, r1
 80078b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2101      	movs	r1, #1
 80078c6:	430a      	orrs	r2, r1
 80078c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	0018      	movs	r0, r3
 80078ce:	f000 fd0f 	bl	80082f0 <UART_CheckIdleState>
 80078d2:	0003      	movs	r3, r0
}
 80078d4:	0018      	movs	r0, r3
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b002      	add	sp, #8
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	ffffb7ff 	.word	0xffffb7ff

080078e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b08a      	sub	sp, #40	; 0x28
 80078e4:	af02      	add	r7, sp, #8
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	603b      	str	r3, [r7, #0]
 80078ec:	1dbb      	adds	r3, r7, #6
 80078ee:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078f4:	2b20      	cmp	r3, #32
 80078f6:	d000      	beq.n	80078fa <HAL_UART_Transmit+0x1a>
 80078f8:	e095      	b.n	8007a26 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <HAL_UART_Transmit+0x28>
 8007900:	1dbb      	adds	r3, r7, #6
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	e08d      	b.n	8007a28 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	2380      	movs	r3, #128	; 0x80
 8007912:	015b      	lsls	r3, r3, #5
 8007914:	429a      	cmp	r2, r3
 8007916:	d109      	bne.n	800792c <HAL_UART_Transmit+0x4c>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	691b      	ldr	r3, [r3, #16]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d105      	bne.n	800792c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	2201      	movs	r2, #1
 8007924:	4013      	ands	r3, r2
 8007926:	d001      	beq.n	800792c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e07d      	b.n	8007a28 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2274      	movs	r2, #116	; 0x74
 8007930:	5c9b      	ldrb	r3, [r3, r2]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d101      	bne.n	800793a <HAL_UART_Transmit+0x5a>
 8007936:	2302      	movs	r3, #2
 8007938:	e076      	b.n	8007a28 <HAL_UART_Transmit+0x148>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2274      	movs	r2, #116	; 0x74
 800793e:	2101      	movs	r1, #1
 8007940:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2280      	movs	r2, #128	; 0x80
 8007946:	2100      	movs	r1, #0
 8007948:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2221      	movs	r2, #33	; 0x21
 800794e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007950:	f7fd f976 	bl	8004c40 <HAL_GetTick>
 8007954:	0003      	movs	r3, r0
 8007956:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	1dba      	adds	r2, r7, #6
 800795c:	2150      	movs	r1, #80	; 0x50
 800795e:	8812      	ldrh	r2, [r2, #0]
 8007960:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	1dba      	adds	r2, r7, #6
 8007966:	2152      	movs	r1, #82	; 0x52
 8007968:	8812      	ldrh	r2, [r2, #0]
 800796a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689a      	ldr	r2, [r3, #8]
 8007970:	2380      	movs	r3, #128	; 0x80
 8007972:	015b      	lsls	r3, r3, #5
 8007974:	429a      	cmp	r2, r3
 8007976:	d108      	bne.n	800798a <HAL_UART_Transmit+0xaa>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d104      	bne.n	800798a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8007980:	2300      	movs	r3, #0
 8007982:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	61bb      	str	r3, [r7, #24]
 8007988:	e003      	b.n	8007992 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800798e:	2300      	movs	r3, #0
 8007990:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2274      	movs	r2, #116	; 0x74
 8007996:	2100      	movs	r1, #0
 8007998:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800799a:	e02c      	b.n	80079f6 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	9300      	str	r3, [sp, #0]
 80079a4:	0013      	movs	r3, r2
 80079a6:	2200      	movs	r2, #0
 80079a8:	2180      	movs	r1, #128	; 0x80
 80079aa:	f000 fce9 	bl	8008380 <UART_WaitOnFlagUntilTimeout>
 80079ae:	1e03      	subs	r3, r0, #0
 80079b0:	d001      	beq.n	80079b6 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e038      	b.n	8007a28 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10b      	bne.n	80079d4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	001a      	movs	r2, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	05d2      	lsls	r2, r2, #23
 80079c8:	0dd2      	lsrs	r2, r2, #23
 80079ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	3302      	adds	r3, #2
 80079d0:	61bb      	str	r3, [r7, #24]
 80079d2:	e007      	b.n	80079e4 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	781a      	ldrb	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	3301      	adds	r3, #1
 80079e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2252      	movs	r2, #82	; 0x52
 80079e8:	5a9b      	ldrh	r3, [r3, r2]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	3b01      	subs	r3, #1
 80079ee:	b299      	uxth	r1, r3
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2252      	movs	r2, #82	; 0x52
 80079f4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2252      	movs	r2, #82	; 0x52
 80079fa:	5a9b      	ldrh	r3, [r3, r2]
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1cc      	bne.n	800799c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	0013      	movs	r3, r2
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2140      	movs	r1, #64	; 0x40
 8007a10:	f000 fcb6 	bl	8008380 <UART_WaitOnFlagUntilTimeout>
 8007a14:	1e03      	subs	r3, r0, #0
 8007a16:	d001      	beq.n	8007a1c <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8007a18:	2303      	movs	r3, #3
 8007a1a:	e005      	b.n	8007a28 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	e000      	b.n	8007a28 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8007a26:	2302      	movs	r3, #2
  }
}
 8007a28:	0018      	movs	r0, r3
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	b008      	add	sp, #32
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b08a      	sub	sp, #40	; 0x28
 8007a34:	af02      	add	r7, sp, #8
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	603b      	str	r3, [r7, #0]
 8007a3c:	1dbb      	adds	r3, r7, #6
 8007a3e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a44:	2b20      	cmp	r3, #32
 8007a46:	d000      	beq.n	8007a4a <HAL_UART_Receive+0x1a>
 8007a48:	e0d9      	b.n	8007bfe <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d003      	beq.n	8007a58 <HAL_UART_Receive+0x28>
 8007a50:	1dbb      	adds	r3, r7, #6
 8007a52:	881b      	ldrh	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d101      	bne.n	8007a5c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e0d1      	b.n	8007c00 <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	2380      	movs	r3, #128	; 0x80
 8007a62:	015b      	lsls	r3, r3, #5
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d109      	bne.n	8007a7c <HAL_UART_Receive+0x4c>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	691b      	ldr	r3, [r3, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d105      	bne.n	8007a7c <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2201      	movs	r2, #1
 8007a74:	4013      	ands	r3, r2
 8007a76:	d001      	beq.n	8007a7c <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e0c1      	b.n	8007c00 <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2274      	movs	r2, #116	; 0x74
 8007a80:	5c9b      	ldrb	r3, [r3, r2]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d101      	bne.n	8007a8a <HAL_UART_Receive+0x5a>
 8007a86:	2302      	movs	r3, #2
 8007a88:	e0ba      	b.n	8007c00 <HAL_UART_Receive+0x1d0>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2274      	movs	r2, #116	; 0x74
 8007a8e:	2101      	movs	r1, #1
 8007a90:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2280      	movs	r2, #128	; 0x80
 8007a96:	2100      	movs	r1, #0
 8007a98:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2222      	movs	r2, #34	; 0x22
 8007a9e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007aa6:	f7fd f8cb 	bl	8004c40 <HAL_GetTick>
 8007aaa:	0003      	movs	r3, r0
 8007aac:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	1dba      	adds	r2, r7, #6
 8007ab2:	2158      	movs	r1, #88	; 0x58
 8007ab4:	8812      	ldrh	r2, [r2, #0]
 8007ab6:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	1dba      	adds	r2, r7, #6
 8007abc:	215a      	movs	r1, #90	; 0x5a
 8007abe:	8812      	ldrh	r2, [r2, #0]
 8007ac0:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	689a      	ldr	r2, [r3, #8]
 8007ac6:	2380      	movs	r3, #128	; 0x80
 8007ac8:	015b      	lsls	r3, r3, #5
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d10d      	bne.n	8007aea <HAL_UART_Receive+0xba>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d104      	bne.n	8007ae0 <HAL_UART_Receive+0xb0>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	225c      	movs	r2, #92	; 0x5c
 8007ada:	494b      	ldr	r1, [pc, #300]	; (8007c08 <HAL_UART_Receive+0x1d8>)
 8007adc:	5299      	strh	r1, [r3, r2]
 8007ade:	e02e      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	225c      	movs	r2, #92	; 0x5c
 8007ae4:	21ff      	movs	r1, #255	; 0xff
 8007ae6:	5299      	strh	r1, [r3, r2]
 8007ae8:	e029      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d10d      	bne.n	8007b0e <HAL_UART_Receive+0xde>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d104      	bne.n	8007b04 <HAL_UART_Receive+0xd4>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	225c      	movs	r2, #92	; 0x5c
 8007afe:	21ff      	movs	r1, #255	; 0xff
 8007b00:	5299      	strh	r1, [r3, r2]
 8007b02:	e01c      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	225c      	movs	r2, #92	; 0x5c
 8007b08:	217f      	movs	r1, #127	; 0x7f
 8007b0a:	5299      	strh	r1, [r3, r2]
 8007b0c:	e017      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	689a      	ldr	r2, [r3, #8]
 8007b12:	2380      	movs	r3, #128	; 0x80
 8007b14:	055b      	lsls	r3, r3, #21
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d10d      	bne.n	8007b36 <HAL_UART_Receive+0x106>
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d104      	bne.n	8007b2c <HAL_UART_Receive+0xfc>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	225c      	movs	r2, #92	; 0x5c
 8007b26:	217f      	movs	r1, #127	; 0x7f
 8007b28:	5299      	strh	r1, [r3, r2]
 8007b2a:	e008      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	225c      	movs	r2, #92	; 0x5c
 8007b30:	213f      	movs	r1, #63	; 0x3f
 8007b32:	5299      	strh	r1, [r3, r2]
 8007b34:	e003      	b.n	8007b3e <HAL_UART_Receive+0x10e>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	225c      	movs	r2, #92	; 0x5c
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8007b3e:	2312      	movs	r3, #18
 8007b40:	18fb      	adds	r3, r7, r3
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	215c      	movs	r1, #92	; 0x5c
 8007b46:	5a52      	ldrh	r2, [r2, r1]
 8007b48:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	689a      	ldr	r2, [r3, #8]
 8007b4e:	2380      	movs	r3, #128	; 0x80
 8007b50:	015b      	lsls	r3, r3, #5
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d108      	bne.n	8007b68 <HAL_UART_Receive+0x138>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d104      	bne.n	8007b68 <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	61bb      	str	r3, [r7, #24]
 8007b66:	e003      	b.n	8007b70 <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2274      	movs	r2, #116	; 0x74
 8007b74:	2100      	movs	r1, #0
 8007b76:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007b78:	e036      	b.n	8007be8 <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	0013      	movs	r3, r2
 8007b84:	2200      	movs	r2, #0
 8007b86:	2120      	movs	r1, #32
 8007b88:	f000 fbfa 	bl	8008380 <UART_WaitOnFlagUntilTimeout>
 8007b8c:	1e03      	subs	r3, r0, #0
 8007b8e:	d001      	beq.n	8007b94 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 8007b90:	2303      	movs	r3, #3
 8007b92:	e035      	b.n	8007c00 <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10e      	bne.n	8007bb8 <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2212      	movs	r2, #18
 8007ba4:	18ba      	adds	r2, r7, r2
 8007ba6:	8812      	ldrh	r2, [r2, #0]
 8007ba8:	4013      	ands	r3, r2
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	3302      	adds	r3, #2
 8007bb4:	61bb      	str	r3, [r7, #24]
 8007bb6:	e00e      	b.n	8007bd6 <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2212      	movs	r2, #18
 8007bc2:	18ba      	adds	r2, r7, r2
 8007bc4:	8812      	ldrh	r2, [r2, #0]
 8007bc6:	b2d2      	uxtb	r2, r2
 8007bc8:	4013      	ands	r3, r2
 8007bca:	b2da      	uxtb	r2, r3
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	225a      	movs	r2, #90	; 0x5a
 8007bda:	5a9b      	ldrh	r3, [r3, r2]
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	3b01      	subs	r3, #1
 8007be0:	b299      	uxth	r1, r3
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	225a      	movs	r2, #90	; 0x5a
 8007be6:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	225a      	movs	r2, #90	; 0x5a
 8007bec:	5a9b      	ldrh	r3, [r3, r2]
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1c2      	bne.n	8007b7a <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	e000      	b.n	8007c00 <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8007bfe:	2302      	movs	r3, #2
  }
}
 8007c00:	0018      	movs	r0, r3
 8007c02:	46bd      	mov	sp, r7
 8007c04:	b008      	add	sp, #32
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	000001ff 	.word	0x000001ff

08007c0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c0c:	b5b0      	push	{r4, r5, r7, lr}
 8007c0e:	b08e      	sub	sp, #56	; 0x38
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c14:	231a      	movs	r3, #26
 8007c16:	2218      	movs	r2, #24
 8007c18:	4694      	mov	ip, r2
 8007c1a:	44bc      	add	ip, r7
 8007c1c:	4463      	add	r3, ip
 8007c1e:	2200      	movs	r2, #0
 8007c20:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	689a      	ldr	r2, [r3, #8]
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	431a      	orrs	r2, r3
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	695b      	ldr	r3, [r3, #20]
 8007c30:	431a      	orrs	r2, r3
 8007c32:	69fb      	ldr	r3, [r7, #28]
 8007c34:	69db      	ldr	r3, [r3, #28]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4ab0      	ldr	r2, [pc, #704]	; (8007f04 <UART_SetConfig+0x2f8>)
 8007c42:	4013      	ands	r3, r2
 8007c44:	0019      	movs	r1, r3
 8007c46:	69fb      	ldr	r3, [r7, #28]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	4aac      	ldr	r2, [pc, #688]	; (8007f08 <UART_SetConfig+0x2fc>)
 8007c58:	4013      	ands	r3, r2
 8007c5a:	0019      	movs	r1, r3
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	68da      	ldr	r2, [r3, #12]
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	430a      	orrs	r2, r1
 8007c66:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4aa6      	ldr	r2, [pc, #664]	; (8007f0c <UART_SetConfig+0x300>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d004      	beq.n	8007c82 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	6a1b      	ldr	r3, [r3, #32]
 8007c7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	4aa1      	ldr	r2, [pc, #644]	; (8007f10 <UART_SetConfig+0x304>)
 8007c8a:	4013      	ands	r3, r2
 8007c8c:	0019      	movs	r1, r3
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c94:	430a      	orrs	r2, r1
 8007c96:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a9d      	ldr	r2, [pc, #628]	; (8007f14 <UART_SetConfig+0x308>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d136      	bne.n	8007d10 <UART_SetConfig+0x104>
 8007ca2:	4b9d      	ldr	r3, [pc, #628]	; (8007f18 <UART_SetConfig+0x30c>)
 8007ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ca6:	2203      	movs	r2, #3
 8007ca8:	4013      	ands	r3, r2
 8007caa:	2b03      	cmp	r3, #3
 8007cac:	d020      	beq.n	8007cf0 <UART_SetConfig+0xe4>
 8007cae:	d827      	bhi.n	8007d00 <UART_SetConfig+0xf4>
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d00d      	beq.n	8007cd0 <UART_SetConfig+0xc4>
 8007cb4:	d824      	bhi.n	8007d00 <UART_SetConfig+0xf4>
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d002      	beq.n	8007cc0 <UART_SetConfig+0xb4>
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d010      	beq.n	8007ce0 <UART_SetConfig+0xd4>
 8007cbe:	e01f      	b.n	8007d00 <UART_SetConfig+0xf4>
 8007cc0:	231b      	movs	r3, #27
 8007cc2:	2218      	movs	r2, #24
 8007cc4:	4694      	mov	ip, r2
 8007cc6:	44bc      	add	ip, r7
 8007cc8:	4463      	add	r3, ip
 8007cca:	2201      	movs	r2, #1
 8007ccc:	701a      	strb	r2, [r3, #0]
 8007cce:	e0c5      	b.n	8007e5c <UART_SetConfig+0x250>
 8007cd0:	231b      	movs	r3, #27
 8007cd2:	2218      	movs	r2, #24
 8007cd4:	4694      	mov	ip, r2
 8007cd6:	44bc      	add	ip, r7
 8007cd8:	4463      	add	r3, ip
 8007cda:	2202      	movs	r2, #2
 8007cdc:	701a      	strb	r2, [r3, #0]
 8007cde:	e0bd      	b.n	8007e5c <UART_SetConfig+0x250>
 8007ce0:	231b      	movs	r3, #27
 8007ce2:	2218      	movs	r2, #24
 8007ce4:	4694      	mov	ip, r2
 8007ce6:	44bc      	add	ip, r7
 8007ce8:	4463      	add	r3, ip
 8007cea:	2204      	movs	r2, #4
 8007cec:	701a      	strb	r2, [r3, #0]
 8007cee:	e0b5      	b.n	8007e5c <UART_SetConfig+0x250>
 8007cf0:	231b      	movs	r3, #27
 8007cf2:	2218      	movs	r2, #24
 8007cf4:	4694      	mov	ip, r2
 8007cf6:	44bc      	add	ip, r7
 8007cf8:	4463      	add	r3, ip
 8007cfa:	2208      	movs	r2, #8
 8007cfc:	701a      	strb	r2, [r3, #0]
 8007cfe:	e0ad      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d00:	231b      	movs	r3, #27
 8007d02:	2218      	movs	r2, #24
 8007d04:	4694      	mov	ip, r2
 8007d06:	44bc      	add	ip, r7
 8007d08:	4463      	add	r3, ip
 8007d0a:	2210      	movs	r2, #16
 8007d0c:	701a      	strb	r2, [r3, #0]
 8007d0e:	e0a5      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d10:	69fb      	ldr	r3, [r7, #28]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a81      	ldr	r2, [pc, #516]	; (8007f1c <UART_SetConfig+0x310>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d136      	bne.n	8007d88 <UART_SetConfig+0x17c>
 8007d1a:	4b7f      	ldr	r3, [pc, #508]	; (8007f18 <UART_SetConfig+0x30c>)
 8007d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d1e:	220c      	movs	r2, #12
 8007d20:	4013      	ands	r3, r2
 8007d22:	2b0c      	cmp	r3, #12
 8007d24:	d020      	beq.n	8007d68 <UART_SetConfig+0x15c>
 8007d26:	d827      	bhi.n	8007d78 <UART_SetConfig+0x16c>
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d00d      	beq.n	8007d48 <UART_SetConfig+0x13c>
 8007d2c:	d824      	bhi.n	8007d78 <UART_SetConfig+0x16c>
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d002      	beq.n	8007d38 <UART_SetConfig+0x12c>
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	d010      	beq.n	8007d58 <UART_SetConfig+0x14c>
 8007d36:	e01f      	b.n	8007d78 <UART_SetConfig+0x16c>
 8007d38:	231b      	movs	r3, #27
 8007d3a:	2218      	movs	r2, #24
 8007d3c:	4694      	mov	ip, r2
 8007d3e:	44bc      	add	ip, r7
 8007d40:	4463      	add	r3, ip
 8007d42:	2200      	movs	r2, #0
 8007d44:	701a      	strb	r2, [r3, #0]
 8007d46:	e089      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d48:	231b      	movs	r3, #27
 8007d4a:	2218      	movs	r2, #24
 8007d4c:	4694      	mov	ip, r2
 8007d4e:	44bc      	add	ip, r7
 8007d50:	4463      	add	r3, ip
 8007d52:	2202      	movs	r2, #2
 8007d54:	701a      	strb	r2, [r3, #0]
 8007d56:	e081      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d58:	231b      	movs	r3, #27
 8007d5a:	2218      	movs	r2, #24
 8007d5c:	4694      	mov	ip, r2
 8007d5e:	44bc      	add	ip, r7
 8007d60:	4463      	add	r3, ip
 8007d62:	2204      	movs	r2, #4
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	e079      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d68:	231b      	movs	r3, #27
 8007d6a:	2218      	movs	r2, #24
 8007d6c:	4694      	mov	ip, r2
 8007d6e:	44bc      	add	ip, r7
 8007d70:	4463      	add	r3, ip
 8007d72:	2208      	movs	r2, #8
 8007d74:	701a      	strb	r2, [r3, #0]
 8007d76:	e071      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d78:	231b      	movs	r3, #27
 8007d7a:	2218      	movs	r2, #24
 8007d7c:	4694      	mov	ip, r2
 8007d7e:	44bc      	add	ip, r7
 8007d80:	4463      	add	r3, ip
 8007d82:	2210      	movs	r2, #16
 8007d84:	701a      	strb	r2, [r3, #0]
 8007d86:	e069      	b.n	8007e5c <UART_SetConfig+0x250>
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a64      	ldr	r2, [pc, #400]	; (8007f20 <UART_SetConfig+0x314>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d107      	bne.n	8007da2 <UART_SetConfig+0x196>
 8007d92:	231b      	movs	r3, #27
 8007d94:	2218      	movs	r2, #24
 8007d96:	4694      	mov	ip, r2
 8007d98:	44bc      	add	ip, r7
 8007d9a:	4463      	add	r3, ip
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	701a      	strb	r2, [r3, #0]
 8007da0:	e05c      	b.n	8007e5c <UART_SetConfig+0x250>
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a5f      	ldr	r2, [pc, #380]	; (8007f24 <UART_SetConfig+0x318>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d107      	bne.n	8007dbc <UART_SetConfig+0x1b0>
 8007dac:	231b      	movs	r3, #27
 8007dae:	2218      	movs	r2, #24
 8007db0:	4694      	mov	ip, r2
 8007db2:	44bc      	add	ip, r7
 8007db4:	4463      	add	r3, ip
 8007db6:	2200      	movs	r2, #0
 8007db8:	701a      	strb	r2, [r3, #0]
 8007dba:	e04f      	b.n	8007e5c <UART_SetConfig+0x250>
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a52      	ldr	r2, [pc, #328]	; (8007f0c <UART_SetConfig+0x300>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d143      	bne.n	8007e4e <UART_SetConfig+0x242>
 8007dc6:	4b54      	ldr	r3, [pc, #336]	; (8007f18 <UART_SetConfig+0x30c>)
 8007dc8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007dca:	23c0      	movs	r3, #192	; 0xc0
 8007dcc:	011b      	lsls	r3, r3, #4
 8007dce:	4013      	ands	r3, r2
 8007dd0:	22c0      	movs	r2, #192	; 0xc0
 8007dd2:	0112      	lsls	r2, r2, #4
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d02a      	beq.n	8007e2e <UART_SetConfig+0x222>
 8007dd8:	22c0      	movs	r2, #192	; 0xc0
 8007dda:	0112      	lsls	r2, r2, #4
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d82e      	bhi.n	8007e3e <UART_SetConfig+0x232>
 8007de0:	2280      	movs	r2, #128	; 0x80
 8007de2:	0112      	lsls	r2, r2, #4
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d012      	beq.n	8007e0e <UART_SetConfig+0x202>
 8007de8:	2280      	movs	r2, #128	; 0x80
 8007dea:	0112      	lsls	r2, r2, #4
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d826      	bhi.n	8007e3e <UART_SetConfig+0x232>
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d004      	beq.n	8007dfe <UART_SetConfig+0x1f2>
 8007df4:	2280      	movs	r2, #128	; 0x80
 8007df6:	00d2      	lsls	r2, r2, #3
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d010      	beq.n	8007e1e <UART_SetConfig+0x212>
 8007dfc:	e01f      	b.n	8007e3e <UART_SetConfig+0x232>
 8007dfe:	231b      	movs	r3, #27
 8007e00:	2218      	movs	r2, #24
 8007e02:	4694      	mov	ip, r2
 8007e04:	44bc      	add	ip, r7
 8007e06:	4463      	add	r3, ip
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]
 8007e0c:	e026      	b.n	8007e5c <UART_SetConfig+0x250>
 8007e0e:	231b      	movs	r3, #27
 8007e10:	2218      	movs	r2, #24
 8007e12:	4694      	mov	ip, r2
 8007e14:	44bc      	add	ip, r7
 8007e16:	4463      	add	r3, ip
 8007e18:	2202      	movs	r2, #2
 8007e1a:	701a      	strb	r2, [r3, #0]
 8007e1c:	e01e      	b.n	8007e5c <UART_SetConfig+0x250>
 8007e1e:	231b      	movs	r3, #27
 8007e20:	2218      	movs	r2, #24
 8007e22:	4694      	mov	ip, r2
 8007e24:	44bc      	add	ip, r7
 8007e26:	4463      	add	r3, ip
 8007e28:	2204      	movs	r2, #4
 8007e2a:	701a      	strb	r2, [r3, #0]
 8007e2c:	e016      	b.n	8007e5c <UART_SetConfig+0x250>
 8007e2e:	231b      	movs	r3, #27
 8007e30:	2218      	movs	r2, #24
 8007e32:	4694      	mov	ip, r2
 8007e34:	44bc      	add	ip, r7
 8007e36:	4463      	add	r3, ip
 8007e38:	2208      	movs	r2, #8
 8007e3a:	701a      	strb	r2, [r3, #0]
 8007e3c:	e00e      	b.n	8007e5c <UART_SetConfig+0x250>
 8007e3e:	231b      	movs	r3, #27
 8007e40:	2218      	movs	r2, #24
 8007e42:	4694      	mov	ip, r2
 8007e44:	44bc      	add	ip, r7
 8007e46:	4463      	add	r3, ip
 8007e48:	2210      	movs	r2, #16
 8007e4a:	701a      	strb	r2, [r3, #0]
 8007e4c:	e006      	b.n	8007e5c <UART_SetConfig+0x250>
 8007e4e:	231b      	movs	r3, #27
 8007e50:	2218      	movs	r2, #24
 8007e52:	4694      	mov	ip, r2
 8007e54:	44bc      	add	ip, r7
 8007e56:	4463      	add	r3, ip
 8007e58:	2210      	movs	r2, #16
 8007e5a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a2a      	ldr	r2, [pc, #168]	; (8007f0c <UART_SetConfig+0x300>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d000      	beq.n	8007e68 <UART_SetConfig+0x25c>
 8007e66:	e09e      	b.n	8007fa6 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e68:	231b      	movs	r3, #27
 8007e6a:	2218      	movs	r2, #24
 8007e6c:	4694      	mov	ip, r2
 8007e6e:	44bc      	add	ip, r7
 8007e70:	4463      	add	r3, ip
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	2b08      	cmp	r3, #8
 8007e76:	d01d      	beq.n	8007eb4 <UART_SetConfig+0x2a8>
 8007e78:	dc20      	bgt.n	8007ebc <UART_SetConfig+0x2b0>
 8007e7a:	2b04      	cmp	r3, #4
 8007e7c:	d015      	beq.n	8007eaa <UART_SetConfig+0x29e>
 8007e7e:	dc1d      	bgt.n	8007ebc <UART_SetConfig+0x2b0>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d002      	beq.n	8007e8a <UART_SetConfig+0x27e>
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d005      	beq.n	8007e94 <UART_SetConfig+0x288>
 8007e88:	e018      	b.n	8007ebc <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e8a:	f7ff f89f 	bl	8006fcc <HAL_RCC_GetPCLK1Freq>
 8007e8e:	0003      	movs	r3, r0
 8007e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e92:	e01d      	b.n	8007ed0 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e94:	4b20      	ldr	r3, [pc, #128]	; (8007f18 <UART_SetConfig+0x30c>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2210      	movs	r2, #16
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	d002      	beq.n	8007ea4 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007e9e:	4b22      	ldr	r3, [pc, #136]	; (8007f28 <UART_SetConfig+0x31c>)
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ea2:	e015      	b.n	8007ed0 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8007ea4:	4b21      	ldr	r3, [pc, #132]	; (8007f2c <UART_SetConfig+0x320>)
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007ea8:	e012      	b.n	8007ed0 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eaa:	f7fe ffdf 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 8007eae:	0003      	movs	r3, r0
 8007eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007eb2:	e00d      	b.n	8007ed0 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eb4:	2380      	movs	r3, #128	; 0x80
 8007eb6:	021b      	lsls	r3, r3, #8
 8007eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007eba:	e009      	b.n	8007ed0 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007ec0:	231a      	movs	r3, #26
 8007ec2:	2218      	movs	r2, #24
 8007ec4:	4694      	mov	ip, r2
 8007ec6:	44bc      	add	ip, r7
 8007ec8:	4463      	add	r3, ip
 8007eca:	2201      	movs	r2, #1
 8007ecc:	701a      	strb	r2, [r3, #0]
        break;
 8007ece:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d100      	bne.n	8007ed8 <UART_SetConfig+0x2cc>
 8007ed6:	e13c      	b.n	8008152 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	0013      	movs	r3, r2
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	189b      	adds	r3, r3, r2
 8007ee2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d305      	bcc.n	8007ef4 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d91d      	bls.n	8007f30 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8007ef4:	231a      	movs	r3, #26
 8007ef6:	2218      	movs	r2, #24
 8007ef8:	4694      	mov	ip, r2
 8007efa:	44bc      	add	ip, r7
 8007efc:	4463      	add	r3, ip
 8007efe:	2201      	movs	r2, #1
 8007f00:	701a      	strb	r2, [r3, #0]
 8007f02:	e126      	b.n	8008152 <UART_SetConfig+0x546>
 8007f04:	efff69f3 	.word	0xefff69f3
 8007f08:	ffffcfff 	.word	0xffffcfff
 8007f0c:	40004800 	.word	0x40004800
 8007f10:	fffff4ff 	.word	0xfffff4ff
 8007f14:	40013800 	.word	0x40013800
 8007f18:	40021000 	.word	0x40021000
 8007f1c:	40004400 	.word	0x40004400
 8007f20:	40004c00 	.word	0x40004c00
 8007f24:	40005000 	.word	0x40005000
 8007f28:	003d0900 	.word	0x003d0900
 8007f2c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f32:	613b      	str	r3, [r7, #16]
 8007f34:	2300      	movs	r3, #0
 8007f36:	617b      	str	r3, [r7, #20]
 8007f38:	6939      	ldr	r1, [r7, #16]
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	000b      	movs	r3, r1
 8007f3e:	0e1b      	lsrs	r3, r3, #24
 8007f40:	0010      	movs	r0, r2
 8007f42:	0205      	lsls	r5, r0, #8
 8007f44:	431d      	orrs	r5, r3
 8007f46:	000b      	movs	r3, r1
 8007f48:	021c      	lsls	r4, r3, #8
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	085b      	lsrs	r3, r3, #1
 8007f50:	60bb      	str	r3, [r7, #8]
 8007f52:	2300      	movs	r3, #0
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	68b8      	ldr	r0, [r7, #8]
 8007f58:	68f9      	ldr	r1, [r7, #12]
 8007f5a:	1900      	adds	r0, r0, r4
 8007f5c:	4169      	adcs	r1, r5
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	603b      	str	r3, [r7, #0]
 8007f64:	2300      	movs	r3, #0
 8007f66:	607b      	str	r3, [r7, #4]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f7f8 fa9c 	bl	80004a8 <__aeabi_uldivmod>
 8007f70:	0002      	movs	r2, r0
 8007f72:	000b      	movs	r3, r1
 8007f74:	0013      	movs	r3, r2
 8007f76:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f7a:	23c0      	movs	r3, #192	; 0xc0
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d309      	bcc.n	8007f96 <UART_SetConfig+0x38a>
 8007f82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f84:	2380      	movs	r3, #128	; 0x80
 8007f86:	035b      	lsls	r3, r3, #13
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d204      	bcs.n	8007f96 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f92:	60da      	str	r2, [r3, #12]
 8007f94:	e0dd      	b.n	8008152 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8007f96:	231a      	movs	r3, #26
 8007f98:	2218      	movs	r2, #24
 8007f9a:	4694      	mov	ip, r2
 8007f9c:	44bc      	add	ip, r7
 8007f9e:	4463      	add	r3, ip
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e0d5      	b.n	8008152 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	69da      	ldr	r2, [r3, #28]
 8007faa:	2380      	movs	r3, #128	; 0x80
 8007fac:	021b      	lsls	r3, r3, #8
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d000      	beq.n	8007fb4 <UART_SetConfig+0x3a8>
 8007fb2:	e074      	b.n	800809e <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8007fb4:	231b      	movs	r3, #27
 8007fb6:	2218      	movs	r2, #24
 8007fb8:	4694      	mov	ip, r2
 8007fba:	44bc      	add	ip, r7
 8007fbc:	4463      	add	r3, ip
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	2b08      	cmp	r3, #8
 8007fc2:	d822      	bhi.n	800800a <UART_SetConfig+0x3fe>
 8007fc4:	009a      	lsls	r2, r3, #2
 8007fc6:	4b6b      	ldr	r3, [pc, #428]	; (8008174 <UART_SetConfig+0x568>)
 8007fc8:	18d3      	adds	r3, r2, r3
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fce:	f7fe fffd 	bl	8006fcc <HAL_RCC_GetPCLK1Freq>
 8007fd2:	0003      	movs	r3, r0
 8007fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007fd6:	e022      	b.n	800801e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fd8:	f7ff f80e 	bl	8006ff8 <HAL_RCC_GetPCLK2Freq>
 8007fdc:	0003      	movs	r3, r0
 8007fde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007fe0:	e01d      	b.n	800801e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fe2:	4b65      	ldr	r3, [pc, #404]	; (8008178 <UART_SetConfig+0x56c>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2210      	movs	r2, #16
 8007fe8:	4013      	ands	r3, r2
 8007fea:	d002      	beq.n	8007ff2 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007fec:	4b63      	ldr	r3, [pc, #396]	; (800817c <UART_SetConfig+0x570>)
 8007fee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ff0:	e015      	b.n	800801e <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8007ff2:	4b63      	ldr	r3, [pc, #396]	; (8008180 <UART_SetConfig+0x574>)
 8007ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007ff6:	e012      	b.n	800801e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ff8:	f7fe ff38 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 8007ffc:	0003      	movs	r3, r0
 8007ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008000:	e00d      	b.n	800801e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008002:	2380      	movs	r3, #128	; 0x80
 8008004:	021b      	lsls	r3, r3, #8
 8008006:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008008:	e009      	b.n	800801e <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 800800a:	2300      	movs	r3, #0
 800800c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800800e:	231a      	movs	r3, #26
 8008010:	2218      	movs	r2, #24
 8008012:	4694      	mov	ip, r2
 8008014:	44bc      	add	ip, r7
 8008016:	4463      	add	r3, ip
 8008018:	2201      	movs	r2, #1
 800801a:	701a      	strb	r2, [r3, #0]
        break;
 800801c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800801e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008020:	2b00      	cmp	r3, #0
 8008022:	d100      	bne.n	8008026 <UART_SetConfig+0x41a>
 8008024:	e095      	b.n	8008152 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008028:	005a      	lsls	r2, r3, #1
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	085b      	lsrs	r3, r3, #1
 8008030:	18d2      	adds	r2, r2, r3
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	0019      	movs	r1, r3
 8008038:	0010      	movs	r0, r2
 800803a:	f7f8 f881 	bl	8000140 <__udivsi3>
 800803e:	0003      	movs	r3, r0
 8008040:	b29b      	uxth	r3, r3
 8008042:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008046:	2b0f      	cmp	r3, #15
 8008048:	d921      	bls.n	800808e <UART_SetConfig+0x482>
 800804a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800804c:	2380      	movs	r3, #128	; 0x80
 800804e:	025b      	lsls	r3, r3, #9
 8008050:	429a      	cmp	r2, r3
 8008052:	d21c      	bcs.n	800808e <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008056:	b29a      	uxth	r2, r3
 8008058:	200e      	movs	r0, #14
 800805a:	2418      	movs	r4, #24
 800805c:	193b      	adds	r3, r7, r4
 800805e:	181b      	adds	r3, r3, r0
 8008060:	210f      	movs	r1, #15
 8008062:	438a      	bics	r2, r1
 8008064:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008068:	085b      	lsrs	r3, r3, #1
 800806a:	b29b      	uxth	r3, r3
 800806c:	2207      	movs	r2, #7
 800806e:	4013      	ands	r3, r2
 8008070:	b299      	uxth	r1, r3
 8008072:	193b      	adds	r3, r7, r4
 8008074:	181b      	adds	r3, r3, r0
 8008076:	193a      	adds	r2, r7, r4
 8008078:	1812      	adds	r2, r2, r0
 800807a:	8812      	ldrh	r2, [r2, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008080:	69fb      	ldr	r3, [r7, #28]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	193a      	adds	r2, r7, r4
 8008086:	1812      	adds	r2, r2, r0
 8008088:	8812      	ldrh	r2, [r2, #0]
 800808a:	60da      	str	r2, [r3, #12]
 800808c:	e061      	b.n	8008152 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800808e:	231a      	movs	r3, #26
 8008090:	2218      	movs	r2, #24
 8008092:	4694      	mov	ip, r2
 8008094:	44bc      	add	ip, r7
 8008096:	4463      	add	r3, ip
 8008098:	2201      	movs	r2, #1
 800809a:	701a      	strb	r2, [r3, #0]
 800809c:	e059      	b.n	8008152 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800809e:	231b      	movs	r3, #27
 80080a0:	2218      	movs	r2, #24
 80080a2:	4694      	mov	ip, r2
 80080a4:	44bc      	add	ip, r7
 80080a6:	4463      	add	r3, ip
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	d822      	bhi.n	80080f4 <UART_SetConfig+0x4e8>
 80080ae:	009a      	lsls	r2, r3, #2
 80080b0:	4b34      	ldr	r3, [pc, #208]	; (8008184 <UART_SetConfig+0x578>)
 80080b2:	18d3      	adds	r3, r2, r3
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080b8:	f7fe ff88 	bl	8006fcc <HAL_RCC_GetPCLK1Freq>
 80080bc:	0003      	movs	r3, r0
 80080be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080c0:	e022      	b.n	8008108 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080c2:	f7fe ff99 	bl	8006ff8 <HAL_RCC_GetPCLK2Freq>
 80080c6:	0003      	movs	r3, r0
 80080c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080ca:	e01d      	b.n	8008108 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80080cc:	4b2a      	ldr	r3, [pc, #168]	; (8008178 <UART_SetConfig+0x56c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2210      	movs	r2, #16
 80080d2:	4013      	ands	r3, r2
 80080d4:	d002      	beq.n	80080dc <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80080d6:	4b29      	ldr	r3, [pc, #164]	; (800817c <UART_SetConfig+0x570>)
 80080d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80080da:	e015      	b.n	8008108 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 80080dc:	4b28      	ldr	r3, [pc, #160]	; (8008180 <UART_SetConfig+0x574>)
 80080de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080e0:	e012      	b.n	8008108 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080e2:	f7fe fec3 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 80080e6:	0003      	movs	r3, r0
 80080e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080ea:	e00d      	b.n	8008108 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ec:	2380      	movs	r3, #128	; 0x80
 80080ee:	021b      	lsls	r3, r3, #8
 80080f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080f2:	e009      	b.n	8008108 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80080f8:	231a      	movs	r3, #26
 80080fa:	2218      	movs	r2, #24
 80080fc:	4694      	mov	ip, r2
 80080fe:	44bc      	add	ip, r7
 8008100:	4463      	add	r3, ip
 8008102:	2201      	movs	r2, #1
 8008104:	701a      	strb	r2, [r3, #0]
        break;
 8008106:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800810a:	2b00      	cmp	r3, #0
 800810c:	d021      	beq.n	8008152 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	085a      	lsrs	r2, r3, #1
 8008114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008116:	18d2      	adds	r2, r2, r3
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	0019      	movs	r1, r3
 800811e:	0010      	movs	r0, r2
 8008120:	f7f8 f80e 	bl	8000140 <__udivsi3>
 8008124:	0003      	movs	r3, r0
 8008126:	b29b      	uxth	r3, r3
 8008128:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800812a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800812c:	2b0f      	cmp	r3, #15
 800812e:	d909      	bls.n	8008144 <UART_SetConfig+0x538>
 8008130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008132:	2380      	movs	r3, #128	; 0x80
 8008134:	025b      	lsls	r3, r3, #9
 8008136:	429a      	cmp	r2, r3
 8008138:	d204      	bcs.n	8008144 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008140:	60da      	str	r2, [r3, #12]
 8008142:	e006      	b.n	8008152 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8008144:	231a      	movs	r3, #26
 8008146:	2218      	movs	r2, #24
 8008148:	4694      	mov	ip, r2
 800814a:	44bc      	add	ip, r7
 800814c:	4463      	add	r3, ip
 800814e:	2201      	movs	r2, #1
 8008150:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	2200      	movs	r2, #0
 8008156:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	2200      	movs	r2, #0
 800815c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800815e:	231a      	movs	r3, #26
 8008160:	2218      	movs	r2, #24
 8008162:	4694      	mov	ip, r2
 8008164:	44bc      	add	ip, r7
 8008166:	4463      	add	r3, ip
 8008168:	781b      	ldrb	r3, [r3, #0]
}
 800816a:	0018      	movs	r0, r3
 800816c:	46bd      	mov	sp, r7
 800816e:	b00e      	add	sp, #56	; 0x38
 8008170:	bdb0      	pop	{r4, r5, r7, pc}
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	0800c53c 	.word	0x0800c53c
 8008178:	40021000 	.word	0x40021000
 800817c:	003d0900 	.word	0x003d0900
 8008180:	00f42400 	.word	0x00f42400
 8008184:	0800c560 	.word	0x0800c560

08008188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	2201      	movs	r2, #1
 8008196:	4013      	ands	r3, r2
 8008198:	d00b      	beq.n	80081b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	4a4a      	ldr	r2, [pc, #296]	; (80082cc <UART_AdvFeatureConfig+0x144>)
 80081a2:	4013      	ands	r3, r2
 80081a4:	0019      	movs	r1, r3
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	430a      	orrs	r2, r1
 80081b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b6:	2202      	movs	r2, #2
 80081b8:	4013      	ands	r3, r2
 80081ba:	d00b      	beq.n	80081d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	4a43      	ldr	r2, [pc, #268]	; (80082d0 <UART_AdvFeatureConfig+0x148>)
 80081c4:	4013      	ands	r3, r2
 80081c6:	0019      	movs	r1, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	430a      	orrs	r2, r1
 80081d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	2204      	movs	r2, #4
 80081da:	4013      	ands	r3, r2
 80081dc:	d00b      	beq.n	80081f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	4a3b      	ldr	r2, [pc, #236]	; (80082d4 <UART_AdvFeatureConfig+0x14c>)
 80081e6:	4013      	ands	r3, r2
 80081e8:	0019      	movs	r1, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	430a      	orrs	r2, r1
 80081f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fa:	2208      	movs	r2, #8
 80081fc:	4013      	ands	r3, r2
 80081fe:	d00b      	beq.n	8008218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	4a34      	ldr	r2, [pc, #208]	; (80082d8 <UART_AdvFeatureConfig+0x150>)
 8008208:	4013      	ands	r3, r2
 800820a:	0019      	movs	r1, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	430a      	orrs	r2, r1
 8008216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800821c:	2210      	movs	r2, #16
 800821e:	4013      	ands	r3, r2
 8008220:	d00b      	beq.n	800823a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	4a2c      	ldr	r2, [pc, #176]	; (80082dc <UART_AdvFeatureConfig+0x154>)
 800822a:	4013      	ands	r3, r2
 800822c:	0019      	movs	r1, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	430a      	orrs	r2, r1
 8008238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	2220      	movs	r2, #32
 8008240:	4013      	ands	r3, r2
 8008242:	d00b      	beq.n	800825c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	4a25      	ldr	r2, [pc, #148]	; (80082e0 <UART_AdvFeatureConfig+0x158>)
 800824c:	4013      	ands	r3, r2
 800824e:	0019      	movs	r1, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	430a      	orrs	r2, r1
 800825a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008260:	2240      	movs	r2, #64	; 0x40
 8008262:	4013      	ands	r3, r2
 8008264:	d01d      	beq.n	80082a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	4a1d      	ldr	r2, [pc, #116]	; (80082e4 <UART_AdvFeatureConfig+0x15c>)
 800826e:	4013      	ands	r3, r2
 8008270:	0019      	movs	r1, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	430a      	orrs	r2, r1
 800827c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008282:	2380      	movs	r3, #128	; 0x80
 8008284:	035b      	lsls	r3, r3, #13
 8008286:	429a      	cmp	r2, r3
 8008288:	d10b      	bne.n	80082a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	4a15      	ldr	r2, [pc, #84]	; (80082e8 <UART_AdvFeatureConfig+0x160>)
 8008292:	4013      	ands	r3, r2
 8008294:	0019      	movs	r1, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a6:	2280      	movs	r2, #128	; 0x80
 80082a8:	4013      	ands	r3, r2
 80082aa:	d00b      	beq.n	80082c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	4a0e      	ldr	r2, [pc, #56]	; (80082ec <UART_AdvFeatureConfig+0x164>)
 80082b4:	4013      	ands	r3, r2
 80082b6:	0019      	movs	r1, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	430a      	orrs	r2, r1
 80082c2:	605a      	str	r2, [r3, #4]
  }
}
 80082c4:	46c0      	nop			; (mov r8, r8)
 80082c6:	46bd      	mov	sp, r7
 80082c8:	b002      	add	sp, #8
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	fffdffff 	.word	0xfffdffff
 80082d0:	fffeffff 	.word	0xfffeffff
 80082d4:	fffbffff 	.word	0xfffbffff
 80082d8:	ffff7fff 	.word	0xffff7fff
 80082dc:	ffffefff 	.word	0xffffefff
 80082e0:	ffffdfff 	.word	0xffffdfff
 80082e4:	ffefffff 	.word	0xffefffff
 80082e8:	ff9fffff 	.word	0xff9fffff
 80082ec:	fff7ffff 	.word	0xfff7ffff

080082f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af02      	add	r7, sp, #8
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2280      	movs	r2, #128	; 0x80
 80082fc:	2100      	movs	r1, #0
 80082fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008300:	f7fc fc9e 	bl	8004c40 <HAL_GetTick>
 8008304:	0003      	movs	r3, r0
 8008306:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2208      	movs	r2, #8
 8008310:	4013      	ands	r3, r2
 8008312:	2b08      	cmp	r3, #8
 8008314:	d10c      	bne.n	8008330 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2280      	movs	r2, #128	; 0x80
 800831a:	0391      	lsls	r1, r2, #14
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	4a17      	ldr	r2, [pc, #92]	; (800837c <UART_CheckIdleState+0x8c>)
 8008320:	9200      	str	r2, [sp, #0]
 8008322:	2200      	movs	r2, #0
 8008324:	f000 f82c 	bl	8008380 <UART_WaitOnFlagUntilTimeout>
 8008328:	1e03      	subs	r3, r0, #0
 800832a:	d001      	beq.n	8008330 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e021      	b.n	8008374 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2204      	movs	r2, #4
 8008338:	4013      	ands	r3, r2
 800833a:	2b04      	cmp	r3, #4
 800833c:	d10c      	bne.n	8008358 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2280      	movs	r2, #128	; 0x80
 8008342:	03d1      	lsls	r1, r2, #15
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	4a0d      	ldr	r2, [pc, #52]	; (800837c <UART_CheckIdleState+0x8c>)
 8008348:	9200      	str	r2, [sp, #0]
 800834a:	2200      	movs	r2, #0
 800834c:	f000 f818 	bl	8008380 <UART_WaitOnFlagUntilTimeout>
 8008350:	1e03      	subs	r3, r0, #0
 8008352:	d001      	beq.n	8008358 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e00d      	b.n	8008374 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2220      	movs	r2, #32
 800835c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2220      	movs	r2, #32
 8008362:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2274      	movs	r2, #116	; 0x74
 800836e:	2100      	movs	r1, #0
 8008370:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	0018      	movs	r0, r3
 8008376:	46bd      	mov	sp, r7
 8008378:	b004      	add	sp, #16
 800837a:	bd80      	pop	{r7, pc}
 800837c:	01ffffff 	.word	0x01ffffff

08008380 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b094      	sub	sp, #80	; 0x50
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	603b      	str	r3, [r7, #0]
 800838c:	1dfb      	adds	r3, r7, #7
 800838e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008390:	e0a3      	b.n	80084da <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008392:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008394:	3301      	adds	r3, #1
 8008396:	d100      	bne.n	800839a <UART_WaitOnFlagUntilTimeout+0x1a>
 8008398:	e09f      	b.n	80084da <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800839a:	f7fc fc51 	bl	8004c40 <HAL_GetTick>
 800839e:	0002      	movs	r2, r0
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d302      	bcc.n	80083b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80083aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d13d      	bne.n	800842c <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083b0:	f3ef 8310 	mrs	r3, PRIMASK
 80083b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80083b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083b8:	647b      	str	r3, [r7, #68]	; 0x44
 80083ba:	2301      	movs	r3, #1
 80083bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c0:	f383 8810 	msr	PRIMASK, r3
}
 80083c4:	46c0      	nop			; (mov r8, r8)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	494c      	ldr	r1, [pc, #304]	; (8008504 <UART_WaitOnFlagUntilTimeout+0x184>)
 80083d2:	400a      	ands	r2, r1
 80083d4:	601a      	str	r2, [r3, #0]
 80083d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083d8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083dc:	f383 8810 	msr	PRIMASK, r3
}
 80083e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083e2:	f3ef 8310 	mrs	r3, PRIMASK
 80083e6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80083e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ea:	643b      	str	r3, [r7, #64]	; 0x40
 80083ec:	2301      	movs	r3, #1
 80083ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f2:	f383 8810 	msr	PRIMASK, r3
}
 80083f6:	46c0      	nop			; (mov r8, r8)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689a      	ldr	r2, [r3, #8]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2101      	movs	r1, #1
 8008404:	438a      	bics	r2, r1
 8008406:	609a      	str	r2, [r3, #8]
 8008408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800840a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800840c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800840e:	f383 8810 	msr	PRIMASK, r3
}
 8008412:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2220      	movs	r2, #32
 8008418:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2220      	movs	r2, #32
 800841e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2274      	movs	r2, #116	; 0x74
 8008424:	2100      	movs	r1, #0
 8008426:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e067      	b.n	80084fc <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2204      	movs	r2, #4
 8008434:	4013      	ands	r3, r2
 8008436:	d050      	beq.n	80084da <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	69da      	ldr	r2, [r3, #28]
 800843e:	2380      	movs	r3, #128	; 0x80
 8008440:	011b      	lsls	r3, r3, #4
 8008442:	401a      	ands	r2, r3
 8008444:	2380      	movs	r3, #128	; 0x80
 8008446:	011b      	lsls	r3, r3, #4
 8008448:	429a      	cmp	r2, r3
 800844a:	d146      	bne.n	80084da <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2280      	movs	r2, #128	; 0x80
 8008452:	0112      	lsls	r2, r2, #4
 8008454:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008456:	f3ef 8310 	mrs	r3, PRIMASK
 800845a:	613b      	str	r3, [r7, #16]
  return(result);
 800845c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800845e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008460:	2301      	movs	r3, #1
 8008462:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f383 8810 	msr	PRIMASK, r3
}
 800846a:	46c0      	nop			; (mov r8, r8)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4923      	ldr	r1, [pc, #140]	; (8008504 <UART_WaitOnFlagUntilTimeout+0x184>)
 8008478:	400a      	ands	r2, r1
 800847a:	601a      	str	r2, [r3, #0]
 800847c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800847e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	f383 8810 	msr	PRIMASK, r3
}
 8008486:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008488:	f3ef 8310 	mrs	r3, PRIMASK
 800848c:	61fb      	str	r3, [r7, #28]
  return(result);
 800848e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008490:	64bb      	str	r3, [r7, #72]	; 0x48
 8008492:	2301      	movs	r3, #1
 8008494:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	f383 8810 	msr	PRIMASK, r3
}
 800849c:	46c0      	nop			; (mov r8, r8)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	689a      	ldr	r2, [r3, #8]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2101      	movs	r1, #1
 80084aa:	438a      	bics	r2, r1
 80084ac:	609a      	str	r2, [r3, #8]
 80084ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b4:	f383 8810 	msr	PRIMASK, r3
}
 80084b8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2220      	movs	r2, #32
 80084be:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2220      	movs	r2, #32
 80084c4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2280      	movs	r2, #128	; 0x80
 80084ca:	2120      	movs	r1, #32
 80084cc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2274      	movs	r2, #116	; 0x74
 80084d2:	2100      	movs	r1, #0
 80084d4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	e010      	b.n	80084fc <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69db      	ldr	r3, [r3, #28]
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	4013      	ands	r3, r2
 80084e4:	68ba      	ldr	r2, [r7, #8]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	425a      	negs	r2, r3
 80084ea:	4153      	adcs	r3, r2
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	001a      	movs	r2, r3
 80084f0:	1dfb      	adds	r3, r7, #7
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d100      	bne.n	80084fa <UART_WaitOnFlagUntilTimeout+0x17a>
 80084f8:	e74b      	b.n	8008392 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	0018      	movs	r0, r3
 80084fe:	46bd      	mov	sp, r7
 8008500:	b014      	add	sp, #80	; 0x50
 8008502:	bd80      	pop	{r7, pc}
 8008504:	fffffe5f 	.word	0xfffffe5f

08008508 <__errno>:
 8008508:	4b01      	ldr	r3, [pc, #4]	; (8008510 <__errno+0x8>)
 800850a:	6818      	ldr	r0, [r3, #0]
 800850c:	4770      	bx	lr
 800850e:	46c0      	nop			; (mov r8, r8)
 8008510:	2000000c 	.word	0x2000000c

08008514 <__libc_init_array>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	2600      	movs	r6, #0
 8008518:	4d0c      	ldr	r5, [pc, #48]	; (800854c <__libc_init_array+0x38>)
 800851a:	4c0d      	ldr	r4, [pc, #52]	; (8008550 <__libc_init_array+0x3c>)
 800851c:	1b64      	subs	r4, r4, r5
 800851e:	10a4      	asrs	r4, r4, #2
 8008520:	42a6      	cmp	r6, r4
 8008522:	d109      	bne.n	8008538 <__libc_init_array+0x24>
 8008524:	2600      	movs	r6, #0
 8008526:	f003 fee7 	bl	800c2f8 <_init>
 800852a:	4d0a      	ldr	r5, [pc, #40]	; (8008554 <__libc_init_array+0x40>)
 800852c:	4c0a      	ldr	r4, [pc, #40]	; (8008558 <__libc_init_array+0x44>)
 800852e:	1b64      	subs	r4, r4, r5
 8008530:	10a4      	asrs	r4, r4, #2
 8008532:	42a6      	cmp	r6, r4
 8008534:	d105      	bne.n	8008542 <__libc_init_array+0x2e>
 8008536:	bd70      	pop	{r4, r5, r6, pc}
 8008538:	00b3      	lsls	r3, r6, #2
 800853a:	58eb      	ldr	r3, [r5, r3]
 800853c:	4798      	blx	r3
 800853e:	3601      	adds	r6, #1
 8008540:	e7ee      	b.n	8008520 <__libc_init_array+0xc>
 8008542:	00b3      	lsls	r3, r6, #2
 8008544:	58eb      	ldr	r3, [r5, r3]
 8008546:	4798      	blx	r3
 8008548:	3601      	adds	r6, #1
 800854a:	e7f2      	b.n	8008532 <__libc_init_array+0x1e>
 800854c:	0800c9b0 	.word	0x0800c9b0
 8008550:	0800c9b0 	.word	0x0800c9b0
 8008554:	0800c9b0 	.word	0x0800c9b0
 8008558:	0800c9b4 	.word	0x0800c9b4

0800855c <memset>:
 800855c:	0003      	movs	r3, r0
 800855e:	1882      	adds	r2, r0, r2
 8008560:	4293      	cmp	r3, r2
 8008562:	d100      	bne.n	8008566 <memset+0xa>
 8008564:	4770      	bx	lr
 8008566:	7019      	strb	r1, [r3, #0]
 8008568:	3301      	adds	r3, #1
 800856a:	e7f9      	b.n	8008560 <memset+0x4>

0800856c <__cvt>:
 800856c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800856e:	001e      	movs	r6, r3
 8008570:	2300      	movs	r3, #0
 8008572:	0014      	movs	r4, r2
 8008574:	b08b      	sub	sp, #44	; 0x2c
 8008576:	429e      	cmp	r6, r3
 8008578:	da04      	bge.n	8008584 <__cvt+0x18>
 800857a:	2180      	movs	r1, #128	; 0x80
 800857c:	0609      	lsls	r1, r1, #24
 800857e:	1873      	adds	r3, r6, r1
 8008580:	001e      	movs	r6, r3
 8008582:	232d      	movs	r3, #45	; 0x2d
 8008584:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008586:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008588:	7013      	strb	r3, [r2, #0]
 800858a:	2320      	movs	r3, #32
 800858c:	2203      	movs	r2, #3
 800858e:	439f      	bics	r7, r3
 8008590:	2f46      	cmp	r7, #70	; 0x46
 8008592:	d007      	beq.n	80085a4 <__cvt+0x38>
 8008594:	003b      	movs	r3, r7
 8008596:	3b45      	subs	r3, #69	; 0x45
 8008598:	4259      	negs	r1, r3
 800859a:	414b      	adcs	r3, r1
 800859c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800859e:	3a01      	subs	r2, #1
 80085a0:	18cb      	adds	r3, r1, r3
 80085a2:	9310      	str	r3, [sp, #64]	; 0x40
 80085a4:	ab09      	add	r3, sp, #36	; 0x24
 80085a6:	9304      	str	r3, [sp, #16]
 80085a8:	ab08      	add	r3, sp, #32
 80085aa:	9303      	str	r3, [sp, #12]
 80085ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085ae:	9200      	str	r2, [sp, #0]
 80085b0:	9302      	str	r3, [sp, #8]
 80085b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085b4:	0022      	movs	r2, r4
 80085b6:	9301      	str	r3, [sp, #4]
 80085b8:	0033      	movs	r3, r6
 80085ba:	f000 fcfd 	bl	8008fb8 <_dtoa_r>
 80085be:	0005      	movs	r5, r0
 80085c0:	2f47      	cmp	r7, #71	; 0x47
 80085c2:	d102      	bne.n	80085ca <__cvt+0x5e>
 80085c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085c6:	07db      	lsls	r3, r3, #31
 80085c8:	d528      	bpl.n	800861c <__cvt+0xb0>
 80085ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085cc:	18eb      	adds	r3, r5, r3
 80085ce:	9307      	str	r3, [sp, #28]
 80085d0:	2f46      	cmp	r7, #70	; 0x46
 80085d2:	d114      	bne.n	80085fe <__cvt+0x92>
 80085d4:	782b      	ldrb	r3, [r5, #0]
 80085d6:	2b30      	cmp	r3, #48	; 0x30
 80085d8:	d10c      	bne.n	80085f4 <__cvt+0x88>
 80085da:	2200      	movs	r2, #0
 80085dc:	2300      	movs	r3, #0
 80085de:	0020      	movs	r0, r4
 80085e0:	0031      	movs	r1, r6
 80085e2:	f7f7 ff33 	bl	800044c <__aeabi_dcmpeq>
 80085e6:	2800      	cmp	r0, #0
 80085e8:	d104      	bne.n	80085f4 <__cvt+0x88>
 80085ea:	2301      	movs	r3, #1
 80085ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80085ee:	1a9b      	subs	r3, r3, r2
 80085f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085f2:	6013      	str	r3, [r2, #0]
 80085f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085f6:	9a07      	ldr	r2, [sp, #28]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	18d3      	adds	r3, r2, r3
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	2200      	movs	r2, #0
 8008600:	2300      	movs	r3, #0
 8008602:	0020      	movs	r0, r4
 8008604:	0031      	movs	r1, r6
 8008606:	f7f7 ff21 	bl	800044c <__aeabi_dcmpeq>
 800860a:	2800      	cmp	r0, #0
 800860c:	d001      	beq.n	8008612 <__cvt+0xa6>
 800860e:	9b07      	ldr	r3, [sp, #28]
 8008610:	9309      	str	r3, [sp, #36]	; 0x24
 8008612:	2230      	movs	r2, #48	; 0x30
 8008614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008616:	9907      	ldr	r1, [sp, #28]
 8008618:	428b      	cmp	r3, r1
 800861a:	d306      	bcc.n	800862a <__cvt+0xbe>
 800861c:	0028      	movs	r0, r5
 800861e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008620:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008622:	1b5b      	subs	r3, r3, r5
 8008624:	6013      	str	r3, [r2, #0]
 8008626:	b00b      	add	sp, #44	; 0x2c
 8008628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800862a:	1c59      	adds	r1, r3, #1
 800862c:	9109      	str	r1, [sp, #36]	; 0x24
 800862e:	701a      	strb	r2, [r3, #0]
 8008630:	e7f0      	b.n	8008614 <__cvt+0xa8>

08008632 <__exponent>:
 8008632:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008634:	1c83      	adds	r3, r0, #2
 8008636:	b087      	sub	sp, #28
 8008638:	9303      	str	r3, [sp, #12]
 800863a:	0005      	movs	r5, r0
 800863c:	000c      	movs	r4, r1
 800863e:	232b      	movs	r3, #43	; 0x2b
 8008640:	7002      	strb	r2, [r0, #0]
 8008642:	2900      	cmp	r1, #0
 8008644:	da01      	bge.n	800864a <__exponent+0x18>
 8008646:	424c      	negs	r4, r1
 8008648:	3302      	adds	r3, #2
 800864a:	706b      	strb	r3, [r5, #1]
 800864c:	2c09      	cmp	r4, #9
 800864e:	dd31      	ble.n	80086b4 <__exponent+0x82>
 8008650:	270a      	movs	r7, #10
 8008652:	ab04      	add	r3, sp, #16
 8008654:	1dde      	adds	r6, r3, #7
 8008656:	0020      	movs	r0, r4
 8008658:	0039      	movs	r1, r7
 800865a:	9601      	str	r6, [sp, #4]
 800865c:	f7f7 fee0 	bl	8000420 <__aeabi_idivmod>
 8008660:	3e01      	subs	r6, #1
 8008662:	3130      	adds	r1, #48	; 0x30
 8008664:	0020      	movs	r0, r4
 8008666:	7031      	strb	r1, [r6, #0]
 8008668:	0039      	movs	r1, r7
 800866a:	9402      	str	r4, [sp, #8]
 800866c:	f7f7 fdf2 	bl	8000254 <__divsi3>
 8008670:	9b02      	ldr	r3, [sp, #8]
 8008672:	0004      	movs	r4, r0
 8008674:	2b63      	cmp	r3, #99	; 0x63
 8008676:	dcee      	bgt.n	8008656 <__exponent+0x24>
 8008678:	9b01      	ldr	r3, [sp, #4]
 800867a:	3430      	adds	r4, #48	; 0x30
 800867c:	1e9a      	subs	r2, r3, #2
 800867e:	0013      	movs	r3, r2
 8008680:	9903      	ldr	r1, [sp, #12]
 8008682:	7014      	strb	r4, [r2, #0]
 8008684:	a804      	add	r0, sp, #16
 8008686:	3007      	adds	r0, #7
 8008688:	4298      	cmp	r0, r3
 800868a:	d80e      	bhi.n	80086aa <__exponent+0x78>
 800868c:	ab04      	add	r3, sp, #16
 800868e:	3307      	adds	r3, #7
 8008690:	2000      	movs	r0, #0
 8008692:	429a      	cmp	r2, r3
 8008694:	d804      	bhi.n	80086a0 <__exponent+0x6e>
 8008696:	ab04      	add	r3, sp, #16
 8008698:	3009      	adds	r0, #9
 800869a:	18c0      	adds	r0, r0, r3
 800869c:	9b01      	ldr	r3, [sp, #4]
 800869e:	1ac0      	subs	r0, r0, r3
 80086a0:	9b03      	ldr	r3, [sp, #12]
 80086a2:	1818      	adds	r0, r3, r0
 80086a4:	1b40      	subs	r0, r0, r5
 80086a6:	b007      	add	sp, #28
 80086a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086aa:	7818      	ldrb	r0, [r3, #0]
 80086ac:	3301      	adds	r3, #1
 80086ae:	7008      	strb	r0, [r1, #0]
 80086b0:	3101      	adds	r1, #1
 80086b2:	e7e7      	b.n	8008684 <__exponent+0x52>
 80086b4:	2330      	movs	r3, #48	; 0x30
 80086b6:	18e4      	adds	r4, r4, r3
 80086b8:	70ab      	strb	r3, [r5, #2]
 80086ba:	1d28      	adds	r0, r5, #4
 80086bc:	70ec      	strb	r4, [r5, #3]
 80086be:	e7f1      	b.n	80086a4 <__exponent+0x72>

080086c0 <_printf_float>:
 80086c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086c2:	b095      	sub	sp, #84	; 0x54
 80086c4:	000c      	movs	r4, r1
 80086c6:	9208      	str	r2, [sp, #32]
 80086c8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80086ca:	9309      	str	r3, [sp, #36]	; 0x24
 80086cc:	0007      	movs	r7, r0
 80086ce:	f001 fa91 	bl	8009bf4 <_localeconv_r>
 80086d2:	6803      	ldr	r3, [r0, #0]
 80086d4:	0018      	movs	r0, r3
 80086d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80086d8:	f7f7 fd16 	bl	8000108 <strlen>
 80086dc:	2300      	movs	r3, #0
 80086de:	9312      	str	r3, [sp, #72]	; 0x48
 80086e0:	7e23      	ldrb	r3, [r4, #24]
 80086e2:	2207      	movs	r2, #7
 80086e4:	001e      	movs	r6, r3
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	900d      	str	r0, [sp, #52]	; 0x34
 80086ea:	930c      	str	r3, [sp, #48]	; 0x30
 80086ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 80086ee:	682b      	ldr	r3, [r5, #0]
 80086f0:	05c9      	lsls	r1, r1, #23
 80086f2:	d547      	bpl.n	8008784 <_printf_float+0xc4>
 80086f4:	189b      	adds	r3, r3, r2
 80086f6:	4393      	bics	r3, r2
 80086f8:	001a      	movs	r2, r3
 80086fa:	3208      	adds	r2, #8
 80086fc:	602a      	str	r2, [r5, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	64a2      	str	r2, [r4, #72]	; 0x48
 8008704:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008706:	2201      	movs	r2, #1
 8008708:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800870a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800870c:	930a      	str	r3, [sp, #40]	; 0x28
 800870e:	006b      	lsls	r3, r5, #1
 8008710:	085b      	lsrs	r3, r3, #1
 8008712:	930e      	str	r3, [sp, #56]	; 0x38
 8008714:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008716:	4ba8      	ldr	r3, [pc, #672]	; (80089b8 <_printf_float+0x2f8>)
 8008718:	990e      	ldr	r1, [sp, #56]	; 0x38
 800871a:	4252      	negs	r2, r2
 800871c:	f7fa f9a8 	bl	8002a70 <__aeabi_dcmpun>
 8008720:	2800      	cmp	r0, #0
 8008722:	d131      	bne.n	8008788 <_printf_float+0xc8>
 8008724:	2201      	movs	r2, #1
 8008726:	4ba4      	ldr	r3, [pc, #656]	; (80089b8 <_printf_float+0x2f8>)
 8008728:	980a      	ldr	r0, [sp, #40]	; 0x28
 800872a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800872c:	4252      	negs	r2, r2
 800872e:	f7f7 fe9d 	bl	800046c <__aeabi_dcmple>
 8008732:	2800      	cmp	r0, #0
 8008734:	d128      	bne.n	8008788 <_printf_float+0xc8>
 8008736:	2200      	movs	r2, #0
 8008738:	2300      	movs	r3, #0
 800873a:	0029      	movs	r1, r5
 800873c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800873e:	f7f7 fe8b 	bl	8000458 <__aeabi_dcmplt>
 8008742:	2800      	cmp	r0, #0
 8008744:	d003      	beq.n	800874e <_printf_float+0x8e>
 8008746:	0023      	movs	r3, r4
 8008748:	222d      	movs	r2, #45	; 0x2d
 800874a:	3343      	adds	r3, #67	; 0x43
 800874c:	701a      	strb	r2, [r3, #0]
 800874e:	4d9b      	ldr	r5, [pc, #620]	; (80089bc <_printf_float+0x2fc>)
 8008750:	2e47      	cmp	r6, #71	; 0x47
 8008752:	d900      	bls.n	8008756 <_printf_float+0x96>
 8008754:	4d9a      	ldr	r5, [pc, #616]	; (80089c0 <_printf_float+0x300>)
 8008756:	2303      	movs	r3, #3
 8008758:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800875a:	6123      	str	r3, [r4, #16]
 800875c:	3301      	adds	r3, #1
 800875e:	439a      	bics	r2, r3
 8008760:	2300      	movs	r3, #0
 8008762:	6022      	str	r2, [r4, #0]
 8008764:	930a      	str	r3, [sp, #40]	; 0x28
 8008766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008768:	0021      	movs	r1, r4
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	0038      	movs	r0, r7
 800876e:	9b08      	ldr	r3, [sp, #32]
 8008770:	aa13      	add	r2, sp, #76	; 0x4c
 8008772:	f000 f9f3 	bl	8008b5c <_printf_common>
 8008776:	1c43      	adds	r3, r0, #1
 8008778:	d000      	beq.n	800877c <_printf_float+0xbc>
 800877a:	e09e      	b.n	80088ba <_printf_float+0x1fa>
 800877c:	2001      	movs	r0, #1
 800877e:	4240      	negs	r0, r0
 8008780:	b015      	add	sp, #84	; 0x54
 8008782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008784:	3307      	adds	r3, #7
 8008786:	e7b6      	b.n	80086f6 <_printf_float+0x36>
 8008788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800878a:	002b      	movs	r3, r5
 800878c:	0010      	movs	r0, r2
 800878e:	0029      	movs	r1, r5
 8008790:	f7fa f96e 	bl	8002a70 <__aeabi_dcmpun>
 8008794:	2800      	cmp	r0, #0
 8008796:	d00a      	beq.n	80087ae <_printf_float+0xee>
 8008798:	2d00      	cmp	r5, #0
 800879a:	da03      	bge.n	80087a4 <_printf_float+0xe4>
 800879c:	0023      	movs	r3, r4
 800879e:	222d      	movs	r2, #45	; 0x2d
 80087a0:	3343      	adds	r3, #67	; 0x43
 80087a2:	701a      	strb	r2, [r3, #0]
 80087a4:	4d87      	ldr	r5, [pc, #540]	; (80089c4 <_printf_float+0x304>)
 80087a6:	2e47      	cmp	r6, #71	; 0x47
 80087a8:	d9d5      	bls.n	8008756 <_printf_float+0x96>
 80087aa:	4d87      	ldr	r5, [pc, #540]	; (80089c8 <_printf_float+0x308>)
 80087ac:	e7d3      	b.n	8008756 <_printf_float+0x96>
 80087ae:	2220      	movs	r2, #32
 80087b0:	0031      	movs	r1, r6
 80087b2:	6863      	ldr	r3, [r4, #4]
 80087b4:	4391      	bics	r1, r2
 80087b6:	910e      	str	r1, [sp, #56]	; 0x38
 80087b8:	1c5a      	adds	r2, r3, #1
 80087ba:	d147      	bne.n	800884c <_printf_float+0x18c>
 80087bc:	3307      	adds	r3, #7
 80087be:	6063      	str	r3, [r4, #4]
 80087c0:	2380      	movs	r3, #128	; 0x80
 80087c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087c4:	00db      	lsls	r3, r3, #3
 80087c6:	4313      	orrs	r3, r2
 80087c8:	2200      	movs	r2, #0
 80087ca:	9206      	str	r2, [sp, #24]
 80087cc:	aa12      	add	r2, sp, #72	; 0x48
 80087ce:	9205      	str	r2, [sp, #20]
 80087d0:	aa11      	add	r2, sp, #68	; 0x44
 80087d2:	9203      	str	r2, [sp, #12]
 80087d4:	2223      	movs	r2, #35	; 0x23
 80087d6:	a908      	add	r1, sp, #32
 80087d8:	6023      	str	r3, [r4, #0]
 80087da:	9301      	str	r3, [sp, #4]
 80087dc:	6863      	ldr	r3, [r4, #4]
 80087de:	1852      	adds	r2, r2, r1
 80087e0:	9202      	str	r2, [sp, #8]
 80087e2:	9300      	str	r3, [sp, #0]
 80087e4:	0038      	movs	r0, r7
 80087e6:	002b      	movs	r3, r5
 80087e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087ea:	9604      	str	r6, [sp, #16]
 80087ec:	f7ff febe 	bl	800856c <__cvt>
 80087f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087f2:	0005      	movs	r5, r0
 80087f4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80087f6:	2b47      	cmp	r3, #71	; 0x47
 80087f8:	d108      	bne.n	800880c <_printf_float+0x14c>
 80087fa:	1ccb      	adds	r3, r1, #3
 80087fc:	db02      	blt.n	8008804 <_printf_float+0x144>
 80087fe:	6863      	ldr	r3, [r4, #4]
 8008800:	4299      	cmp	r1, r3
 8008802:	dd46      	ble.n	8008892 <_printf_float+0x1d2>
 8008804:	0033      	movs	r3, r6
 8008806:	3b02      	subs	r3, #2
 8008808:	b2db      	uxtb	r3, r3
 800880a:	001e      	movs	r6, r3
 800880c:	2e65      	cmp	r6, #101	; 0x65
 800880e:	d824      	bhi.n	800885a <_printf_float+0x19a>
 8008810:	0020      	movs	r0, r4
 8008812:	0032      	movs	r2, r6
 8008814:	3901      	subs	r1, #1
 8008816:	3050      	adds	r0, #80	; 0x50
 8008818:	9111      	str	r1, [sp, #68]	; 0x44
 800881a:	f7ff ff0a 	bl	8008632 <__exponent>
 800881e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008820:	900a      	str	r0, [sp, #40]	; 0x28
 8008822:	1813      	adds	r3, r2, r0
 8008824:	6123      	str	r3, [r4, #16]
 8008826:	2a01      	cmp	r2, #1
 8008828:	dc02      	bgt.n	8008830 <_printf_float+0x170>
 800882a:	6822      	ldr	r2, [r4, #0]
 800882c:	07d2      	lsls	r2, r2, #31
 800882e:	d501      	bpl.n	8008834 <_printf_float+0x174>
 8008830:	3301      	adds	r3, #1
 8008832:	6123      	str	r3, [r4, #16]
 8008834:	2323      	movs	r3, #35	; 0x23
 8008836:	aa08      	add	r2, sp, #32
 8008838:	189b      	adds	r3, r3, r2
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d100      	bne.n	8008842 <_printf_float+0x182>
 8008840:	e791      	b.n	8008766 <_printf_float+0xa6>
 8008842:	0023      	movs	r3, r4
 8008844:	222d      	movs	r2, #45	; 0x2d
 8008846:	3343      	adds	r3, #67	; 0x43
 8008848:	701a      	strb	r2, [r3, #0]
 800884a:	e78c      	b.n	8008766 <_printf_float+0xa6>
 800884c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800884e:	2a47      	cmp	r2, #71	; 0x47
 8008850:	d1b6      	bne.n	80087c0 <_printf_float+0x100>
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1b4      	bne.n	80087c0 <_printf_float+0x100>
 8008856:	3301      	adds	r3, #1
 8008858:	e7b1      	b.n	80087be <_printf_float+0xfe>
 800885a:	2e66      	cmp	r6, #102	; 0x66
 800885c:	d11b      	bne.n	8008896 <_printf_float+0x1d6>
 800885e:	6863      	ldr	r3, [r4, #4]
 8008860:	2900      	cmp	r1, #0
 8008862:	dd0d      	ble.n	8008880 <_printf_float+0x1c0>
 8008864:	6121      	str	r1, [r4, #16]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <_printf_float+0x1b0>
 800886a:	6822      	ldr	r2, [r4, #0]
 800886c:	07d2      	lsls	r2, r2, #31
 800886e:	d502      	bpl.n	8008876 <_printf_float+0x1b6>
 8008870:	3301      	adds	r3, #1
 8008872:	1859      	adds	r1, r3, r1
 8008874:	6121      	str	r1, [r4, #16]
 8008876:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008878:	65a3      	str	r3, [r4, #88]	; 0x58
 800887a:	2300      	movs	r3, #0
 800887c:	930a      	str	r3, [sp, #40]	; 0x28
 800887e:	e7d9      	b.n	8008834 <_printf_float+0x174>
 8008880:	2b00      	cmp	r3, #0
 8008882:	d103      	bne.n	800888c <_printf_float+0x1cc>
 8008884:	2201      	movs	r2, #1
 8008886:	6821      	ldr	r1, [r4, #0]
 8008888:	4211      	tst	r1, r2
 800888a:	d000      	beq.n	800888e <_printf_float+0x1ce>
 800888c:	1c9a      	adds	r2, r3, #2
 800888e:	6122      	str	r2, [r4, #16]
 8008890:	e7f1      	b.n	8008876 <_printf_float+0x1b6>
 8008892:	2367      	movs	r3, #103	; 0x67
 8008894:	001e      	movs	r6, r3
 8008896:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008898:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800889a:	4293      	cmp	r3, r2
 800889c:	db06      	blt.n	80088ac <_printf_float+0x1ec>
 800889e:	6822      	ldr	r2, [r4, #0]
 80088a0:	6123      	str	r3, [r4, #16]
 80088a2:	07d2      	lsls	r2, r2, #31
 80088a4:	d5e7      	bpl.n	8008876 <_printf_float+0x1b6>
 80088a6:	3301      	adds	r3, #1
 80088a8:	6123      	str	r3, [r4, #16]
 80088aa:	e7e4      	b.n	8008876 <_printf_float+0x1b6>
 80088ac:	2101      	movs	r1, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	dc01      	bgt.n	80088b6 <_printf_float+0x1f6>
 80088b2:	1849      	adds	r1, r1, r1
 80088b4:	1ac9      	subs	r1, r1, r3
 80088b6:	1852      	adds	r2, r2, r1
 80088b8:	e7e9      	b.n	800888e <_printf_float+0x1ce>
 80088ba:	6822      	ldr	r2, [r4, #0]
 80088bc:	0553      	lsls	r3, r2, #21
 80088be:	d408      	bmi.n	80088d2 <_printf_float+0x212>
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	002a      	movs	r2, r5
 80088c4:	0038      	movs	r0, r7
 80088c6:	9908      	ldr	r1, [sp, #32]
 80088c8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80088ca:	47a8      	blx	r5
 80088cc:	1c43      	adds	r3, r0, #1
 80088ce:	d129      	bne.n	8008924 <_printf_float+0x264>
 80088d0:	e754      	b.n	800877c <_printf_float+0xbc>
 80088d2:	2e65      	cmp	r6, #101	; 0x65
 80088d4:	d800      	bhi.n	80088d8 <_printf_float+0x218>
 80088d6:	e0ec      	b.n	8008ab2 <_printf_float+0x3f2>
 80088d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80088da:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80088dc:	2200      	movs	r2, #0
 80088de:	2300      	movs	r3, #0
 80088e0:	f7f7 fdb4 	bl	800044c <__aeabi_dcmpeq>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	d034      	beq.n	8008952 <_printf_float+0x292>
 80088e8:	2301      	movs	r3, #1
 80088ea:	0038      	movs	r0, r7
 80088ec:	4a37      	ldr	r2, [pc, #220]	; (80089cc <_printf_float+0x30c>)
 80088ee:	9908      	ldr	r1, [sp, #32]
 80088f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80088f2:	47a8      	blx	r5
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d100      	bne.n	80088fa <_printf_float+0x23a>
 80088f8:	e740      	b.n	800877c <_printf_float+0xbc>
 80088fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088fe:	4293      	cmp	r3, r2
 8008900:	db02      	blt.n	8008908 <_printf_float+0x248>
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	07db      	lsls	r3, r3, #31
 8008906:	d50d      	bpl.n	8008924 <_printf_float+0x264>
 8008908:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800890a:	0038      	movs	r0, r7
 800890c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800890e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008910:	9908      	ldr	r1, [sp, #32]
 8008912:	47a8      	blx	r5
 8008914:	2500      	movs	r5, #0
 8008916:	1c43      	adds	r3, r0, #1
 8008918:	d100      	bne.n	800891c <_printf_float+0x25c>
 800891a:	e72f      	b.n	800877c <_printf_float+0xbc>
 800891c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800891e:	3b01      	subs	r3, #1
 8008920:	42ab      	cmp	r3, r5
 8008922:	dc0a      	bgt.n	800893a <_printf_float+0x27a>
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	079b      	lsls	r3, r3, #30
 8008928:	d500      	bpl.n	800892c <_printf_float+0x26c>
 800892a:	e114      	b.n	8008b56 <_printf_float+0x496>
 800892c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800892e:	68e0      	ldr	r0, [r4, #12]
 8008930:	4298      	cmp	r0, r3
 8008932:	db00      	blt.n	8008936 <_printf_float+0x276>
 8008934:	e724      	b.n	8008780 <_printf_float+0xc0>
 8008936:	0018      	movs	r0, r3
 8008938:	e722      	b.n	8008780 <_printf_float+0xc0>
 800893a:	0022      	movs	r2, r4
 800893c:	2301      	movs	r3, #1
 800893e:	0038      	movs	r0, r7
 8008940:	9908      	ldr	r1, [sp, #32]
 8008942:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008944:	321a      	adds	r2, #26
 8008946:	47b0      	blx	r6
 8008948:	1c43      	adds	r3, r0, #1
 800894a:	d100      	bne.n	800894e <_printf_float+0x28e>
 800894c:	e716      	b.n	800877c <_printf_float+0xbc>
 800894e:	3501      	adds	r5, #1
 8008950:	e7e4      	b.n	800891c <_printf_float+0x25c>
 8008952:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008954:	2b00      	cmp	r3, #0
 8008956:	dc3b      	bgt.n	80089d0 <_printf_float+0x310>
 8008958:	2301      	movs	r3, #1
 800895a:	0038      	movs	r0, r7
 800895c:	4a1b      	ldr	r2, [pc, #108]	; (80089cc <_printf_float+0x30c>)
 800895e:	9908      	ldr	r1, [sp, #32]
 8008960:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008962:	47b0      	blx	r6
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d100      	bne.n	800896a <_printf_float+0x2aa>
 8008968:	e708      	b.n	800877c <_printf_float+0xbc>
 800896a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800896c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800896e:	4313      	orrs	r3, r2
 8008970:	d102      	bne.n	8008978 <_printf_float+0x2b8>
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	07db      	lsls	r3, r3, #31
 8008976:	d5d5      	bpl.n	8008924 <_printf_float+0x264>
 8008978:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800897a:	0038      	movs	r0, r7
 800897c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800897e:	9908      	ldr	r1, [sp, #32]
 8008980:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008982:	47b0      	blx	r6
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	d100      	bne.n	800898a <_printf_float+0x2ca>
 8008988:	e6f8      	b.n	800877c <_printf_float+0xbc>
 800898a:	2300      	movs	r3, #0
 800898c:	930a      	str	r3, [sp, #40]	; 0x28
 800898e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008992:	425b      	negs	r3, r3
 8008994:	4293      	cmp	r3, r2
 8008996:	dc01      	bgt.n	800899c <_printf_float+0x2dc>
 8008998:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800899a:	e792      	b.n	80088c2 <_printf_float+0x202>
 800899c:	0022      	movs	r2, r4
 800899e:	2301      	movs	r3, #1
 80089a0:	0038      	movs	r0, r7
 80089a2:	9908      	ldr	r1, [sp, #32]
 80089a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80089a6:	321a      	adds	r2, #26
 80089a8:	47b0      	blx	r6
 80089aa:	1c43      	adds	r3, r0, #1
 80089ac:	d100      	bne.n	80089b0 <_printf_float+0x2f0>
 80089ae:	e6e5      	b.n	800877c <_printf_float+0xbc>
 80089b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b2:	3301      	adds	r3, #1
 80089b4:	e7ea      	b.n	800898c <_printf_float+0x2cc>
 80089b6:	46c0      	nop			; (mov r8, r8)
 80089b8:	7fefffff 	.word	0x7fefffff
 80089bc:	0800c588 	.word	0x0800c588
 80089c0:	0800c58c 	.word	0x0800c58c
 80089c4:	0800c590 	.word	0x0800c590
 80089c8:	0800c594 	.word	0x0800c594
 80089cc:	0800c598 	.word	0x0800c598
 80089d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089d4:	920a      	str	r2, [sp, #40]	; 0x28
 80089d6:	429a      	cmp	r2, r3
 80089d8:	dd00      	ble.n	80089dc <_printf_float+0x31c>
 80089da:	930a      	str	r3, [sp, #40]	; 0x28
 80089dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089de:	2b00      	cmp	r3, #0
 80089e0:	dc3d      	bgt.n	8008a5e <_printf_float+0x39e>
 80089e2:	2300      	movs	r3, #0
 80089e4:	930e      	str	r3, [sp, #56]	; 0x38
 80089e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e8:	43db      	mvns	r3, r3
 80089ea:	17db      	asrs	r3, r3, #31
 80089ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80089ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089f2:	930c      	str	r3, [sp, #48]	; 0x30
 80089f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f6:	4013      	ands	r3, r2
 80089f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089fa:	1ad3      	subs	r3, r2, r3
 80089fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089fe:	4293      	cmp	r3, r2
 8008a00:	dc36      	bgt.n	8008a70 <_printf_float+0x3b0>
 8008a02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a06:	4293      	cmp	r3, r2
 8008a08:	db40      	blt.n	8008a8c <_printf_float+0x3cc>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	07db      	lsls	r3, r3, #31
 8008a0e:	d43d      	bmi.n	8008a8c <_printf_float+0x3cc>
 8008a10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a14:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	1a52      	subs	r2, r2, r1
 8008a1a:	920a      	str	r2, [sp, #40]	; 0x28
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	dd00      	ble.n	8008a22 <_printf_float+0x362>
 8008a20:	930a      	str	r3, [sp, #40]	; 0x28
 8008a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	dc3a      	bgt.n	8008a9e <_printf_float+0x3de>
 8008a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	43db      	mvns	r3, r3
 8008a2e:	17db      	asrs	r3, r3, #31
 8008a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a32:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a38:	1a9b      	subs	r3, r3, r2
 8008a3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a3c:	400a      	ands	r2, r1
 8008a3e:	1a9b      	subs	r3, r3, r2
 8008a40:	42ab      	cmp	r3, r5
 8008a42:	dc00      	bgt.n	8008a46 <_printf_float+0x386>
 8008a44:	e76e      	b.n	8008924 <_printf_float+0x264>
 8008a46:	0022      	movs	r2, r4
 8008a48:	2301      	movs	r3, #1
 8008a4a:	0038      	movs	r0, r7
 8008a4c:	9908      	ldr	r1, [sp, #32]
 8008a4e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a50:	321a      	adds	r2, #26
 8008a52:	47b0      	blx	r6
 8008a54:	1c43      	adds	r3, r0, #1
 8008a56:	d100      	bne.n	8008a5a <_printf_float+0x39a>
 8008a58:	e690      	b.n	800877c <_printf_float+0xbc>
 8008a5a:	3501      	adds	r5, #1
 8008a5c:	e7e9      	b.n	8008a32 <_printf_float+0x372>
 8008a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a60:	002a      	movs	r2, r5
 8008a62:	0038      	movs	r0, r7
 8008a64:	9908      	ldr	r1, [sp, #32]
 8008a66:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a68:	47b0      	blx	r6
 8008a6a:	1c43      	adds	r3, r0, #1
 8008a6c:	d1b9      	bne.n	80089e2 <_printf_float+0x322>
 8008a6e:	e685      	b.n	800877c <_printf_float+0xbc>
 8008a70:	0022      	movs	r2, r4
 8008a72:	2301      	movs	r3, #1
 8008a74:	0038      	movs	r0, r7
 8008a76:	9908      	ldr	r1, [sp, #32]
 8008a78:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a7a:	321a      	adds	r2, #26
 8008a7c:	47b0      	blx	r6
 8008a7e:	1c43      	adds	r3, r0, #1
 8008a80:	d100      	bne.n	8008a84 <_printf_float+0x3c4>
 8008a82:	e67b      	b.n	800877c <_printf_float+0xbc>
 8008a84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a86:	3301      	adds	r3, #1
 8008a88:	930e      	str	r3, [sp, #56]	; 0x38
 8008a8a:	e7b0      	b.n	80089ee <_printf_float+0x32e>
 8008a8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a8e:	0038      	movs	r0, r7
 8008a90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a92:	9908      	ldr	r1, [sp, #32]
 8008a94:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a96:	47b0      	blx	r6
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	d1b9      	bne.n	8008a10 <_printf_float+0x350>
 8008a9c:	e66e      	b.n	800877c <_printf_float+0xbc>
 8008a9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008aa0:	0038      	movs	r0, r7
 8008aa2:	18ea      	adds	r2, r5, r3
 8008aa4:	9908      	ldr	r1, [sp, #32]
 8008aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aa8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008aaa:	47a8      	blx	r5
 8008aac:	1c43      	adds	r3, r0, #1
 8008aae:	d1bb      	bne.n	8008a28 <_printf_float+0x368>
 8008ab0:	e664      	b.n	800877c <_printf_float+0xbc>
 8008ab2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	dc02      	bgt.n	8008abe <_printf_float+0x3fe>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	421a      	tst	r2, r3
 8008abc:	d038      	beq.n	8008b30 <_printf_float+0x470>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	002a      	movs	r2, r5
 8008ac2:	0038      	movs	r0, r7
 8008ac4:	9908      	ldr	r1, [sp, #32]
 8008ac6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008ac8:	47b0      	blx	r6
 8008aca:	1c43      	adds	r3, r0, #1
 8008acc:	d100      	bne.n	8008ad0 <_printf_float+0x410>
 8008ace:	e655      	b.n	800877c <_printf_float+0xbc>
 8008ad0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ad2:	0038      	movs	r0, r7
 8008ad4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ad6:	9908      	ldr	r1, [sp, #32]
 8008ad8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008ada:	47b0      	blx	r6
 8008adc:	1c43      	adds	r3, r0, #1
 8008ade:	d100      	bne.n	8008ae2 <_printf_float+0x422>
 8008ae0:	e64c      	b.n	800877c <_printf_float+0xbc>
 8008ae2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008ae4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f7f7 fcaf 	bl	800044c <__aeabi_dcmpeq>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	d11c      	bne.n	8008b2c <_printf_float+0x46c>
 8008af2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008af4:	1c6a      	adds	r2, r5, #1
 8008af6:	3b01      	subs	r3, #1
 8008af8:	0038      	movs	r0, r7
 8008afa:	9908      	ldr	r1, [sp, #32]
 8008afc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008afe:	47a8      	blx	r5
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	d10f      	bne.n	8008b24 <_printf_float+0x464>
 8008b04:	e63a      	b.n	800877c <_printf_float+0xbc>
 8008b06:	0022      	movs	r2, r4
 8008b08:	2301      	movs	r3, #1
 8008b0a:	0038      	movs	r0, r7
 8008b0c:	9908      	ldr	r1, [sp, #32]
 8008b0e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008b10:	321a      	adds	r2, #26
 8008b12:	47b0      	blx	r6
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d100      	bne.n	8008b1a <_printf_float+0x45a>
 8008b18:	e630      	b.n	800877c <_printf_float+0xbc>
 8008b1a:	3501      	adds	r5, #1
 8008b1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	42ab      	cmp	r3, r5
 8008b22:	dcf0      	bgt.n	8008b06 <_printf_float+0x446>
 8008b24:	0022      	movs	r2, r4
 8008b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b28:	3250      	adds	r2, #80	; 0x50
 8008b2a:	e6cb      	b.n	80088c4 <_printf_float+0x204>
 8008b2c:	2500      	movs	r5, #0
 8008b2e:	e7f5      	b.n	8008b1c <_printf_float+0x45c>
 8008b30:	002a      	movs	r2, r5
 8008b32:	e7e1      	b.n	8008af8 <_printf_float+0x438>
 8008b34:	0022      	movs	r2, r4
 8008b36:	2301      	movs	r3, #1
 8008b38:	0038      	movs	r0, r7
 8008b3a:	9908      	ldr	r1, [sp, #32]
 8008b3c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008b3e:	3219      	adds	r2, #25
 8008b40:	47b0      	blx	r6
 8008b42:	1c43      	adds	r3, r0, #1
 8008b44:	d100      	bne.n	8008b48 <_printf_float+0x488>
 8008b46:	e619      	b.n	800877c <_printf_float+0xbc>
 8008b48:	3501      	adds	r5, #1
 8008b4a:	68e3      	ldr	r3, [r4, #12]
 8008b4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b4e:	1a9b      	subs	r3, r3, r2
 8008b50:	42ab      	cmp	r3, r5
 8008b52:	dcef      	bgt.n	8008b34 <_printf_float+0x474>
 8008b54:	e6ea      	b.n	800892c <_printf_float+0x26c>
 8008b56:	2500      	movs	r5, #0
 8008b58:	e7f7      	b.n	8008b4a <_printf_float+0x48a>
 8008b5a:	46c0      	nop			; (mov r8, r8)

08008b5c <_printf_common>:
 8008b5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b5e:	0015      	movs	r5, r2
 8008b60:	9301      	str	r3, [sp, #4]
 8008b62:	688a      	ldr	r2, [r1, #8]
 8008b64:	690b      	ldr	r3, [r1, #16]
 8008b66:	000c      	movs	r4, r1
 8008b68:	9000      	str	r0, [sp, #0]
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	da00      	bge.n	8008b70 <_printf_common+0x14>
 8008b6e:	0013      	movs	r3, r2
 8008b70:	0022      	movs	r2, r4
 8008b72:	602b      	str	r3, [r5, #0]
 8008b74:	3243      	adds	r2, #67	; 0x43
 8008b76:	7812      	ldrb	r2, [r2, #0]
 8008b78:	2a00      	cmp	r2, #0
 8008b7a:	d001      	beq.n	8008b80 <_printf_common+0x24>
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	602b      	str	r3, [r5, #0]
 8008b80:	6823      	ldr	r3, [r4, #0]
 8008b82:	069b      	lsls	r3, r3, #26
 8008b84:	d502      	bpl.n	8008b8c <_printf_common+0x30>
 8008b86:	682b      	ldr	r3, [r5, #0]
 8008b88:	3302      	adds	r3, #2
 8008b8a:	602b      	str	r3, [r5, #0]
 8008b8c:	6822      	ldr	r2, [r4, #0]
 8008b8e:	2306      	movs	r3, #6
 8008b90:	0017      	movs	r7, r2
 8008b92:	401f      	ands	r7, r3
 8008b94:	421a      	tst	r2, r3
 8008b96:	d027      	beq.n	8008be8 <_printf_common+0x8c>
 8008b98:	0023      	movs	r3, r4
 8008b9a:	3343      	adds	r3, #67	; 0x43
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	1e5a      	subs	r2, r3, #1
 8008ba0:	4193      	sbcs	r3, r2
 8008ba2:	6822      	ldr	r2, [r4, #0]
 8008ba4:	0692      	lsls	r2, r2, #26
 8008ba6:	d430      	bmi.n	8008c0a <_printf_common+0xae>
 8008ba8:	0022      	movs	r2, r4
 8008baa:	9901      	ldr	r1, [sp, #4]
 8008bac:	9800      	ldr	r0, [sp, #0]
 8008bae:	9e08      	ldr	r6, [sp, #32]
 8008bb0:	3243      	adds	r2, #67	; 0x43
 8008bb2:	47b0      	blx	r6
 8008bb4:	1c43      	adds	r3, r0, #1
 8008bb6:	d025      	beq.n	8008c04 <_printf_common+0xa8>
 8008bb8:	2306      	movs	r3, #6
 8008bba:	6820      	ldr	r0, [r4, #0]
 8008bbc:	682a      	ldr	r2, [r5, #0]
 8008bbe:	68e1      	ldr	r1, [r4, #12]
 8008bc0:	2500      	movs	r5, #0
 8008bc2:	4003      	ands	r3, r0
 8008bc4:	2b04      	cmp	r3, #4
 8008bc6:	d103      	bne.n	8008bd0 <_printf_common+0x74>
 8008bc8:	1a8d      	subs	r5, r1, r2
 8008bca:	43eb      	mvns	r3, r5
 8008bcc:	17db      	asrs	r3, r3, #31
 8008bce:	401d      	ands	r5, r3
 8008bd0:	68a3      	ldr	r3, [r4, #8]
 8008bd2:	6922      	ldr	r2, [r4, #16]
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	dd01      	ble.n	8008bdc <_printf_common+0x80>
 8008bd8:	1a9b      	subs	r3, r3, r2
 8008bda:	18ed      	adds	r5, r5, r3
 8008bdc:	2700      	movs	r7, #0
 8008bde:	42bd      	cmp	r5, r7
 8008be0:	d120      	bne.n	8008c24 <_printf_common+0xc8>
 8008be2:	2000      	movs	r0, #0
 8008be4:	e010      	b.n	8008c08 <_printf_common+0xac>
 8008be6:	3701      	adds	r7, #1
 8008be8:	68e3      	ldr	r3, [r4, #12]
 8008bea:	682a      	ldr	r2, [r5, #0]
 8008bec:	1a9b      	subs	r3, r3, r2
 8008bee:	42bb      	cmp	r3, r7
 8008bf0:	ddd2      	ble.n	8008b98 <_printf_common+0x3c>
 8008bf2:	0022      	movs	r2, r4
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	9901      	ldr	r1, [sp, #4]
 8008bf8:	9800      	ldr	r0, [sp, #0]
 8008bfa:	9e08      	ldr	r6, [sp, #32]
 8008bfc:	3219      	adds	r2, #25
 8008bfe:	47b0      	blx	r6
 8008c00:	1c43      	adds	r3, r0, #1
 8008c02:	d1f0      	bne.n	8008be6 <_printf_common+0x8a>
 8008c04:	2001      	movs	r0, #1
 8008c06:	4240      	negs	r0, r0
 8008c08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008c0a:	2030      	movs	r0, #48	; 0x30
 8008c0c:	18e1      	adds	r1, r4, r3
 8008c0e:	3143      	adds	r1, #67	; 0x43
 8008c10:	7008      	strb	r0, [r1, #0]
 8008c12:	0021      	movs	r1, r4
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	3145      	adds	r1, #69	; 0x45
 8008c18:	7809      	ldrb	r1, [r1, #0]
 8008c1a:	18a2      	adds	r2, r4, r2
 8008c1c:	3243      	adds	r2, #67	; 0x43
 8008c1e:	3302      	adds	r3, #2
 8008c20:	7011      	strb	r1, [r2, #0]
 8008c22:	e7c1      	b.n	8008ba8 <_printf_common+0x4c>
 8008c24:	0022      	movs	r2, r4
 8008c26:	2301      	movs	r3, #1
 8008c28:	9901      	ldr	r1, [sp, #4]
 8008c2a:	9800      	ldr	r0, [sp, #0]
 8008c2c:	9e08      	ldr	r6, [sp, #32]
 8008c2e:	321a      	adds	r2, #26
 8008c30:	47b0      	blx	r6
 8008c32:	1c43      	adds	r3, r0, #1
 8008c34:	d0e6      	beq.n	8008c04 <_printf_common+0xa8>
 8008c36:	3701      	adds	r7, #1
 8008c38:	e7d1      	b.n	8008bde <_printf_common+0x82>
	...

08008c3c <_printf_i>:
 8008c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c3e:	b08b      	sub	sp, #44	; 0x2c
 8008c40:	9206      	str	r2, [sp, #24]
 8008c42:	000a      	movs	r2, r1
 8008c44:	3243      	adds	r2, #67	; 0x43
 8008c46:	9307      	str	r3, [sp, #28]
 8008c48:	9005      	str	r0, [sp, #20]
 8008c4a:	9204      	str	r2, [sp, #16]
 8008c4c:	7e0a      	ldrb	r2, [r1, #24]
 8008c4e:	000c      	movs	r4, r1
 8008c50:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c52:	2a78      	cmp	r2, #120	; 0x78
 8008c54:	d806      	bhi.n	8008c64 <_printf_i+0x28>
 8008c56:	2a62      	cmp	r2, #98	; 0x62
 8008c58:	d808      	bhi.n	8008c6c <_printf_i+0x30>
 8008c5a:	2a00      	cmp	r2, #0
 8008c5c:	d100      	bne.n	8008c60 <_printf_i+0x24>
 8008c5e:	e0c0      	b.n	8008de2 <_printf_i+0x1a6>
 8008c60:	2a58      	cmp	r2, #88	; 0x58
 8008c62:	d052      	beq.n	8008d0a <_printf_i+0xce>
 8008c64:	0026      	movs	r6, r4
 8008c66:	3642      	adds	r6, #66	; 0x42
 8008c68:	7032      	strb	r2, [r6, #0]
 8008c6a:	e022      	b.n	8008cb2 <_printf_i+0x76>
 8008c6c:	0010      	movs	r0, r2
 8008c6e:	3863      	subs	r0, #99	; 0x63
 8008c70:	2815      	cmp	r0, #21
 8008c72:	d8f7      	bhi.n	8008c64 <_printf_i+0x28>
 8008c74:	f7f7 fa5a 	bl	800012c <__gnu_thumb1_case_shi>
 8008c78:	001f0016 	.word	0x001f0016
 8008c7c:	fff6fff6 	.word	0xfff6fff6
 8008c80:	fff6fff6 	.word	0xfff6fff6
 8008c84:	fff6001f 	.word	0xfff6001f
 8008c88:	fff6fff6 	.word	0xfff6fff6
 8008c8c:	00a8fff6 	.word	0x00a8fff6
 8008c90:	009a0036 	.word	0x009a0036
 8008c94:	fff6fff6 	.word	0xfff6fff6
 8008c98:	fff600b9 	.word	0xfff600b9
 8008c9c:	fff60036 	.word	0xfff60036
 8008ca0:	009efff6 	.word	0x009efff6
 8008ca4:	0026      	movs	r6, r4
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	3642      	adds	r6, #66	; 0x42
 8008caa:	1d11      	adds	r1, r2, #4
 8008cac:	6019      	str	r1, [r3, #0]
 8008cae:	6813      	ldr	r3, [r2, #0]
 8008cb0:	7033      	strb	r3, [r6, #0]
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e0a7      	b.n	8008e06 <_printf_i+0x1ca>
 8008cb6:	6808      	ldr	r0, [r1, #0]
 8008cb8:	6819      	ldr	r1, [r3, #0]
 8008cba:	1d0a      	adds	r2, r1, #4
 8008cbc:	0605      	lsls	r5, r0, #24
 8008cbe:	d50b      	bpl.n	8008cd8 <_printf_i+0x9c>
 8008cc0:	680d      	ldr	r5, [r1, #0]
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	2d00      	cmp	r5, #0
 8008cc6:	da03      	bge.n	8008cd0 <_printf_i+0x94>
 8008cc8:	232d      	movs	r3, #45	; 0x2d
 8008cca:	9a04      	ldr	r2, [sp, #16]
 8008ccc:	426d      	negs	r5, r5
 8008cce:	7013      	strb	r3, [r2, #0]
 8008cd0:	4b61      	ldr	r3, [pc, #388]	; (8008e58 <_printf_i+0x21c>)
 8008cd2:	270a      	movs	r7, #10
 8008cd4:	9303      	str	r3, [sp, #12]
 8008cd6:	e032      	b.n	8008d3e <_printf_i+0x102>
 8008cd8:	680d      	ldr	r5, [r1, #0]
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	0641      	lsls	r1, r0, #25
 8008cde:	d5f1      	bpl.n	8008cc4 <_printf_i+0x88>
 8008ce0:	b22d      	sxth	r5, r5
 8008ce2:	e7ef      	b.n	8008cc4 <_printf_i+0x88>
 8008ce4:	680d      	ldr	r5, [r1, #0]
 8008ce6:	6819      	ldr	r1, [r3, #0]
 8008ce8:	1d08      	adds	r0, r1, #4
 8008cea:	6018      	str	r0, [r3, #0]
 8008cec:	062e      	lsls	r6, r5, #24
 8008cee:	d501      	bpl.n	8008cf4 <_printf_i+0xb8>
 8008cf0:	680d      	ldr	r5, [r1, #0]
 8008cf2:	e003      	b.n	8008cfc <_printf_i+0xc0>
 8008cf4:	066d      	lsls	r5, r5, #25
 8008cf6:	d5fb      	bpl.n	8008cf0 <_printf_i+0xb4>
 8008cf8:	680d      	ldr	r5, [r1, #0]
 8008cfa:	b2ad      	uxth	r5, r5
 8008cfc:	4b56      	ldr	r3, [pc, #344]	; (8008e58 <_printf_i+0x21c>)
 8008cfe:	270a      	movs	r7, #10
 8008d00:	9303      	str	r3, [sp, #12]
 8008d02:	2a6f      	cmp	r2, #111	; 0x6f
 8008d04:	d117      	bne.n	8008d36 <_printf_i+0xfa>
 8008d06:	2708      	movs	r7, #8
 8008d08:	e015      	b.n	8008d36 <_printf_i+0xfa>
 8008d0a:	3145      	adds	r1, #69	; 0x45
 8008d0c:	700a      	strb	r2, [r1, #0]
 8008d0e:	4a52      	ldr	r2, [pc, #328]	; (8008e58 <_printf_i+0x21c>)
 8008d10:	9203      	str	r2, [sp, #12]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	6821      	ldr	r1, [r4, #0]
 8008d16:	ca20      	ldmia	r2!, {r5}
 8008d18:	601a      	str	r2, [r3, #0]
 8008d1a:	0608      	lsls	r0, r1, #24
 8008d1c:	d550      	bpl.n	8008dc0 <_printf_i+0x184>
 8008d1e:	07cb      	lsls	r3, r1, #31
 8008d20:	d502      	bpl.n	8008d28 <_printf_i+0xec>
 8008d22:	2320      	movs	r3, #32
 8008d24:	4319      	orrs	r1, r3
 8008d26:	6021      	str	r1, [r4, #0]
 8008d28:	2710      	movs	r7, #16
 8008d2a:	2d00      	cmp	r5, #0
 8008d2c:	d103      	bne.n	8008d36 <_printf_i+0xfa>
 8008d2e:	2320      	movs	r3, #32
 8008d30:	6822      	ldr	r2, [r4, #0]
 8008d32:	439a      	bics	r2, r3
 8008d34:	6022      	str	r2, [r4, #0]
 8008d36:	0023      	movs	r3, r4
 8008d38:	2200      	movs	r2, #0
 8008d3a:	3343      	adds	r3, #67	; 0x43
 8008d3c:	701a      	strb	r2, [r3, #0]
 8008d3e:	6863      	ldr	r3, [r4, #4]
 8008d40:	60a3      	str	r3, [r4, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	db03      	blt.n	8008d4e <_printf_i+0x112>
 8008d46:	2204      	movs	r2, #4
 8008d48:	6821      	ldr	r1, [r4, #0]
 8008d4a:	4391      	bics	r1, r2
 8008d4c:	6021      	str	r1, [r4, #0]
 8008d4e:	2d00      	cmp	r5, #0
 8008d50:	d102      	bne.n	8008d58 <_printf_i+0x11c>
 8008d52:	9e04      	ldr	r6, [sp, #16]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00c      	beq.n	8008d72 <_printf_i+0x136>
 8008d58:	9e04      	ldr	r6, [sp, #16]
 8008d5a:	0028      	movs	r0, r5
 8008d5c:	0039      	movs	r1, r7
 8008d5e:	f7f7 fa75 	bl	800024c <__aeabi_uidivmod>
 8008d62:	9b03      	ldr	r3, [sp, #12]
 8008d64:	3e01      	subs	r6, #1
 8008d66:	5c5b      	ldrb	r3, [r3, r1]
 8008d68:	7033      	strb	r3, [r6, #0]
 8008d6a:	002b      	movs	r3, r5
 8008d6c:	0005      	movs	r5, r0
 8008d6e:	429f      	cmp	r7, r3
 8008d70:	d9f3      	bls.n	8008d5a <_printf_i+0x11e>
 8008d72:	2f08      	cmp	r7, #8
 8008d74:	d109      	bne.n	8008d8a <_printf_i+0x14e>
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	07db      	lsls	r3, r3, #31
 8008d7a:	d506      	bpl.n	8008d8a <_printf_i+0x14e>
 8008d7c:	6863      	ldr	r3, [r4, #4]
 8008d7e:	6922      	ldr	r2, [r4, #16]
 8008d80:	4293      	cmp	r3, r2
 8008d82:	dc02      	bgt.n	8008d8a <_printf_i+0x14e>
 8008d84:	2330      	movs	r3, #48	; 0x30
 8008d86:	3e01      	subs	r6, #1
 8008d88:	7033      	strb	r3, [r6, #0]
 8008d8a:	9b04      	ldr	r3, [sp, #16]
 8008d8c:	1b9b      	subs	r3, r3, r6
 8008d8e:	6123      	str	r3, [r4, #16]
 8008d90:	9b07      	ldr	r3, [sp, #28]
 8008d92:	0021      	movs	r1, r4
 8008d94:	9300      	str	r3, [sp, #0]
 8008d96:	9805      	ldr	r0, [sp, #20]
 8008d98:	9b06      	ldr	r3, [sp, #24]
 8008d9a:	aa09      	add	r2, sp, #36	; 0x24
 8008d9c:	f7ff fede 	bl	8008b5c <_printf_common>
 8008da0:	1c43      	adds	r3, r0, #1
 8008da2:	d135      	bne.n	8008e10 <_printf_i+0x1d4>
 8008da4:	2001      	movs	r0, #1
 8008da6:	4240      	negs	r0, r0
 8008da8:	b00b      	add	sp, #44	; 0x2c
 8008daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dac:	2220      	movs	r2, #32
 8008dae:	6809      	ldr	r1, [r1, #0]
 8008db0:	430a      	orrs	r2, r1
 8008db2:	6022      	str	r2, [r4, #0]
 8008db4:	0022      	movs	r2, r4
 8008db6:	2178      	movs	r1, #120	; 0x78
 8008db8:	3245      	adds	r2, #69	; 0x45
 8008dba:	7011      	strb	r1, [r2, #0]
 8008dbc:	4a27      	ldr	r2, [pc, #156]	; (8008e5c <_printf_i+0x220>)
 8008dbe:	e7a7      	b.n	8008d10 <_printf_i+0xd4>
 8008dc0:	0648      	lsls	r0, r1, #25
 8008dc2:	d5ac      	bpl.n	8008d1e <_printf_i+0xe2>
 8008dc4:	b2ad      	uxth	r5, r5
 8008dc6:	e7aa      	b.n	8008d1e <_printf_i+0xe2>
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	680d      	ldr	r5, [r1, #0]
 8008dcc:	1d10      	adds	r0, r2, #4
 8008dce:	6949      	ldr	r1, [r1, #20]
 8008dd0:	6018      	str	r0, [r3, #0]
 8008dd2:	6813      	ldr	r3, [r2, #0]
 8008dd4:	062e      	lsls	r6, r5, #24
 8008dd6:	d501      	bpl.n	8008ddc <_printf_i+0x1a0>
 8008dd8:	6019      	str	r1, [r3, #0]
 8008dda:	e002      	b.n	8008de2 <_printf_i+0x1a6>
 8008ddc:	066d      	lsls	r5, r5, #25
 8008dde:	d5fb      	bpl.n	8008dd8 <_printf_i+0x19c>
 8008de0:	8019      	strh	r1, [r3, #0]
 8008de2:	2300      	movs	r3, #0
 8008de4:	9e04      	ldr	r6, [sp, #16]
 8008de6:	6123      	str	r3, [r4, #16]
 8008de8:	e7d2      	b.n	8008d90 <_printf_i+0x154>
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	1d11      	adds	r1, r2, #4
 8008dee:	6019      	str	r1, [r3, #0]
 8008df0:	6816      	ldr	r6, [r2, #0]
 8008df2:	2100      	movs	r1, #0
 8008df4:	0030      	movs	r0, r6
 8008df6:	6862      	ldr	r2, [r4, #4]
 8008df8:	f000 ff0a 	bl	8009c10 <memchr>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	d001      	beq.n	8008e04 <_printf_i+0x1c8>
 8008e00:	1b80      	subs	r0, r0, r6
 8008e02:	6060      	str	r0, [r4, #4]
 8008e04:	6863      	ldr	r3, [r4, #4]
 8008e06:	6123      	str	r3, [r4, #16]
 8008e08:	2300      	movs	r3, #0
 8008e0a:	9a04      	ldr	r2, [sp, #16]
 8008e0c:	7013      	strb	r3, [r2, #0]
 8008e0e:	e7bf      	b.n	8008d90 <_printf_i+0x154>
 8008e10:	6923      	ldr	r3, [r4, #16]
 8008e12:	0032      	movs	r2, r6
 8008e14:	9906      	ldr	r1, [sp, #24]
 8008e16:	9805      	ldr	r0, [sp, #20]
 8008e18:	9d07      	ldr	r5, [sp, #28]
 8008e1a:	47a8      	blx	r5
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d0c1      	beq.n	8008da4 <_printf_i+0x168>
 8008e20:	6823      	ldr	r3, [r4, #0]
 8008e22:	079b      	lsls	r3, r3, #30
 8008e24:	d415      	bmi.n	8008e52 <_printf_i+0x216>
 8008e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e28:	68e0      	ldr	r0, [r4, #12]
 8008e2a:	4298      	cmp	r0, r3
 8008e2c:	dabc      	bge.n	8008da8 <_printf_i+0x16c>
 8008e2e:	0018      	movs	r0, r3
 8008e30:	e7ba      	b.n	8008da8 <_printf_i+0x16c>
 8008e32:	0022      	movs	r2, r4
 8008e34:	2301      	movs	r3, #1
 8008e36:	9906      	ldr	r1, [sp, #24]
 8008e38:	9805      	ldr	r0, [sp, #20]
 8008e3a:	9e07      	ldr	r6, [sp, #28]
 8008e3c:	3219      	adds	r2, #25
 8008e3e:	47b0      	blx	r6
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d0af      	beq.n	8008da4 <_printf_i+0x168>
 8008e44:	3501      	adds	r5, #1
 8008e46:	68e3      	ldr	r3, [r4, #12]
 8008e48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	42ab      	cmp	r3, r5
 8008e4e:	dcf0      	bgt.n	8008e32 <_printf_i+0x1f6>
 8008e50:	e7e9      	b.n	8008e26 <_printf_i+0x1ea>
 8008e52:	2500      	movs	r5, #0
 8008e54:	e7f7      	b.n	8008e46 <_printf_i+0x20a>
 8008e56:	46c0      	nop			; (mov r8, r8)
 8008e58:	0800c59a 	.word	0x0800c59a
 8008e5c:	0800c5ab 	.word	0x0800c5ab

08008e60 <siprintf>:
 8008e60:	b40e      	push	{r1, r2, r3}
 8008e62:	b500      	push	{lr}
 8008e64:	490b      	ldr	r1, [pc, #44]	; (8008e94 <siprintf+0x34>)
 8008e66:	b09c      	sub	sp, #112	; 0x70
 8008e68:	ab1d      	add	r3, sp, #116	; 0x74
 8008e6a:	9002      	str	r0, [sp, #8]
 8008e6c:	9006      	str	r0, [sp, #24]
 8008e6e:	9107      	str	r1, [sp, #28]
 8008e70:	9104      	str	r1, [sp, #16]
 8008e72:	4809      	ldr	r0, [pc, #36]	; (8008e98 <siprintf+0x38>)
 8008e74:	4909      	ldr	r1, [pc, #36]	; (8008e9c <siprintf+0x3c>)
 8008e76:	cb04      	ldmia	r3!, {r2}
 8008e78:	9105      	str	r1, [sp, #20]
 8008e7a:	6800      	ldr	r0, [r0, #0]
 8008e7c:	a902      	add	r1, sp, #8
 8008e7e:	9301      	str	r3, [sp, #4]
 8008e80:	f001 fb90 	bl	800a5a4 <_svfiprintf_r>
 8008e84:	2300      	movs	r3, #0
 8008e86:	9a02      	ldr	r2, [sp, #8]
 8008e88:	7013      	strb	r3, [r2, #0]
 8008e8a:	b01c      	add	sp, #112	; 0x70
 8008e8c:	bc08      	pop	{r3}
 8008e8e:	b003      	add	sp, #12
 8008e90:	4718      	bx	r3
 8008e92:	46c0      	nop			; (mov r8, r8)
 8008e94:	7fffffff 	.word	0x7fffffff
 8008e98:	2000000c 	.word	0x2000000c
 8008e9c:	ffff0208 	.word	0xffff0208

08008ea0 <quorem>:
 8008ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ea2:	0006      	movs	r6, r0
 8008ea4:	690d      	ldr	r5, [r1, #16]
 8008ea6:	6933      	ldr	r3, [r6, #16]
 8008ea8:	b087      	sub	sp, #28
 8008eaa:	2000      	movs	r0, #0
 8008eac:	9102      	str	r1, [sp, #8]
 8008eae:	42ab      	cmp	r3, r5
 8008eb0:	db6b      	blt.n	8008f8a <quorem+0xea>
 8008eb2:	000b      	movs	r3, r1
 8008eb4:	3d01      	subs	r5, #1
 8008eb6:	00ac      	lsls	r4, r5, #2
 8008eb8:	3314      	adds	r3, #20
 8008eba:	9305      	str	r3, [sp, #20]
 8008ebc:	191b      	adds	r3, r3, r4
 8008ebe:	9303      	str	r3, [sp, #12]
 8008ec0:	0033      	movs	r3, r6
 8008ec2:	3314      	adds	r3, #20
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	191c      	adds	r4, r3, r4
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	6827      	ldr	r7, [r4, #0]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	0038      	movs	r0, r7
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	0019      	movs	r1, r3
 8008ed6:	9304      	str	r3, [sp, #16]
 8008ed8:	f7f7 f932 	bl	8000140 <__udivsi3>
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	9000      	str	r0, [sp, #0]
 8008ee0:	429f      	cmp	r7, r3
 8008ee2:	d329      	bcc.n	8008f38 <quorem+0x98>
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	469c      	mov	ip, r3
 8008ee8:	9801      	ldr	r0, [sp, #4]
 8008eea:	9f05      	ldr	r7, [sp, #20]
 8008eec:	9304      	str	r3, [sp, #16]
 8008eee:	cf08      	ldmia	r7!, {r3}
 8008ef0:	9a00      	ldr	r2, [sp, #0]
 8008ef2:	b299      	uxth	r1, r3
 8008ef4:	4351      	muls	r1, r2
 8008ef6:	0c1b      	lsrs	r3, r3, #16
 8008ef8:	4353      	muls	r3, r2
 8008efa:	4461      	add	r1, ip
 8008efc:	0c0a      	lsrs	r2, r1, #16
 8008efe:	189b      	adds	r3, r3, r2
 8008f00:	0c1a      	lsrs	r2, r3, #16
 8008f02:	9305      	str	r3, [sp, #20]
 8008f04:	6803      	ldr	r3, [r0, #0]
 8008f06:	4694      	mov	ip, r2
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	9b04      	ldr	r3, [sp, #16]
 8008f0c:	b289      	uxth	r1, r1
 8008f0e:	18d2      	adds	r2, r2, r3
 8008f10:	6803      	ldr	r3, [r0, #0]
 8008f12:	1a52      	subs	r2, r2, r1
 8008f14:	0c19      	lsrs	r1, r3, #16
 8008f16:	466b      	mov	r3, sp
 8008f18:	8a9b      	ldrh	r3, [r3, #20]
 8008f1a:	1acb      	subs	r3, r1, r3
 8008f1c:	1411      	asrs	r1, r2, #16
 8008f1e:	185b      	adds	r3, r3, r1
 8008f20:	1419      	asrs	r1, r3, #16
 8008f22:	b292      	uxth	r2, r2
 8008f24:	041b      	lsls	r3, r3, #16
 8008f26:	431a      	orrs	r2, r3
 8008f28:	9b03      	ldr	r3, [sp, #12]
 8008f2a:	9104      	str	r1, [sp, #16]
 8008f2c:	c004      	stmia	r0!, {r2}
 8008f2e:	42bb      	cmp	r3, r7
 8008f30:	d2dd      	bcs.n	8008eee <quorem+0x4e>
 8008f32:	6823      	ldr	r3, [r4, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d02e      	beq.n	8008f96 <quorem+0xf6>
 8008f38:	0030      	movs	r0, r6
 8008f3a:	9902      	ldr	r1, [sp, #8]
 8008f3c:	f001 f902 	bl	800a144 <__mcmp>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	db21      	blt.n	8008f88 <quorem+0xe8>
 8008f44:	0030      	movs	r0, r6
 8008f46:	2400      	movs	r4, #0
 8008f48:	9b00      	ldr	r3, [sp, #0]
 8008f4a:	9902      	ldr	r1, [sp, #8]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	3014      	adds	r0, #20
 8008f52:	3114      	adds	r1, #20
 8008f54:	6802      	ldr	r2, [r0, #0]
 8008f56:	c908      	ldmia	r1!, {r3}
 8008f58:	b292      	uxth	r2, r2
 8008f5a:	1914      	adds	r4, r2, r4
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	1aa2      	subs	r2, r4, r2
 8008f60:	6804      	ldr	r4, [r0, #0]
 8008f62:	0c1b      	lsrs	r3, r3, #16
 8008f64:	0c24      	lsrs	r4, r4, #16
 8008f66:	1ae3      	subs	r3, r4, r3
 8008f68:	1414      	asrs	r4, r2, #16
 8008f6a:	191b      	adds	r3, r3, r4
 8008f6c:	141c      	asrs	r4, r3, #16
 8008f6e:	b292      	uxth	r2, r2
 8008f70:	041b      	lsls	r3, r3, #16
 8008f72:	4313      	orrs	r3, r2
 8008f74:	c008      	stmia	r0!, {r3}
 8008f76:	9b03      	ldr	r3, [sp, #12]
 8008f78:	428b      	cmp	r3, r1
 8008f7a:	d2eb      	bcs.n	8008f54 <quorem+0xb4>
 8008f7c:	9a01      	ldr	r2, [sp, #4]
 8008f7e:	00ab      	lsls	r3, r5, #2
 8008f80:	18d3      	adds	r3, r2, r3
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	2a00      	cmp	r2, #0
 8008f86:	d010      	beq.n	8008faa <quorem+0x10a>
 8008f88:	9800      	ldr	r0, [sp, #0]
 8008f8a:	b007      	add	sp, #28
 8008f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d104      	bne.n	8008f9e <quorem+0xfe>
 8008f94:	3d01      	subs	r5, #1
 8008f96:	9b01      	ldr	r3, [sp, #4]
 8008f98:	3c04      	subs	r4, #4
 8008f9a:	42a3      	cmp	r3, r4
 8008f9c:	d3f7      	bcc.n	8008f8e <quorem+0xee>
 8008f9e:	6135      	str	r5, [r6, #16]
 8008fa0:	e7ca      	b.n	8008f38 <quorem+0x98>
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	2a00      	cmp	r2, #0
 8008fa6:	d104      	bne.n	8008fb2 <quorem+0x112>
 8008fa8:	3d01      	subs	r5, #1
 8008faa:	9a01      	ldr	r2, [sp, #4]
 8008fac:	3b04      	subs	r3, #4
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d3f7      	bcc.n	8008fa2 <quorem+0x102>
 8008fb2:	6135      	str	r5, [r6, #16]
 8008fb4:	e7e8      	b.n	8008f88 <quorem+0xe8>
	...

08008fb8 <_dtoa_r>:
 8008fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fba:	b09d      	sub	sp, #116	; 0x74
 8008fbc:	9202      	str	r2, [sp, #8]
 8008fbe:	9303      	str	r3, [sp, #12]
 8008fc0:	9b02      	ldr	r3, [sp, #8]
 8008fc2:	9c03      	ldr	r4, [sp, #12]
 8008fc4:	930a      	str	r3, [sp, #40]	; 0x28
 8008fc6:	940b      	str	r4, [sp, #44]	; 0x2c
 8008fc8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008fca:	0007      	movs	r7, r0
 8008fcc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008fce:	2c00      	cmp	r4, #0
 8008fd0:	d10e      	bne.n	8008ff0 <_dtoa_r+0x38>
 8008fd2:	2010      	movs	r0, #16
 8008fd4:	f000 fe12 	bl	8009bfc <malloc>
 8008fd8:	1e02      	subs	r2, r0, #0
 8008fda:	6278      	str	r0, [r7, #36]	; 0x24
 8008fdc:	d104      	bne.n	8008fe8 <_dtoa_r+0x30>
 8008fde:	21ea      	movs	r1, #234	; 0xea
 8008fe0:	4bc0      	ldr	r3, [pc, #768]	; (80092e4 <_dtoa_r+0x32c>)
 8008fe2:	48c1      	ldr	r0, [pc, #772]	; (80092e8 <_dtoa_r+0x330>)
 8008fe4:	f001 fbf0 	bl	800a7c8 <__assert_func>
 8008fe8:	6044      	str	r4, [r0, #4]
 8008fea:	6084      	str	r4, [r0, #8]
 8008fec:	6004      	str	r4, [r0, #0]
 8008fee:	60c4      	str	r4, [r0, #12]
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff2:	6819      	ldr	r1, [r3, #0]
 8008ff4:	2900      	cmp	r1, #0
 8008ff6:	d00a      	beq.n	800900e <_dtoa_r+0x56>
 8008ff8:	685a      	ldr	r2, [r3, #4]
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	4093      	lsls	r3, r2
 8008ffe:	604a      	str	r2, [r1, #4]
 8009000:	608b      	str	r3, [r1, #8]
 8009002:	0038      	movs	r0, r7
 8009004:	f000 fe5c 	bl	8009cc0 <_Bfree>
 8009008:	2200      	movs	r2, #0
 800900a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	9b03      	ldr	r3, [sp, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	da21      	bge.n	8009058 <_dtoa_r+0xa0>
 8009014:	2301      	movs	r3, #1
 8009016:	602b      	str	r3, [r5, #0]
 8009018:	9b03      	ldr	r3, [sp, #12]
 800901a:	005b      	lsls	r3, r3, #1
 800901c:	085b      	lsrs	r3, r3, #1
 800901e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009020:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009022:	4bb2      	ldr	r3, [pc, #712]	; (80092ec <_dtoa_r+0x334>)
 8009024:	002a      	movs	r2, r5
 8009026:	9318      	str	r3, [sp, #96]	; 0x60
 8009028:	401a      	ands	r2, r3
 800902a:	429a      	cmp	r2, r3
 800902c:	d117      	bne.n	800905e <_dtoa_r+0xa6>
 800902e:	4bb0      	ldr	r3, [pc, #704]	; (80092f0 <_dtoa_r+0x338>)
 8009030:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009032:	0328      	lsls	r0, r5, #12
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	9b02      	ldr	r3, [sp, #8]
 8009038:	0b00      	lsrs	r0, r0, #12
 800903a:	4318      	orrs	r0, r3
 800903c:	d101      	bne.n	8009042 <_dtoa_r+0x8a>
 800903e:	f000 fdc3 	bl	8009bc8 <_dtoa_r+0xc10>
 8009042:	48ac      	ldr	r0, [pc, #688]	; (80092f4 <_dtoa_r+0x33c>)
 8009044:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009046:	9005      	str	r0, [sp, #20]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <_dtoa_r+0x9a>
 800904c:	4baa      	ldr	r3, [pc, #680]	; (80092f8 <_dtoa_r+0x340>)
 800904e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009050:	6013      	str	r3, [r2, #0]
 8009052:	9805      	ldr	r0, [sp, #20]
 8009054:	b01d      	add	sp, #116	; 0x74
 8009056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009058:	2300      	movs	r3, #0
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	e7e0      	b.n	8009020 <_dtoa_r+0x68>
 800905e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009060:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009062:	9312      	str	r3, [sp, #72]	; 0x48
 8009064:	9413      	str	r4, [sp, #76]	; 0x4c
 8009066:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009068:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800906a:	2200      	movs	r2, #0
 800906c:	2300      	movs	r3, #0
 800906e:	f7f7 f9ed 	bl	800044c <__aeabi_dcmpeq>
 8009072:	1e04      	subs	r4, r0, #0
 8009074:	d00b      	beq.n	800908e <_dtoa_r+0xd6>
 8009076:	2301      	movs	r3, #1
 8009078:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	4b9f      	ldr	r3, [pc, #636]	; (80092fc <_dtoa_r+0x344>)
 800907e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009080:	9305      	str	r3, [sp, #20]
 8009082:	2a00      	cmp	r2, #0
 8009084:	d0e5      	beq.n	8009052 <_dtoa_r+0x9a>
 8009086:	4a9e      	ldr	r2, [pc, #632]	; (8009300 <_dtoa_r+0x348>)
 8009088:	9926      	ldr	r1, [sp, #152]	; 0x98
 800908a:	600a      	str	r2, [r1, #0]
 800908c:	e7e1      	b.n	8009052 <_dtoa_r+0x9a>
 800908e:	ab1a      	add	r3, sp, #104	; 0x68
 8009090:	9301      	str	r3, [sp, #4]
 8009092:	ab1b      	add	r3, sp, #108	; 0x6c
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	0038      	movs	r0, r7
 8009098:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800909a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800909c:	f001 f906 	bl	800a2ac <__d2b>
 80090a0:	006e      	lsls	r6, r5, #1
 80090a2:	9004      	str	r0, [sp, #16]
 80090a4:	0d76      	lsrs	r6, r6, #21
 80090a6:	d100      	bne.n	80090aa <_dtoa_r+0xf2>
 80090a8:	e07c      	b.n	80091a4 <_dtoa_r+0x1ec>
 80090aa:	9812      	ldr	r0, [sp, #72]	; 0x48
 80090ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80090ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090b0:	4a94      	ldr	r2, [pc, #592]	; (8009304 <_dtoa_r+0x34c>)
 80090b2:	031b      	lsls	r3, r3, #12
 80090b4:	0b1b      	lsrs	r3, r3, #12
 80090b6:	431a      	orrs	r2, r3
 80090b8:	0011      	movs	r1, r2
 80090ba:	4b93      	ldr	r3, [pc, #588]	; (8009308 <_dtoa_r+0x350>)
 80090bc:	9416      	str	r4, [sp, #88]	; 0x58
 80090be:	18f6      	adds	r6, r6, r3
 80090c0:	2200      	movs	r2, #0
 80090c2:	4b92      	ldr	r3, [pc, #584]	; (800930c <_dtoa_r+0x354>)
 80090c4:	f7f9 f942 	bl	800234c <__aeabi_dsub>
 80090c8:	4a91      	ldr	r2, [pc, #580]	; (8009310 <_dtoa_r+0x358>)
 80090ca:	4b92      	ldr	r3, [pc, #584]	; (8009314 <_dtoa_r+0x35c>)
 80090cc:	f7f8 fed2 	bl	8001e74 <__aeabi_dmul>
 80090d0:	4a91      	ldr	r2, [pc, #580]	; (8009318 <_dtoa_r+0x360>)
 80090d2:	4b92      	ldr	r3, [pc, #584]	; (800931c <_dtoa_r+0x364>)
 80090d4:	f7f7 ff5e 	bl	8000f94 <__aeabi_dadd>
 80090d8:	0004      	movs	r4, r0
 80090da:	0030      	movs	r0, r6
 80090dc:	000d      	movs	r5, r1
 80090de:	f7f9 fd1b 	bl	8002b18 <__aeabi_i2d>
 80090e2:	4a8f      	ldr	r2, [pc, #572]	; (8009320 <_dtoa_r+0x368>)
 80090e4:	4b8f      	ldr	r3, [pc, #572]	; (8009324 <_dtoa_r+0x36c>)
 80090e6:	f7f8 fec5 	bl	8001e74 <__aeabi_dmul>
 80090ea:	0002      	movs	r2, r0
 80090ec:	000b      	movs	r3, r1
 80090ee:	0020      	movs	r0, r4
 80090f0:	0029      	movs	r1, r5
 80090f2:	f7f7 ff4f 	bl	8000f94 <__aeabi_dadd>
 80090f6:	0004      	movs	r4, r0
 80090f8:	000d      	movs	r5, r1
 80090fa:	f7f9 fcd7 	bl	8002aac <__aeabi_d2iz>
 80090fe:	2200      	movs	r2, #0
 8009100:	9002      	str	r0, [sp, #8]
 8009102:	2300      	movs	r3, #0
 8009104:	0020      	movs	r0, r4
 8009106:	0029      	movs	r1, r5
 8009108:	f7f7 f9a6 	bl	8000458 <__aeabi_dcmplt>
 800910c:	2800      	cmp	r0, #0
 800910e:	d00b      	beq.n	8009128 <_dtoa_r+0x170>
 8009110:	9802      	ldr	r0, [sp, #8]
 8009112:	f7f9 fd01 	bl	8002b18 <__aeabi_i2d>
 8009116:	002b      	movs	r3, r5
 8009118:	0022      	movs	r2, r4
 800911a:	f7f7 f997 	bl	800044c <__aeabi_dcmpeq>
 800911e:	4243      	negs	r3, r0
 8009120:	4158      	adcs	r0, r3
 8009122:	9b02      	ldr	r3, [sp, #8]
 8009124:	1a1b      	subs	r3, r3, r0
 8009126:	9302      	str	r3, [sp, #8]
 8009128:	2301      	movs	r3, #1
 800912a:	9315      	str	r3, [sp, #84]	; 0x54
 800912c:	9b02      	ldr	r3, [sp, #8]
 800912e:	2b16      	cmp	r3, #22
 8009130:	d80f      	bhi.n	8009152 <_dtoa_r+0x19a>
 8009132:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009134:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009136:	00da      	lsls	r2, r3, #3
 8009138:	4b7b      	ldr	r3, [pc, #492]	; (8009328 <_dtoa_r+0x370>)
 800913a:	189b      	adds	r3, r3, r2
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f7f7 f98a 	bl	8000458 <__aeabi_dcmplt>
 8009144:	2800      	cmp	r0, #0
 8009146:	d049      	beq.n	80091dc <_dtoa_r+0x224>
 8009148:	9b02      	ldr	r3, [sp, #8]
 800914a:	3b01      	subs	r3, #1
 800914c:	9302      	str	r3, [sp, #8]
 800914e:	2300      	movs	r3, #0
 8009150:	9315      	str	r3, [sp, #84]	; 0x54
 8009152:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009154:	1b9e      	subs	r6, r3, r6
 8009156:	2300      	movs	r3, #0
 8009158:	9308      	str	r3, [sp, #32]
 800915a:	0033      	movs	r3, r6
 800915c:	3b01      	subs	r3, #1
 800915e:	930d      	str	r3, [sp, #52]	; 0x34
 8009160:	d504      	bpl.n	800916c <_dtoa_r+0x1b4>
 8009162:	2301      	movs	r3, #1
 8009164:	1b9b      	subs	r3, r3, r6
 8009166:	9308      	str	r3, [sp, #32]
 8009168:	2300      	movs	r3, #0
 800916a:	930d      	str	r3, [sp, #52]	; 0x34
 800916c:	9b02      	ldr	r3, [sp, #8]
 800916e:	2b00      	cmp	r3, #0
 8009170:	db36      	blt.n	80091e0 <_dtoa_r+0x228>
 8009172:	9a02      	ldr	r2, [sp, #8]
 8009174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009176:	4694      	mov	ip, r2
 8009178:	4463      	add	r3, ip
 800917a:	930d      	str	r3, [sp, #52]	; 0x34
 800917c:	2300      	movs	r3, #0
 800917e:	9214      	str	r2, [sp, #80]	; 0x50
 8009180:	930e      	str	r3, [sp, #56]	; 0x38
 8009182:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009184:	2401      	movs	r4, #1
 8009186:	2b09      	cmp	r3, #9
 8009188:	d862      	bhi.n	8009250 <_dtoa_r+0x298>
 800918a:	2b05      	cmp	r3, #5
 800918c:	dd02      	ble.n	8009194 <_dtoa_r+0x1dc>
 800918e:	2400      	movs	r4, #0
 8009190:	3b04      	subs	r3, #4
 8009192:	9322      	str	r3, [sp, #136]	; 0x88
 8009194:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009196:	1e98      	subs	r0, r3, #2
 8009198:	2803      	cmp	r0, #3
 800919a:	d862      	bhi.n	8009262 <_dtoa_r+0x2aa>
 800919c:	f7f6 ffbc 	bl	8000118 <__gnu_thumb1_case_uqi>
 80091a0:	56343629 	.word	0x56343629
 80091a4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80091a6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80091a8:	189e      	adds	r6, r3, r2
 80091aa:	4b60      	ldr	r3, [pc, #384]	; (800932c <_dtoa_r+0x374>)
 80091ac:	18f2      	adds	r2, r6, r3
 80091ae:	2a20      	cmp	r2, #32
 80091b0:	dd0f      	ble.n	80091d2 <_dtoa_r+0x21a>
 80091b2:	2340      	movs	r3, #64	; 0x40
 80091b4:	1a9b      	subs	r3, r3, r2
 80091b6:	409d      	lsls	r5, r3
 80091b8:	4b5d      	ldr	r3, [pc, #372]	; (8009330 <_dtoa_r+0x378>)
 80091ba:	9802      	ldr	r0, [sp, #8]
 80091bc:	18f3      	adds	r3, r6, r3
 80091be:	40d8      	lsrs	r0, r3
 80091c0:	4328      	orrs	r0, r5
 80091c2:	f7f9 fcd9 	bl	8002b78 <__aeabi_ui2d>
 80091c6:	2301      	movs	r3, #1
 80091c8:	4c5a      	ldr	r4, [pc, #360]	; (8009334 <_dtoa_r+0x37c>)
 80091ca:	3e01      	subs	r6, #1
 80091cc:	1909      	adds	r1, r1, r4
 80091ce:	9316      	str	r3, [sp, #88]	; 0x58
 80091d0:	e776      	b.n	80090c0 <_dtoa_r+0x108>
 80091d2:	2320      	movs	r3, #32
 80091d4:	9802      	ldr	r0, [sp, #8]
 80091d6:	1a9b      	subs	r3, r3, r2
 80091d8:	4098      	lsls	r0, r3
 80091da:	e7f2      	b.n	80091c2 <_dtoa_r+0x20a>
 80091dc:	9015      	str	r0, [sp, #84]	; 0x54
 80091de:	e7b8      	b.n	8009152 <_dtoa_r+0x19a>
 80091e0:	9b08      	ldr	r3, [sp, #32]
 80091e2:	9a02      	ldr	r2, [sp, #8]
 80091e4:	1a9b      	subs	r3, r3, r2
 80091e6:	9308      	str	r3, [sp, #32]
 80091e8:	4253      	negs	r3, r2
 80091ea:	930e      	str	r3, [sp, #56]	; 0x38
 80091ec:	2300      	movs	r3, #0
 80091ee:	9314      	str	r3, [sp, #80]	; 0x50
 80091f0:	e7c7      	b.n	8009182 <_dtoa_r+0x1ca>
 80091f2:	2300      	movs	r3, #0
 80091f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80091f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	dc36      	bgt.n	800926a <_dtoa_r+0x2b2>
 80091fc:	2301      	movs	r3, #1
 80091fe:	001a      	movs	r2, r3
 8009200:	930c      	str	r3, [sp, #48]	; 0x30
 8009202:	9306      	str	r3, [sp, #24]
 8009204:	9223      	str	r2, [sp, #140]	; 0x8c
 8009206:	e00d      	b.n	8009224 <_dtoa_r+0x26c>
 8009208:	2301      	movs	r3, #1
 800920a:	e7f3      	b.n	80091f4 <_dtoa_r+0x23c>
 800920c:	2300      	movs	r3, #0
 800920e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009210:	930f      	str	r3, [sp, #60]	; 0x3c
 8009212:	4694      	mov	ip, r2
 8009214:	9b02      	ldr	r3, [sp, #8]
 8009216:	4463      	add	r3, ip
 8009218:	930c      	str	r3, [sp, #48]	; 0x30
 800921a:	3301      	adds	r3, #1
 800921c:	9306      	str	r3, [sp, #24]
 800921e:	2b00      	cmp	r3, #0
 8009220:	dc00      	bgt.n	8009224 <_dtoa_r+0x26c>
 8009222:	2301      	movs	r3, #1
 8009224:	2200      	movs	r2, #0
 8009226:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009228:	6042      	str	r2, [r0, #4]
 800922a:	3204      	adds	r2, #4
 800922c:	0015      	movs	r5, r2
 800922e:	3514      	adds	r5, #20
 8009230:	6841      	ldr	r1, [r0, #4]
 8009232:	429d      	cmp	r5, r3
 8009234:	d91d      	bls.n	8009272 <_dtoa_r+0x2ba>
 8009236:	0038      	movs	r0, r7
 8009238:	f000 fcfe 	bl	8009c38 <_Balloc>
 800923c:	9005      	str	r0, [sp, #20]
 800923e:	2800      	cmp	r0, #0
 8009240:	d11b      	bne.n	800927a <_dtoa_r+0x2c2>
 8009242:	21d5      	movs	r1, #213	; 0xd5
 8009244:	0002      	movs	r2, r0
 8009246:	4b3c      	ldr	r3, [pc, #240]	; (8009338 <_dtoa_r+0x380>)
 8009248:	0049      	lsls	r1, r1, #1
 800924a:	e6ca      	b.n	8008fe2 <_dtoa_r+0x2a>
 800924c:	2301      	movs	r3, #1
 800924e:	e7de      	b.n	800920e <_dtoa_r+0x256>
 8009250:	2300      	movs	r3, #0
 8009252:	940f      	str	r4, [sp, #60]	; 0x3c
 8009254:	9322      	str	r3, [sp, #136]	; 0x88
 8009256:	3b01      	subs	r3, #1
 8009258:	930c      	str	r3, [sp, #48]	; 0x30
 800925a:	9306      	str	r3, [sp, #24]
 800925c:	2200      	movs	r2, #0
 800925e:	3313      	adds	r3, #19
 8009260:	e7d0      	b.n	8009204 <_dtoa_r+0x24c>
 8009262:	2301      	movs	r3, #1
 8009264:	930f      	str	r3, [sp, #60]	; 0x3c
 8009266:	3b02      	subs	r3, #2
 8009268:	e7f6      	b.n	8009258 <_dtoa_r+0x2a0>
 800926a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800926c:	930c      	str	r3, [sp, #48]	; 0x30
 800926e:	9306      	str	r3, [sp, #24]
 8009270:	e7d8      	b.n	8009224 <_dtoa_r+0x26c>
 8009272:	3101      	adds	r1, #1
 8009274:	6041      	str	r1, [r0, #4]
 8009276:	0052      	lsls	r2, r2, #1
 8009278:	e7d8      	b.n	800922c <_dtoa_r+0x274>
 800927a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927c:	9a05      	ldr	r2, [sp, #20]
 800927e:	601a      	str	r2, [r3, #0]
 8009280:	9b06      	ldr	r3, [sp, #24]
 8009282:	2b0e      	cmp	r3, #14
 8009284:	d900      	bls.n	8009288 <_dtoa_r+0x2d0>
 8009286:	e0eb      	b.n	8009460 <_dtoa_r+0x4a8>
 8009288:	2c00      	cmp	r4, #0
 800928a:	d100      	bne.n	800928e <_dtoa_r+0x2d6>
 800928c:	e0e8      	b.n	8009460 <_dtoa_r+0x4a8>
 800928e:	9b02      	ldr	r3, [sp, #8]
 8009290:	2b00      	cmp	r3, #0
 8009292:	dd68      	ble.n	8009366 <_dtoa_r+0x3ae>
 8009294:	001a      	movs	r2, r3
 8009296:	210f      	movs	r1, #15
 8009298:	4b23      	ldr	r3, [pc, #140]	; (8009328 <_dtoa_r+0x370>)
 800929a:	400a      	ands	r2, r1
 800929c:	00d2      	lsls	r2, r2, #3
 800929e:	189b      	adds	r3, r3, r2
 80092a0:	681d      	ldr	r5, [r3, #0]
 80092a2:	685e      	ldr	r6, [r3, #4]
 80092a4:	9b02      	ldr	r3, [sp, #8]
 80092a6:	111c      	asrs	r4, r3, #4
 80092a8:	2302      	movs	r3, #2
 80092aa:	9310      	str	r3, [sp, #64]	; 0x40
 80092ac:	9b02      	ldr	r3, [sp, #8]
 80092ae:	05db      	lsls	r3, r3, #23
 80092b0:	d50b      	bpl.n	80092ca <_dtoa_r+0x312>
 80092b2:	4b22      	ldr	r3, [pc, #136]	; (800933c <_dtoa_r+0x384>)
 80092b4:	400c      	ands	r4, r1
 80092b6:	6a1a      	ldr	r2, [r3, #32]
 80092b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ba:	9812      	ldr	r0, [sp, #72]	; 0x48
 80092bc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80092be:	f7f8 f9d3 	bl	8001668 <__aeabi_ddiv>
 80092c2:	2303      	movs	r3, #3
 80092c4:	900a      	str	r0, [sp, #40]	; 0x28
 80092c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80092c8:	9310      	str	r3, [sp, #64]	; 0x40
 80092ca:	4b1c      	ldr	r3, [pc, #112]	; (800933c <_dtoa_r+0x384>)
 80092cc:	9307      	str	r3, [sp, #28]
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	d136      	bne.n	8009340 <_dtoa_r+0x388>
 80092d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80092d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092d6:	002a      	movs	r2, r5
 80092d8:	0033      	movs	r3, r6
 80092da:	f7f8 f9c5 	bl	8001668 <__aeabi_ddiv>
 80092de:	900a      	str	r0, [sp, #40]	; 0x28
 80092e0:	910b      	str	r1, [sp, #44]	; 0x2c
 80092e2:	e05c      	b.n	800939e <_dtoa_r+0x3e6>
 80092e4:	0800c5c9 	.word	0x0800c5c9
 80092e8:	0800c5e0 	.word	0x0800c5e0
 80092ec:	7ff00000 	.word	0x7ff00000
 80092f0:	0000270f 	.word	0x0000270f
 80092f4:	0800c5c5 	.word	0x0800c5c5
 80092f8:	0800c5c8 	.word	0x0800c5c8
 80092fc:	0800c598 	.word	0x0800c598
 8009300:	0800c599 	.word	0x0800c599
 8009304:	3ff00000 	.word	0x3ff00000
 8009308:	fffffc01 	.word	0xfffffc01
 800930c:	3ff80000 	.word	0x3ff80000
 8009310:	636f4361 	.word	0x636f4361
 8009314:	3fd287a7 	.word	0x3fd287a7
 8009318:	8b60c8b3 	.word	0x8b60c8b3
 800931c:	3fc68a28 	.word	0x3fc68a28
 8009320:	509f79fb 	.word	0x509f79fb
 8009324:	3fd34413 	.word	0x3fd34413
 8009328:	0800c6d8 	.word	0x0800c6d8
 800932c:	00000432 	.word	0x00000432
 8009330:	00000412 	.word	0x00000412
 8009334:	fe100000 	.word	0xfe100000
 8009338:	0800c63f 	.word	0x0800c63f
 800933c:	0800c6b0 	.word	0x0800c6b0
 8009340:	2301      	movs	r3, #1
 8009342:	421c      	tst	r4, r3
 8009344:	d00b      	beq.n	800935e <_dtoa_r+0x3a6>
 8009346:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009348:	0028      	movs	r0, r5
 800934a:	3301      	adds	r3, #1
 800934c:	9310      	str	r3, [sp, #64]	; 0x40
 800934e:	9b07      	ldr	r3, [sp, #28]
 8009350:	0031      	movs	r1, r6
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	f7f8 fd8d 	bl	8001e74 <__aeabi_dmul>
 800935a:	0005      	movs	r5, r0
 800935c:	000e      	movs	r6, r1
 800935e:	9b07      	ldr	r3, [sp, #28]
 8009360:	1064      	asrs	r4, r4, #1
 8009362:	3308      	adds	r3, #8
 8009364:	e7b2      	b.n	80092cc <_dtoa_r+0x314>
 8009366:	2302      	movs	r3, #2
 8009368:	9310      	str	r3, [sp, #64]	; 0x40
 800936a:	9b02      	ldr	r3, [sp, #8]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d016      	beq.n	800939e <_dtoa_r+0x3e6>
 8009370:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009372:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009374:	425c      	negs	r4, r3
 8009376:	230f      	movs	r3, #15
 8009378:	4ab5      	ldr	r2, [pc, #724]	; (8009650 <_dtoa_r+0x698>)
 800937a:	4023      	ands	r3, r4
 800937c:	00db      	lsls	r3, r3, #3
 800937e:	18d3      	adds	r3, r2, r3
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	f7f8 fd76 	bl	8001e74 <__aeabi_dmul>
 8009388:	2601      	movs	r6, #1
 800938a:	2300      	movs	r3, #0
 800938c:	900a      	str	r0, [sp, #40]	; 0x28
 800938e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009390:	4db0      	ldr	r5, [pc, #704]	; (8009654 <_dtoa_r+0x69c>)
 8009392:	1124      	asrs	r4, r4, #4
 8009394:	2c00      	cmp	r4, #0
 8009396:	d000      	beq.n	800939a <_dtoa_r+0x3e2>
 8009398:	e094      	b.n	80094c4 <_dtoa_r+0x50c>
 800939a:	2b00      	cmp	r3, #0
 800939c:	d19f      	bne.n	80092de <_dtoa_r+0x326>
 800939e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d100      	bne.n	80093a6 <_dtoa_r+0x3ee>
 80093a4:	e09b      	b.n	80094de <_dtoa_r+0x526>
 80093a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80093a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80093aa:	2200      	movs	r2, #0
 80093ac:	0020      	movs	r0, r4
 80093ae:	0029      	movs	r1, r5
 80093b0:	4ba9      	ldr	r3, [pc, #676]	; (8009658 <_dtoa_r+0x6a0>)
 80093b2:	f7f7 f851 	bl	8000458 <__aeabi_dcmplt>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d100      	bne.n	80093bc <_dtoa_r+0x404>
 80093ba:	e090      	b.n	80094de <_dtoa_r+0x526>
 80093bc:	9b06      	ldr	r3, [sp, #24]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d100      	bne.n	80093c4 <_dtoa_r+0x40c>
 80093c2:	e08c      	b.n	80094de <_dtoa_r+0x526>
 80093c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	dd46      	ble.n	8009458 <_dtoa_r+0x4a0>
 80093ca:	9b02      	ldr	r3, [sp, #8]
 80093cc:	2200      	movs	r2, #0
 80093ce:	0020      	movs	r0, r4
 80093d0:	0029      	movs	r1, r5
 80093d2:	1e5e      	subs	r6, r3, #1
 80093d4:	4ba1      	ldr	r3, [pc, #644]	; (800965c <_dtoa_r+0x6a4>)
 80093d6:	f7f8 fd4d 	bl	8001e74 <__aeabi_dmul>
 80093da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093dc:	900a      	str	r0, [sp, #40]	; 0x28
 80093de:	910b      	str	r1, [sp, #44]	; 0x2c
 80093e0:	3301      	adds	r3, #1
 80093e2:	9310      	str	r3, [sp, #64]	; 0x40
 80093e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093e6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80093e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80093ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80093ec:	9307      	str	r3, [sp, #28]
 80093ee:	f7f9 fb93 	bl	8002b18 <__aeabi_i2d>
 80093f2:	0022      	movs	r2, r4
 80093f4:	002b      	movs	r3, r5
 80093f6:	f7f8 fd3d 	bl	8001e74 <__aeabi_dmul>
 80093fa:	2200      	movs	r2, #0
 80093fc:	4b98      	ldr	r3, [pc, #608]	; (8009660 <_dtoa_r+0x6a8>)
 80093fe:	f7f7 fdc9 	bl	8000f94 <__aeabi_dadd>
 8009402:	9010      	str	r0, [sp, #64]	; 0x40
 8009404:	9111      	str	r1, [sp, #68]	; 0x44
 8009406:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009408:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800940a:	920a      	str	r2, [sp, #40]	; 0x28
 800940c:	930b      	str	r3, [sp, #44]	; 0x2c
 800940e:	4a95      	ldr	r2, [pc, #596]	; (8009664 <_dtoa_r+0x6ac>)
 8009410:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009412:	4694      	mov	ip, r2
 8009414:	4463      	add	r3, ip
 8009416:	9317      	str	r3, [sp, #92]	; 0x5c
 8009418:	930b      	str	r3, [sp, #44]	; 0x2c
 800941a:	9b07      	ldr	r3, [sp, #28]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d161      	bne.n	80094e4 <_dtoa_r+0x52c>
 8009420:	2200      	movs	r2, #0
 8009422:	0020      	movs	r0, r4
 8009424:	0029      	movs	r1, r5
 8009426:	4b90      	ldr	r3, [pc, #576]	; (8009668 <_dtoa_r+0x6b0>)
 8009428:	f7f8 ff90 	bl	800234c <__aeabi_dsub>
 800942c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800942e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009430:	0004      	movs	r4, r0
 8009432:	000d      	movs	r5, r1
 8009434:	f7f7 f824 	bl	8000480 <__aeabi_dcmpgt>
 8009438:	2800      	cmp	r0, #0
 800943a:	d000      	beq.n	800943e <_dtoa_r+0x486>
 800943c:	e2b5      	b.n	80099aa <_dtoa_r+0x9f2>
 800943e:	488b      	ldr	r0, [pc, #556]	; (800966c <_dtoa_r+0x6b4>)
 8009440:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009442:	4684      	mov	ip, r0
 8009444:	4461      	add	r1, ip
 8009446:	000b      	movs	r3, r1
 8009448:	0020      	movs	r0, r4
 800944a:	0029      	movs	r1, r5
 800944c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800944e:	f7f7 f803 	bl	8000458 <__aeabi_dcmplt>
 8009452:	2800      	cmp	r0, #0
 8009454:	d000      	beq.n	8009458 <_dtoa_r+0x4a0>
 8009456:	e2a5      	b.n	80099a4 <_dtoa_r+0x9ec>
 8009458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800945a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800945c:	930a      	str	r3, [sp, #40]	; 0x28
 800945e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009460:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009462:	2b00      	cmp	r3, #0
 8009464:	da00      	bge.n	8009468 <_dtoa_r+0x4b0>
 8009466:	e171      	b.n	800974c <_dtoa_r+0x794>
 8009468:	9a02      	ldr	r2, [sp, #8]
 800946a:	2a0e      	cmp	r2, #14
 800946c:	dd00      	ble.n	8009470 <_dtoa_r+0x4b8>
 800946e:	e16d      	b.n	800974c <_dtoa_r+0x794>
 8009470:	4b77      	ldr	r3, [pc, #476]	; (8009650 <_dtoa_r+0x698>)
 8009472:	00d2      	lsls	r2, r2, #3
 8009474:	189b      	adds	r3, r3, r2
 8009476:	685c      	ldr	r4, [r3, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	9308      	str	r3, [sp, #32]
 800947c:	9409      	str	r4, [sp, #36]	; 0x24
 800947e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009480:	2b00      	cmp	r3, #0
 8009482:	db00      	blt.n	8009486 <_dtoa_r+0x4ce>
 8009484:	e0f6      	b.n	8009674 <_dtoa_r+0x6bc>
 8009486:	9b06      	ldr	r3, [sp, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	dd00      	ble.n	800948e <_dtoa_r+0x4d6>
 800948c:	e0f2      	b.n	8009674 <_dtoa_r+0x6bc>
 800948e:	d000      	beq.n	8009492 <_dtoa_r+0x4da>
 8009490:	e288      	b.n	80099a4 <_dtoa_r+0x9ec>
 8009492:	9808      	ldr	r0, [sp, #32]
 8009494:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009496:	2200      	movs	r2, #0
 8009498:	4b73      	ldr	r3, [pc, #460]	; (8009668 <_dtoa_r+0x6b0>)
 800949a:	f7f8 fceb 	bl	8001e74 <__aeabi_dmul>
 800949e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094a2:	f7f6 fff7 	bl	8000494 <__aeabi_dcmpge>
 80094a6:	9e06      	ldr	r6, [sp, #24]
 80094a8:	0035      	movs	r5, r6
 80094aa:	2800      	cmp	r0, #0
 80094ac:	d000      	beq.n	80094b0 <_dtoa_r+0x4f8>
 80094ae:	e25f      	b.n	8009970 <_dtoa_r+0x9b8>
 80094b0:	9b05      	ldr	r3, [sp, #20]
 80094b2:	9a05      	ldr	r2, [sp, #20]
 80094b4:	3301      	adds	r3, #1
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	2331      	movs	r3, #49	; 0x31
 80094ba:	7013      	strb	r3, [r2, #0]
 80094bc:	9b02      	ldr	r3, [sp, #8]
 80094be:	3301      	adds	r3, #1
 80094c0:	9302      	str	r3, [sp, #8]
 80094c2:	e25a      	b.n	800997a <_dtoa_r+0x9c2>
 80094c4:	4234      	tst	r4, r6
 80094c6:	d007      	beq.n	80094d8 <_dtoa_r+0x520>
 80094c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094ca:	3301      	adds	r3, #1
 80094cc:	9310      	str	r3, [sp, #64]	; 0x40
 80094ce:	682a      	ldr	r2, [r5, #0]
 80094d0:	686b      	ldr	r3, [r5, #4]
 80094d2:	f7f8 fccf 	bl	8001e74 <__aeabi_dmul>
 80094d6:	0033      	movs	r3, r6
 80094d8:	1064      	asrs	r4, r4, #1
 80094da:	3508      	adds	r5, #8
 80094dc:	e75a      	b.n	8009394 <_dtoa_r+0x3dc>
 80094de:	9e02      	ldr	r6, [sp, #8]
 80094e0:	9b06      	ldr	r3, [sp, #24]
 80094e2:	e780      	b.n	80093e6 <_dtoa_r+0x42e>
 80094e4:	9b07      	ldr	r3, [sp, #28]
 80094e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094e8:	1e5a      	subs	r2, r3, #1
 80094ea:	4b59      	ldr	r3, [pc, #356]	; (8009650 <_dtoa_r+0x698>)
 80094ec:	00d2      	lsls	r2, r2, #3
 80094ee:	189b      	adds	r3, r3, r2
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	2900      	cmp	r1, #0
 80094f6:	d051      	beq.n	800959c <_dtoa_r+0x5e4>
 80094f8:	2000      	movs	r0, #0
 80094fa:	495d      	ldr	r1, [pc, #372]	; (8009670 <_dtoa_r+0x6b8>)
 80094fc:	f7f8 f8b4 	bl	8001668 <__aeabi_ddiv>
 8009500:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009504:	f7f8 ff22 	bl	800234c <__aeabi_dsub>
 8009508:	9a05      	ldr	r2, [sp, #20]
 800950a:	9b05      	ldr	r3, [sp, #20]
 800950c:	4694      	mov	ip, r2
 800950e:	9310      	str	r3, [sp, #64]	; 0x40
 8009510:	9b07      	ldr	r3, [sp, #28]
 8009512:	900a      	str	r0, [sp, #40]	; 0x28
 8009514:	910b      	str	r1, [sp, #44]	; 0x2c
 8009516:	4463      	add	r3, ip
 8009518:	9319      	str	r3, [sp, #100]	; 0x64
 800951a:	0029      	movs	r1, r5
 800951c:	0020      	movs	r0, r4
 800951e:	f7f9 fac5 	bl	8002aac <__aeabi_d2iz>
 8009522:	9017      	str	r0, [sp, #92]	; 0x5c
 8009524:	f7f9 faf8 	bl	8002b18 <__aeabi_i2d>
 8009528:	0002      	movs	r2, r0
 800952a:	000b      	movs	r3, r1
 800952c:	0020      	movs	r0, r4
 800952e:	0029      	movs	r1, r5
 8009530:	f7f8 ff0c 	bl	800234c <__aeabi_dsub>
 8009534:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009536:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009538:	3301      	adds	r3, #1
 800953a:	9307      	str	r3, [sp, #28]
 800953c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800953e:	0004      	movs	r4, r0
 8009540:	3330      	adds	r3, #48	; 0x30
 8009542:	7013      	strb	r3, [r2, #0]
 8009544:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009548:	000d      	movs	r5, r1
 800954a:	f7f6 ff85 	bl	8000458 <__aeabi_dcmplt>
 800954e:	2800      	cmp	r0, #0
 8009550:	d175      	bne.n	800963e <_dtoa_r+0x686>
 8009552:	0022      	movs	r2, r4
 8009554:	002b      	movs	r3, r5
 8009556:	2000      	movs	r0, #0
 8009558:	493f      	ldr	r1, [pc, #252]	; (8009658 <_dtoa_r+0x6a0>)
 800955a:	f7f8 fef7 	bl	800234c <__aeabi_dsub>
 800955e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009562:	f7f6 ff79 	bl	8000458 <__aeabi_dcmplt>
 8009566:	2800      	cmp	r0, #0
 8009568:	d000      	beq.n	800956c <_dtoa_r+0x5b4>
 800956a:	e0d1      	b.n	8009710 <_dtoa_r+0x758>
 800956c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800956e:	9a07      	ldr	r2, [sp, #28]
 8009570:	4293      	cmp	r3, r2
 8009572:	d100      	bne.n	8009576 <_dtoa_r+0x5be>
 8009574:	e770      	b.n	8009458 <_dtoa_r+0x4a0>
 8009576:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009578:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800957a:	2200      	movs	r2, #0
 800957c:	4b37      	ldr	r3, [pc, #220]	; (800965c <_dtoa_r+0x6a4>)
 800957e:	f7f8 fc79 	bl	8001e74 <__aeabi_dmul>
 8009582:	4b36      	ldr	r3, [pc, #216]	; (800965c <_dtoa_r+0x6a4>)
 8009584:	900a      	str	r0, [sp, #40]	; 0x28
 8009586:	910b      	str	r1, [sp, #44]	; 0x2c
 8009588:	2200      	movs	r2, #0
 800958a:	0020      	movs	r0, r4
 800958c:	0029      	movs	r1, r5
 800958e:	f7f8 fc71 	bl	8001e74 <__aeabi_dmul>
 8009592:	9b07      	ldr	r3, [sp, #28]
 8009594:	0004      	movs	r4, r0
 8009596:	000d      	movs	r5, r1
 8009598:	9310      	str	r3, [sp, #64]	; 0x40
 800959a:	e7be      	b.n	800951a <_dtoa_r+0x562>
 800959c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800959e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80095a0:	f7f8 fc68 	bl	8001e74 <__aeabi_dmul>
 80095a4:	9a05      	ldr	r2, [sp, #20]
 80095a6:	9b05      	ldr	r3, [sp, #20]
 80095a8:	4694      	mov	ip, r2
 80095aa:	930a      	str	r3, [sp, #40]	; 0x28
 80095ac:	9b07      	ldr	r3, [sp, #28]
 80095ae:	9010      	str	r0, [sp, #64]	; 0x40
 80095b0:	9111      	str	r1, [sp, #68]	; 0x44
 80095b2:	4463      	add	r3, ip
 80095b4:	9319      	str	r3, [sp, #100]	; 0x64
 80095b6:	0029      	movs	r1, r5
 80095b8:	0020      	movs	r0, r4
 80095ba:	f7f9 fa77 	bl	8002aac <__aeabi_d2iz>
 80095be:	9017      	str	r0, [sp, #92]	; 0x5c
 80095c0:	f7f9 faaa 	bl	8002b18 <__aeabi_i2d>
 80095c4:	0002      	movs	r2, r0
 80095c6:	000b      	movs	r3, r1
 80095c8:	0020      	movs	r0, r4
 80095ca:	0029      	movs	r1, r5
 80095cc:	f7f8 febe 	bl	800234c <__aeabi_dsub>
 80095d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095d4:	3330      	adds	r3, #48	; 0x30
 80095d6:	7013      	strb	r3, [r2, #0]
 80095d8:	0013      	movs	r3, r2
 80095da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095dc:	3301      	adds	r3, #1
 80095de:	0004      	movs	r4, r0
 80095e0:	000d      	movs	r5, r1
 80095e2:	930a      	str	r3, [sp, #40]	; 0x28
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d12c      	bne.n	8009642 <_dtoa_r+0x68a>
 80095e8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80095ea:	9911      	ldr	r1, [sp, #68]	; 0x44
 80095ec:	9a05      	ldr	r2, [sp, #20]
 80095ee:	9b07      	ldr	r3, [sp, #28]
 80095f0:	4694      	mov	ip, r2
 80095f2:	4463      	add	r3, ip
 80095f4:	2200      	movs	r2, #0
 80095f6:	9307      	str	r3, [sp, #28]
 80095f8:	4b1d      	ldr	r3, [pc, #116]	; (8009670 <_dtoa_r+0x6b8>)
 80095fa:	f7f7 fccb 	bl	8000f94 <__aeabi_dadd>
 80095fe:	0002      	movs	r2, r0
 8009600:	000b      	movs	r3, r1
 8009602:	0020      	movs	r0, r4
 8009604:	0029      	movs	r1, r5
 8009606:	f7f6 ff3b 	bl	8000480 <__aeabi_dcmpgt>
 800960a:	2800      	cmp	r0, #0
 800960c:	d000      	beq.n	8009610 <_dtoa_r+0x658>
 800960e:	e07f      	b.n	8009710 <_dtoa_r+0x758>
 8009610:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009612:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009614:	2000      	movs	r0, #0
 8009616:	4916      	ldr	r1, [pc, #88]	; (8009670 <_dtoa_r+0x6b8>)
 8009618:	f7f8 fe98 	bl	800234c <__aeabi_dsub>
 800961c:	0002      	movs	r2, r0
 800961e:	000b      	movs	r3, r1
 8009620:	0020      	movs	r0, r4
 8009622:	0029      	movs	r1, r5
 8009624:	f7f6 ff18 	bl	8000458 <__aeabi_dcmplt>
 8009628:	2800      	cmp	r0, #0
 800962a:	d100      	bne.n	800962e <_dtoa_r+0x676>
 800962c:	e714      	b.n	8009458 <_dtoa_r+0x4a0>
 800962e:	9b07      	ldr	r3, [sp, #28]
 8009630:	001a      	movs	r2, r3
 8009632:	3a01      	subs	r2, #1
 8009634:	9207      	str	r2, [sp, #28]
 8009636:	7812      	ldrb	r2, [r2, #0]
 8009638:	2a30      	cmp	r2, #48	; 0x30
 800963a:	d0f8      	beq.n	800962e <_dtoa_r+0x676>
 800963c:	9307      	str	r3, [sp, #28]
 800963e:	9602      	str	r6, [sp, #8]
 8009640:	e054      	b.n	80096ec <_dtoa_r+0x734>
 8009642:	2200      	movs	r2, #0
 8009644:	4b05      	ldr	r3, [pc, #20]	; (800965c <_dtoa_r+0x6a4>)
 8009646:	f7f8 fc15 	bl	8001e74 <__aeabi_dmul>
 800964a:	0004      	movs	r4, r0
 800964c:	000d      	movs	r5, r1
 800964e:	e7b2      	b.n	80095b6 <_dtoa_r+0x5fe>
 8009650:	0800c6d8 	.word	0x0800c6d8
 8009654:	0800c6b0 	.word	0x0800c6b0
 8009658:	3ff00000 	.word	0x3ff00000
 800965c:	40240000 	.word	0x40240000
 8009660:	401c0000 	.word	0x401c0000
 8009664:	fcc00000 	.word	0xfcc00000
 8009668:	40140000 	.word	0x40140000
 800966c:	7cc00000 	.word	0x7cc00000
 8009670:	3fe00000 	.word	0x3fe00000
 8009674:	9b06      	ldr	r3, [sp, #24]
 8009676:	9e05      	ldr	r6, [sp, #20]
 8009678:	3b01      	subs	r3, #1
 800967a:	199b      	adds	r3, r3, r6
 800967c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800967e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009680:	930a      	str	r3, [sp, #40]	; 0x28
 8009682:	9a08      	ldr	r2, [sp, #32]
 8009684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009686:	0020      	movs	r0, r4
 8009688:	0029      	movs	r1, r5
 800968a:	f7f7 ffed 	bl	8001668 <__aeabi_ddiv>
 800968e:	f7f9 fa0d 	bl	8002aac <__aeabi_d2iz>
 8009692:	9006      	str	r0, [sp, #24]
 8009694:	f7f9 fa40 	bl	8002b18 <__aeabi_i2d>
 8009698:	9a08      	ldr	r2, [sp, #32]
 800969a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800969c:	f7f8 fbea 	bl	8001e74 <__aeabi_dmul>
 80096a0:	0002      	movs	r2, r0
 80096a2:	000b      	movs	r3, r1
 80096a4:	0020      	movs	r0, r4
 80096a6:	0029      	movs	r1, r5
 80096a8:	f7f8 fe50 	bl	800234c <__aeabi_dsub>
 80096ac:	0033      	movs	r3, r6
 80096ae:	9a06      	ldr	r2, [sp, #24]
 80096b0:	3601      	adds	r6, #1
 80096b2:	3230      	adds	r2, #48	; 0x30
 80096b4:	701a      	strb	r2, [r3, #0]
 80096b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096b8:	9607      	str	r6, [sp, #28]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d139      	bne.n	8009732 <_dtoa_r+0x77a>
 80096be:	0002      	movs	r2, r0
 80096c0:	000b      	movs	r3, r1
 80096c2:	f7f7 fc67 	bl	8000f94 <__aeabi_dadd>
 80096c6:	9a08      	ldr	r2, [sp, #32]
 80096c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ca:	0004      	movs	r4, r0
 80096cc:	000d      	movs	r5, r1
 80096ce:	f7f6 fed7 	bl	8000480 <__aeabi_dcmpgt>
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d11b      	bne.n	800970e <_dtoa_r+0x756>
 80096d6:	9a08      	ldr	r2, [sp, #32]
 80096d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096da:	0020      	movs	r0, r4
 80096dc:	0029      	movs	r1, r5
 80096de:	f7f6 feb5 	bl	800044c <__aeabi_dcmpeq>
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d002      	beq.n	80096ec <_dtoa_r+0x734>
 80096e6:	9b06      	ldr	r3, [sp, #24]
 80096e8:	07db      	lsls	r3, r3, #31
 80096ea:	d410      	bmi.n	800970e <_dtoa_r+0x756>
 80096ec:	0038      	movs	r0, r7
 80096ee:	9904      	ldr	r1, [sp, #16]
 80096f0:	f000 fae6 	bl	8009cc0 <_Bfree>
 80096f4:	2300      	movs	r3, #0
 80096f6:	9a07      	ldr	r2, [sp, #28]
 80096f8:	9802      	ldr	r0, [sp, #8]
 80096fa:	7013      	strb	r3, [r2, #0]
 80096fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80096fe:	3001      	adds	r0, #1
 8009700:	6018      	str	r0, [r3, #0]
 8009702:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009704:	2b00      	cmp	r3, #0
 8009706:	d100      	bne.n	800970a <_dtoa_r+0x752>
 8009708:	e4a3      	b.n	8009052 <_dtoa_r+0x9a>
 800970a:	601a      	str	r2, [r3, #0]
 800970c:	e4a1      	b.n	8009052 <_dtoa_r+0x9a>
 800970e:	9e02      	ldr	r6, [sp, #8]
 8009710:	9b07      	ldr	r3, [sp, #28]
 8009712:	9307      	str	r3, [sp, #28]
 8009714:	3b01      	subs	r3, #1
 8009716:	781a      	ldrb	r2, [r3, #0]
 8009718:	2a39      	cmp	r2, #57	; 0x39
 800971a:	d106      	bne.n	800972a <_dtoa_r+0x772>
 800971c:	9a05      	ldr	r2, [sp, #20]
 800971e:	429a      	cmp	r2, r3
 8009720:	d1f7      	bne.n	8009712 <_dtoa_r+0x75a>
 8009722:	2230      	movs	r2, #48	; 0x30
 8009724:	9905      	ldr	r1, [sp, #20]
 8009726:	3601      	adds	r6, #1
 8009728:	700a      	strb	r2, [r1, #0]
 800972a:	781a      	ldrb	r2, [r3, #0]
 800972c:	3201      	adds	r2, #1
 800972e:	701a      	strb	r2, [r3, #0]
 8009730:	e785      	b.n	800963e <_dtoa_r+0x686>
 8009732:	2200      	movs	r2, #0
 8009734:	4bad      	ldr	r3, [pc, #692]	; (80099ec <_dtoa_r+0xa34>)
 8009736:	f7f8 fb9d 	bl	8001e74 <__aeabi_dmul>
 800973a:	2200      	movs	r2, #0
 800973c:	2300      	movs	r3, #0
 800973e:	0004      	movs	r4, r0
 8009740:	000d      	movs	r5, r1
 8009742:	f7f6 fe83 	bl	800044c <__aeabi_dcmpeq>
 8009746:	2800      	cmp	r0, #0
 8009748:	d09b      	beq.n	8009682 <_dtoa_r+0x6ca>
 800974a:	e7cf      	b.n	80096ec <_dtoa_r+0x734>
 800974c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800974e:	2a00      	cmp	r2, #0
 8009750:	d100      	bne.n	8009754 <_dtoa_r+0x79c>
 8009752:	e082      	b.n	800985a <_dtoa_r+0x8a2>
 8009754:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009756:	2a01      	cmp	r2, #1
 8009758:	dc66      	bgt.n	8009828 <_dtoa_r+0x870>
 800975a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800975c:	2a00      	cmp	r2, #0
 800975e:	d05f      	beq.n	8009820 <_dtoa_r+0x868>
 8009760:	4aa3      	ldr	r2, [pc, #652]	; (80099f0 <_dtoa_r+0xa38>)
 8009762:	189b      	adds	r3, r3, r2
 8009764:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009766:	9c08      	ldr	r4, [sp, #32]
 8009768:	9a08      	ldr	r2, [sp, #32]
 800976a:	2101      	movs	r1, #1
 800976c:	18d2      	adds	r2, r2, r3
 800976e:	9208      	str	r2, [sp, #32]
 8009770:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009772:	0038      	movs	r0, r7
 8009774:	18d3      	adds	r3, r2, r3
 8009776:	930d      	str	r3, [sp, #52]	; 0x34
 8009778:	f000 fb52 	bl	8009e20 <__i2b>
 800977c:	0005      	movs	r5, r0
 800977e:	2c00      	cmp	r4, #0
 8009780:	dd0e      	ble.n	80097a0 <_dtoa_r+0x7e8>
 8009782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009784:	2b00      	cmp	r3, #0
 8009786:	dd0b      	ble.n	80097a0 <_dtoa_r+0x7e8>
 8009788:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800978a:	0023      	movs	r3, r4
 800978c:	4294      	cmp	r4, r2
 800978e:	dd00      	ble.n	8009792 <_dtoa_r+0x7da>
 8009790:	0013      	movs	r3, r2
 8009792:	9a08      	ldr	r2, [sp, #32]
 8009794:	1ae4      	subs	r4, r4, r3
 8009796:	1ad2      	subs	r2, r2, r3
 8009798:	9208      	str	r2, [sp, #32]
 800979a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	930d      	str	r3, [sp, #52]	; 0x34
 80097a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d01f      	beq.n	80097e6 <_dtoa_r+0x82e>
 80097a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d05a      	beq.n	8009862 <_dtoa_r+0x8aa>
 80097ac:	2e00      	cmp	r6, #0
 80097ae:	dd11      	ble.n	80097d4 <_dtoa_r+0x81c>
 80097b0:	0029      	movs	r1, r5
 80097b2:	0032      	movs	r2, r6
 80097b4:	0038      	movs	r0, r7
 80097b6:	f000 fbf9 	bl	8009fac <__pow5mult>
 80097ba:	9a04      	ldr	r2, [sp, #16]
 80097bc:	0001      	movs	r1, r0
 80097be:	0005      	movs	r5, r0
 80097c0:	0038      	movs	r0, r7
 80097c2:	f000 fb43 	bl	8009e4c <__multiply>
 80097c6:	9904      	ldr	r1, [sp, #16]
 80097c8:	9007      	str	r0, [sp, #28]
 80097ca:	0038      	movs	r0, r7
 80097cc:	f000 fa78 	bl	8009cc0 <_Bfree>
 80097d0:	9b07      	ldr	r3, [sp, #28]
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097d6:	1b9a      	subs	r2, r3, r6
 80097d8:	42b3      	cmp	r3, r6
 80097da:	d004      	beq.n	80097e6 <_dtoa_r+0x82e>
 80097dc:	0038      	movs	r0, r7
 80097de:	9904      	ldr	r1, [sp, #16]
 80097e0:	f000 fbe4 	bl	8009fac <__pow5mult>
 80097e4:	9004      	str	r0, [sp, #16]
 80097e6:	2101      	movs	r1, #1
 80097e8:	0038      	movs	r0, r7
 80097ea:	f000 fb19 	bl	8009e20 <__i2b>
 80097ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097f0:	0006      	movs	r6, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	dd37      	ble.n	8009866 <_dtoa_r+0x8ae>
 80097f6:	001a      	movs	r2, r3
 80097f8:	0001      	movs	r1, r0
 80097fa:	0038      	movs	r0, r7
 80097fc:	f000 fbd6 	bl	8009fac <__pow5mult>
 8009800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009802:	0006      	movs	r6, r0
 8009804:	2b01      	cmp	r3, #1
 8009806:	dd33      	ble.n	8009870 <_dtoa_r+0x8b8>
 8009808:	2300      	movs	r3, #0
 800980a:	9307      	str	r3, [sp, #28]
 800980c:	6933      	ldr	r3, [r6, #16]
 800980e:	3303      	adds	r3, #3
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	18f3      	adds	r3, r6, r3
 8009814:	6858      	ldr	r0, [r3, #4]
 8009816:	f000 fabb 	bl	8009d90 <__hi0bits>
 800981a:	2320      	movs	r3, #32
 800981c:	1a18      	subs	r0, r3, r0
 800981e:	e03f      	b.n	80098a0 <_dtoa_r+0x8e8>
 8009820:	2336      	movs	r3, #54	; 0x36
 8009822:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009824:	1a9b      	subs	r3, r3, r2
 8009826:	e79d      	b.n	8009764 <_dtoa_r+0x7ac>
 8009828:	9b06      	ldr	r3, [sp, #24]
 800982a:	1e5e      	subs	r6, r3, #1
 800982c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800982e:	42b3      	cmp	r3, r6
 8009830:	db08      	blt.n	8009844 <_dtoa_r+0x88c>
 8009832:	1b9e      	subs	r6, r3, r6
 8009834:	9b06      	ldr	r3, [sp, #24]
 8009836:	2b00      	cmp	r3, #0
 8009838:	da0c      	bge.n	8009854 <_dtoa_r+0x89c>
 800983a:	9b08      	ldr	r3, [sp, #32]
 800983c:	9a06      	ldr	r2, [sp, #24]
 800983e:	1a9c      	subs	r4, r3, r2
 8009840:	2300      	movs	r3, #0
 8009842:	e791      	b.n	8009768 <_dtoa_r+0x7b0>
 8009844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009846:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009848:	1af3      	subs	r3, r6, r3
 800984a:	18d3      	adds	r3, r2, r3
 800984c:	960e      	str	r6, [sp, #56]	; 0x38
 800984e:	9314      	str	r3, [sp, #80]	; 0x50
 8009850:	2600      	movs	r6, #0
 8009852:	e7ef      	b.n	8009834 <_dtoa_r+0x87c>
 8009854:	9c08      	ldr	r4, [sp, #32]
 8009856:	9b06      	ldr	r3, [sp, #24]
 8009858:	e786      	b.n	8009768 <_dtoa_r+0x7b0>
 800985a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800985c:	9c08      	ldr	r4, [sp, #32]
 800985e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009860:	e78d      	b.n	800977e <_dtoa_r+0x7c6>
 8009862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009864:	e7ba      	b.n	80097dc <_dtoa_r+0x824>
 8009866:	2300      	movs	r3, #0
 8009868:	9307      	str	r3, [sp, #28]
 800986a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800986c:	2b01      	cmp	r3, #1
 800986e:	dc13      	bgt.n	8009898 <_dtoa_r+0x8e0>
 8009870:	2300      	movs	r3, #0
 8009872:	9307      	str	r3, [sp, #28]
 8009874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009876:	2b00      	cmp	r3, #0
 8009878:	d10e      	bne.n	8009898 <_dtoa_r+0x8e0>
 800987a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800987c:	031b      	lsls	r3, r3, #12
 800987e:	d10b      	bne.n	8009898 <_dtoa_r+0x8e0>
 8009880:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009882:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009884:	4213      	tst	r3, r2
 8009886:	d007      	beq.n	8009898 <_dtoa_r+0x8e0>
 8009888:	9b08      	ldr	r3, [sp, #32]
 800988a:	3301      	adds	r3, #1
 800988c:	9308      	str	r3, [sp, #32]
 800988e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009890:	3301      	adds	r3, #1
 8009892:	930d      	str	r3, [sp, #52]	; 0x34
 8009894:	2301      	movs	r3, #1
 8009896:	9307      	str	r3, [sp, #28]
 8009898:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800989a:	2001      	movs	r0, #1
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1b5      	bne.n	800980c <_dtoa_r+0x854>
 80098a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098a2:	221f      	movs	r2, #31
 80098a4:	1818      	adds	r0, r3, r0
 80098a6:	0003      	movs	r3, r0
 80098a8:	4013      	ands	r3, r2
 80098aa:	4210      	tst	r0, r2
 80098ac:	d046      	beq.n	800993c <_dtoa_r+0x984>
 80098ae:	3201      	adds	r2, #1
 80098b0:	1ad2      	subs	r2, r2, r3
 80098b2:	2a04      	cmp	r2, #4
 80098b4:	dd3f      	ble.n	8009936 <_dtoa_r+0x97e>
 80098b6:	221c      	movs	r2, #28
 80098b8:	1ad3      	subs	r3, r2, r3
 80098ba:	9a08      	ldr	r2, [sp, #32]
 80098bc:	18e4      	adds	r4, r4, r3
 80098be:	18d2      	adds	r2, r2, r3
 80098c0:	9208      	str	r2, [sp, #32]
 80098c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098c4:	18d3      	adds	r3, r2, r3
 80098c6:	930d      	str	r3, [sp, #52]	; 0x34
 80098c8:	9b08      	ldr	r3, [sp, #32]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dd05      	ble.n	80098da <_dtoa_r+0x922>
 80098ce:	001a      	movs	r2, r3
 80098d0:	0038      	movs	r0, r7
 80098d2:	9904      	ldr	r1, [sp, #16]
 80098d4:	f000 fbc6 	bl	800a064 <__lshift>
 80098d8:	9004      	str	r0, [sp, #16]
 80098da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098dc:	2b00      	cmp	r3, #0
 80098de:	dd05      	ble.n	80098ec <_dtoa_r+0x934>
 80098e0:	0031      	movs	r1, r6
 80098e2:	001a      	movs	r2, r3
 80098e4:	0038      	movs	r0, r7
 80098e6:	f000 fbbd 	bl	800a064 <__lshift>
 80098ea:	0006      	movs	r6, r0
 80098ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d026      	beq.n	8009940 <_dtoa_r+0x988>
 80098f2:	0031      	movs	r1, r6
 80098f4:	9804      	ldr	r0, [sp, #16]
 80098f6:	f000 fc25 	bl	800a144 <__mcmp>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	da20      	bge.n	8009940 <_dtoa_r+0x988>
 80098fe:	9b02      	ldr	r3, [sp, #8]
 8009900:	220a      	movs	r2, #10
 8009902:	3b01      	subs	r3, #1
 8009904:	9302      	str	r3, [sp, #8]
 8009906:	0038      	movs	r0, r7
 8009908:	2300      	movs	r3, #0
 800990a:	9904      	ldr	r1, [sp, #16]
 800990c:	f000 f9fc 	bl	8009d08 <__multadd>
 8009910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009912:	9004      	str	r0, [sp, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d100      	bne.n	800991a <_dtoa_r+0x962>
 8009918:	e160      	b.n	8009bdc <_dtoa_r+0xc24>
 800991a:	2300      	movs	r3, #0
 800991c:	0029      	movs	r1, r5
 800991e:	220a      	movs	r2, #10
 8009920:	0038      	movs	r0, r7
 8009922:	f000 f9f1 	bl	8009d08 <__multadd>
 8009926:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009928:	0005      	movs	r5, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	dc47      	bgt.n	80099be <_dtoa_r+0xa06>
 800992e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009930:	2b02      	cmp	r3, #2
 8009932:	dc0d      	bgt.n	8009950 <_dtoa_r+0x998>
 8009934:	e043      	b.n	80099be <_dtoa_r+0xa06>
 8009936:	2a04      	cmp	r2, #4
 8009938:	d0c6      	beq.n	80098c8 <_dtoa_r+0x910>
 800993a:	0013      	movs	r3, r2
 800993c:	331c      	adds	r3, #28
 800993e:	e7bc      	b.n	80098ba <_dtoa_r+0x902>
 8009940:	9b06      	ldr	r3, [sp, #24]
 8009942:	2b00      	cmp	r3, #0
 8009944:	dc35      	bgt.n	80099b2 <_dtoa_r+0x9fa>
 8009946:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009948:	2b02      	cmp	r3, #2
 800994a:	dd32      	ble.n	80099b2 <_dtoa_r+0x9fa>
 800994c:	9b06      	ldr	r3, [sp, #24]
 800994e:	930c      	str	r3, [sp, #48]	; 0x30
 8009950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10c      	bne.n	8009970 <_dtoa_r+0x9b8>
 8009956:	0031      	movs	r1, r6
 8009958:	2205      	movs	r2, #5
 800995a:	0038      	movs	r0, r7
 800995c:	f000 f9d4 	bl	8009d08 <__multadd>
 8009960:	0006      	movs	r6, r0
 8009962:	0001      	movs	r1, r0
 8009964:	9804      	ldr	r0, [sp, #16]
 8009966:	f000 fbed 	bl	800a144 <__mcmp>
 800996a:	2800      	cmp	r0, #0
 800996c:	dd00      	ble.n	8009970 <_dtoa_r+0x9b8>
 800996e:	e59f      	b.n	80094b0 <_dtoa_r+0x4f8>
 8009970:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009972:	43db      	mvns	r3, r3
 8009974:	9302      	str	r3, [sp, #8]
 8009976:	9b05      	ldr	r3, [sp, #20]
 8009978:	9307      	str	r3, [sp, #28]
 800997a:	2400      	movs	r4, #0
 800997c:	0031      	movs	r1, r6
 800997e:	0038      	movs	r0, r7
 8009980:	f000 f99e 	bl	8009cc0 <_Bfree>
 8009984:	2d00      	cmp	r5, #0
 8009986:	d100      	bne.n	800998a <_dtoa_r+0x9d2>
 8009988:	e6b0      	b.n	80096ec <_dtoa_r+0x734>
 800998a:	2c00      	cmp	r4, #0
 800998c:	d005      	beq.n	800999a <_dtoa_r+0x9e2>
 800998e:	42ac      	cmp	r4, r5
 8009990:	d003      	beq.n	800999a <_dtoa_r+0x9e2>
 8009992:	0021      	movs	r1, r4
 8009994:	0038      	movs	r0, r7
 8009996:	f000 f993 	bl	8009cc0 <_Bfree>
 800999a:	0029      	movs	r1, r5
 800999c:	0038      	movs	r0, r7
 800999e:	f000 f98f 	bl	8009cc0 <_Bfree>
 80099a2:	e6a3      	b.n	80096ec <_dtoa_r+0x734>
 80099a4:	2600      	movs	r6, #0
 80099a6:	0035      	movs	r5, r6
 80099a8:	e7e2      	b.n	8009970 <_dtoa_r+0x9b8>
 80099aa:	9602      	str	r6, [sp, #8]
 80099ac:	9e07      	ldr	r6, [sp, #28]
 80099ae:	0035      	movs	r5, r6
 80099b0:	e57e      	b.n	80094b0 <_dtoa_r+0x4f8>
 80099b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d100      	bne.n	80099ba <_dtoa_r+0xa02>
 80099b8:	e0c8      	b.n	8009b4c <_dtoa_r+0xb94>
 80099ba:	9b06      	ldr	r3, [sp, #24]
 80099bc:	930c      	str	r3, [sp, #48]	; 0x30
 80099be:	2c00      	cmp	r4, #0
 80099c0:	dd05      	ble.n	80099ce <_dtoa_r+0xa16>
 80099c2:	0029      	movs	r1, r5
 80099c4:	0022      	movs	r2, r4
 80099c6:	0038      	movs	r0, r7
 80099c8:	f000 fb4c 	bl	800a064 <__lshift>
 80099cc:	0005      	movs	r5, r0
 80099ce:	9b07      	ldr	r3, [sp, #28]
 80099d0:	0028      	movs	r0, r5
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d01f      	beq.n	8009a16 <_dtoa_r+0xa5e>
 80099d6:	0038      	movs	r0, r7
 80099d8:	6869      	ldr	r1, [r5, #4]
 80099da:	f000 f92d 	bl	8009c38 <_Balloc>
 80099de:	1e04      	subs	r4, r0, #0
 80099e0:	d10c      	bne.n	80099fc <_dtoa_r+0xa44>
 80099e2:	0002      	movs	r2, r0
 80099e4:	4b03      	ldr	r3, [pc, #12]	; (80099f4 <_dtoa_r+0xa3c>)
 80099e6:	4904      	ldr	r1, [pc, #16]	; (80099f8 <_dtoa_r+0xa40>)
 80099e8:	f7ff fafb 	bl	8008fe2 <_dtoa_r+0x2a>
 80099ec:	40240000 	.word	0x40240000
 80099f0:	00000433 	.word	0x00000433
 80099f4:	0800c63f 	.word	0x0800c63f
 80099f8:	000002ea 	.word	0x000002ea
 80099fc:	0029      	movs	r1, r5
 80099fe:	692b      	ldr	r3, [r5, #16]
 8009a00:	310c      	adds	r1, #12
 8009a02:	1c9a      	adds	r2, r3, #2
 8009a04:	0092      	lsls	r2, r2, #2
 8009a06:	300c      	adds	r0, #12
 8009a08:	f000 f90d 	bl	8009c26 <memcpy>
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	0021      	movs	r1, r4
 8009a10:	0038      	movs	r0, r7
 8009a12:	f000 fb27 	bl	800a064 <__lshift>
 8009a16:	002c      	movs	r4, r5
 8009a18:	0005      	movs	r5, r0
 8009a1a:	9b05      	ldr	r3, [sp, #20]
 8009a1c:	9308      	str	r3, [sp, #32]
 8009a1e:	0031      	movs	r1, r6
 8009a20:	9804      	ldr	r0, [sp, #16]
 8009a22:	f7ff fa3d 	bl	8008ea0 <quorem>
 8009a26:	0003      	movs	r3, r0
 8009a28:	0021      	movs	r1, r4
 8009a2a:	3330      	adds	r3, #48	; 0x30
 8009a2c:	900e      	str	r0, [sp, #56]	; 0x38
 8009a2e:	9804      	ldr	r0, [sp, #16]
 8009a30:	9306      	str	r3, [sp, #24]
 8009a32:	f000 fb87 	bl	800a144 <__mcmp>
 8009a36:	002a      	movs	r2, r5
 8009a38:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a3a:	0031      	movs	r1, r6
 8009a3c:	0038      	movs	r0, r7
 8009a3e:	f000 fb9d 	bl	800a17c <__mdiff>
 8009a42:	68c3      	ldr	r3, [r0, #12]
 8009a44:	9007      	str	r0, [sp, #28]
 8009a46:	9310      	str	r3, [sp, #64]	; 0x40
 8009a48:	2301      	movs	r3, #1
 8009a4a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d104      	bne.n	8009a5c <_dtoa_r+0xaa4>
 8009a52:	0001      	movs	r1, r0
 8009a54:	9804      	ldr	r0, [sp, #16]
 8009a56:	f000 fb75 	bl	800a144 <__mcmp>
 8009a5a:	900d      	str	r0, [sp, #52]	; 0x34
 8009a5c:	0038      	movs	r0, r7
 8009a5e:	9907      	ldr	r1, [sp, #28]
 8009a60:	f000 f92e 	bl	8009cc0 <_Bfree>
 8009a64:	2301      	movs	r3, #1
 8009a66:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009a68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a6a:	4018      	ands	r0, r3
 8009a6c:	9b08      	ldr	r3, [sp, #32]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	9307      	str	r3, [sp, #28]
 8009a72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a74:	4313      	orrs	r3, r2
 8009a76:	4303      	orrs	r3, r0
 8009a78:	d10c      	bne.n	8009a94 <_dtoa_r+0xadc>
 8009a7a:	9b06      	ldr	r3, [sp, #24]
 8009a7c:	2b39      	cmp	r3, #57	; 0x39
 8009a7e:	d025      	beq.n	8009acc <_dtoa_r+0xb14>
 8009a80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd02      	ble.n	8009a8c <_dtoa_r+0xad4>
 8009a86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a88:	3331      	adds	r3, #49	; 0x31
 8009a8a:	9306      	str	r3, [sp, #24]
 8009a8c:	9b08      	ldr	r3, [sp, #32]
 8009a8e:	9a06      	ldr	r2, [sp, #24]
 8009a90:	701a      	strb	r2, [r3, #0]
 8009a92:	e773      	b.n	800997c <_dtoa_r+0x9c4>
 8009a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	db03      	blt.n	8009aa2 <_dtoa_r+0xaea>
 8009a9a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	4303      	orrs	r3, r0
 8009aa0:	d11f      	bne.n	8009ae2 <_dtoa_r+0xb2a>
 8009aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	ddf1      	ble.n	8009a8c <_dtoa_r+0xad4>
 8009aa8:	9904      	ldr	r1, [sp, #16]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	0038      	movs	r0, r7
 8009aae:	f000 fad9 	bl	800a064 <__lshift>
 8009ab2:	0031      	movs	r1, r6
 8009ab4:	9004      	str	r0, [sp, #16]
 8009ab6:	f000 fb45 	bl	800a144 <__mcmp>
 8009aba:	2800      	cmp	r0, #0
 8009abc:	dc03      	bgt.n	8009ac6 <_dtoa_r+0xb0e>
 8009abe:	d1e5      	bne.n	8009a8c <_dtoa_r+0xad4>
 8009ac0:	9b06      	ldr	r3, [sp, #24]
 8009ac2:	07db      	lsls	r3, r3, #31
 8009ac4:	d5e2      	bpl.n	8009a8c <_dtoa_r+0xad4>
 8009ac6:	9b06      	ldr	r3, [sp, #24]
 8009ac8:	2b39      	cmp	r3, #57	; 0x39
 8009aca:	d1dc      	bne.n	8009a86 <_dtoa_r+0xace>
 8009acc:	2339      	movs	r3, #57	; 0x39
 8009ace:	9a08      	ldr	r2, [sp, #32]
 8009ad0:	7013      	strb	r3, [r2, #0]
 8009ad2:	9b07      	ldr	r3, [sp, #28]
 8009ad4:	9307      	str	r3, [sp, #28]
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	781a      	ldrb	r2, [r3, #0]
 8009ada:	2a39      	cmp	r2, #57	; 0x39
 8009adc:	d06c      	beq.n	8009bb8 <_dtoa_r+0xc00>
 8009ade:	3201      	adds	r2, #1
 8009ae0:	e7d6      	b.n	8009a90 <_dtoa_r+0xad8>
 8009ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	dd07      	ble.n	8009af8 <_dtoa_r+0xb40>
 8009ae8:	9b06      	ldr	r3, [sp, #24]
 8009aea:	2b39      	cmp	r3, #57	; 0x39
 8009aec:	d0ee      	beq.n	8009acc <_dtoa_r+0xb14>
 8009aee:	9b06      	ldr	r3, [sp, #24]
 8009af0:	9a08      	ldr	r2, [sp, #32]
 8009af2:	3301      	adds	r3, #1
 8009af4:	7013      	strb	r3, [r2, #0]
 8009af6:	e741      	b.n	800997c <_dtoa_r+0x9c4>
 8009af8:	9b08      	ldr	r3, [sp, #32]
 8009afa:	9a06      	ldr	r2, [sp, #24]
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	2301      	movs	r3, #1
 8009b00:	9a05      	ldr	r2, [sp, #20]
 8009b02:	1a9b      	subs	r3, r3, r2
 8009b04:	9a08      	ldr	r2, [sp, #32]
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d03e      	beq.n	8009b8c <_dtoa_r+0xbd4>
 8009b0e:	2300      	movs	r3, #0
 8009b10:	220a      	movs	r2, #10
 8009b12:	9904      	ldr	r1, [sp, #16]
 8009b14:	0038      	movs	r0, r7
 8009b16:	f000 f8f7 	bl	8009d08 <__multadd>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	9004      	str	r0, [sp, #16]
 8009b1e:	220a      	movs	r2, #10
 8009b20:	0021      	movs	r1, r4
 8009b22:	0038      	movs	r0, r7
 8009b24:	42ac      	cmp	r4, r5
 8009b26:	d106      	bne.n	8009b36 <_dtoa_r+0xb7e>
 8009b28:	f000 f8ee 	bl	8009d08 <__multadd>
 8009b2c:	0004      	movs	r4, r0
 8009b2e:	0005      	movs	r5, r0
 8009b30:	9b07      	ldr	r3, [sp, #28]
 8009b32:	9308      	str	r3, [sp, #32]
 8009b34:	e773      	b.n	8009a1e <_dtoa_r+0xa66>
 8009b36:	f000 f8e7 	bl	8009d08 <__multadd>
 8009b3a:	0029      	movs	r1, r5
 8009b3c:	0004      	movs	r4, r0
 8009b3e:	2300      	movs	r3, #0
 8009b40:	220a      	movs	r2, #10
 8009b42:	0038      	movs	r0, r7
 8009b44:	f000 f8e0 	bl	8009d08 <__multadd>
 8009b48:	0005      	movs	r5, r0
 8009b4a:	e7f1      	b.n	8009b30 <_dtoa_r+0xb78>
 8009b4c:	9b06      	ldr	r3, [sp, #24]
 8009b4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009b50:	2400      	movs	r4, #0
 8009b52:	0031      	movs	r1, r6
 8009b54:	9804      	ldr	r0, [sp, #16]
 8009b56:	f7ff f9a3 	bl	8008ea0 <quorem>
 8009b5a:	9b05      	ldr	r3, [sp, #20]
 8009b5c:	3030      	adds	r0, #48	; 0x30
 8009b5e:	5518      	strb	r0, [r3, r4]
 8009b60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b62:	3401      	adds	r4, #1
 8009b64:	9006      	str	r0, [sp, #24]
 8009b66:	42a3      	cmp	r3, r4
 8009b68:	dd07      	ble.n	8009b7a <_dtoa_r+0xbc2>
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	220a      	movs	r2, #10
 8009b6e:	0038      	movs	r0, r7
 8009b70:	9904      	ldr	r1, [sp, #16]
 8009b72:	f000 f8c9 	bl	8009d08 <__multadd>
 8009b76:	9004      	str	r0, [sp, #16]
 8009b78:	e7eb      	b.n	8009b52 <_dtoa_r+0xb9a>
 8009b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b7c:	2001      	movs	r0, #1
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	dd00      	ble.n	8009b84 <_dtoa_r+0xbcc>
 8009b82:	0018      	movs	r0, r3
 8009b84:	2400      	movs	r4, #0
 8009b86:	9b05      	ldr	r3, [sp, #20]
 8009b88:	181b      	adds	r3, r3, r0
 8009b8a:	9307      	str	r3, [sp, #28]
 8009b8c:	9904      	ldr	r1, [sp, #16]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	0038      	movs	r0, r7
 8009b92:	f000 fa67 	bl	800a064 <__lshift>
 8009b96:	0031      	movs	r1, r6
 8009b98:	9004      	str	r0, [sp, #16]
 8009b9a:	f000 fad3 	bl	800a144 <__mcmp>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	dc97      	bgt.n	8009ad2 <_dtoa_r+0xb1a>
 8009ba2:	d102      	bne.n	8009baa <_dtoa_r+0xbf2>
 8009ba4:	9b06      	ldr	r3, [sp, #24]
 8009ba6:	07db      	lsls	r3, r3, #31
 8009ba8:	d493      	bmi.n	8009ad2 <_dtoa_r+0xb1a>
 8009baa:	9b07      	ldr	r3, [sp, #28]
 8009bac:	9307      	str	r3, [sp, #28]
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	781a      	ldrb	r2, [r3, #0]
 8009bb2:	2a30      	cmp	r2, #48	; 0x30
 8009bb4:	d0fa      	beq.n	8009bac <_dtoa_r+0xbf4>
 8009bb6:	e6e1      	b.n	800997c <_dtoa_r+0x9c4>
 8009bb8:	9a05      	ldr	r2, [sp, #20]
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d18a      	bne.n	8009ad4 <_dtoa_r+0xb1c>
 8009bbe:	9b02      	ldr	r3, [sp, #8]
 8009bc0:	3301      	adds	r3, #1
 8009bc2:	9302      	str	r3, [sp, #8]
 8009bc4:	2331      	movs	r3, #49	; 0x31
 8009bc6:	e795      	b.n	8009af4 <_dtoa_r+0xb3c>
 8009bc8:	4b08      	ldr	r3, [pc, #32]	; (8009bec <_dtoa_r+0xc34>)
 8009bca:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009bcc:	9305      	str	r3, [sp, #20]
 8009bce:	4b08      	ldr	r3, [pc, #32]	; (8009bf0 <_dtoa_r+0xc38>)
 8009bd0:	2a00      	cmp	r2, #0
 8009bd2:	d001      	beq.n	8009bd8 <_dtoa_r+0xc20>
 8009bd4:	f7ff fa3b 	bl	800904e <_dtoa_r+0x96>
 8009bd8:	f7ff fa3b 	bl	8009052 <_dtoa_r+0x9a>
 8009bdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	dcb6      	bgt.n	8009b50 <_dtoa_r+0xb98>
 8009be2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009be4:	2b02      	cmp	r3, #2
 8009be6:	dd00      	ble.n	8009bea <_dtoa_r+0xc32>
 8009be8:	e6b2      	b.n	8009950 <_dtoa_r+0x998>
 8009bea:	e7b1      	b.n	8009b50 <_dtoa_r+0xb98>
 8009bec:	0800c5bc 	.word	0x0800c5bc
 8009bf0:	0800c5c4 	.word	0x0800c5c4

08009bf4 <_localeconv_r>:
 8009bf4:	4800      	ldr	r0, [pc, #0]	; (8009bf8 <_localeconv_r+0x4>)
 8009bf6:	4770      	bx	lr
 8009bf8:	20000160 	.word	0x20000160

08009bfc <malloc>:
 8009bfc:	b510      	push	{r4, lr}
 8009bfe:	4b03      	ldr	r3, [pc, #12]	; (8009c0c <malloc+0x10>)
 8009c00:	0001      	movs	r1, r0
 8009c02:	6818      	ldr	r0, [r3, #0]
 8009c04:	f000 fc0e 	bl	800a424 <_malloc_r>
 8009c08:	bd10      	pop	{r4, pc}
 8009c0a:	46c0      	nop			; (mov r8, r8)
 8009c0c:	2000000c 	.word	0x2000000c

08009c10 <memchr>:
 8009c10:	b2c9      	uxtb	r1, r1
 8009c12:	1882      	adds	r2, r0, r2
 8009c14:	4290      	cmp	r0, r2
 8009c16:	d101      	bne.n	8009c1c <memchr+0xc>
 8009c18:	2000      	movs	r0, #0
 8009c1a:	4770      	bx	lr
 8009c1c:	7803      	ldrb	r3, [r0, #0]
 8009c1e:	428b      	cmp	r3, r1
 8009c20:	d0fb      	beq.n	8009c1a <memchr+0xa>
 8009c22:	3001      	adds	r0, #1
 8009c24:	e7f6      	b.n	8009c14 <memchr+0x4>

08009c26 <memcpy>:
 8009c26:	2300      	movs	r3, #0
 8009c28:	b510      	push	{r4, lr}
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d100      	bne.n	8009c30 <memcpy+0xa>
 8009c2e:	bd10      	pop	{r4, pc}
 8009c30:	5ccc      	ldrb	r4, [r1, r3]
 8009c32:	54c4      	strb	r4, [r0, r3]
 8009c34:	3301      	adds	r3, #1
 8009c36:	e7f8      	b.n	8009c2a <memcpy+0x4>

08009c38 <_Balloc>:
 8009c38:	b570      	push	{r4, r5, r6, lr}
 8009c3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c3c:	0006      	movs	r6, r0
 8009c3e:	000c      	movs	r4, r1
 8009c40:	2d00      	cmp	r5, #0
 8009c42:	d10e      	bne.n	8009c62 <_Balloc+0x2a>
 8009c44:	2010      	movs	r0, #16
 8009c46:	f7ff ffd9 	bl	8009bfc <malloc>
 8009c4a:	1e02      	subs	r2, r0, #0
 8009c4c:	6270      	str	r0, [r6, #36]	; 0x24
 8009c4e:	d104      	bne.n	8009c5a <_Balloc+0x22>
 8009c50:	2166      	movs	r1, #102	; 0x66
 8009c52:	4b19      	ldr	r3, [pc, #100]	; (8009cb8 <_Balloc+0x80>)
 8009c54:	4819      	ldr	r0, [pc, #100]	; (8009cbc <_Balloc+0x84>)
 8009c56:	f000 fdb7 	bl	800a7c8 <__assert_func>
 8009c5a:	6045      	str	r5, [r0, #4]
 8009c5c:	6085      	str	r5, [r0, #8]
 8009c5e:	6005      	str	r5, [r0, #0]
 8009c60:	60c5      	str	r5, [r0, #12]
 8009c62:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009c64:	68eb      	ldr	r3, [r5, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d013      	beq.n	8009c92 <_Balloc+0x5a>
 8009c6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c6c:	00a2      	lsls	r2, r4, #2
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	189b      	adds	r3, r3, r2
 8009c72:	6818      	ldr	r0, [r3, #0]
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d118      	bne.n	8009caa <_Balloc+0x72>
 8009c78:	2101      	movs	r1, #1
 8009c7a:	000d      	movs	r5, r1
 8009c7c:	40a5      	lsls	r5, r4
 8009c7e:	1d6a      	adds	r2, r5, #5
 8009c80:	0030      	movs	r0, r6
 8009c82:	0092      	lsls	r2, r2, #2
 8009c84:	f000 fb76 	bl	800a374 <_calloc_r>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d00c      	beq.n	8009ca6 <_Balloc+0x6e>
 8009c8c:	6044      	str	r4, [r0, #4]
 8009c8e:	6085      	str	r5, [r0, #8]
 8009c90:	e00d      	b.n	8009cae <_Balloc+0x76>
 8009c92:	2221      	movs	r2, #33	; 0x21
 8009c94:	2104      	movs	r1, #4
 8009c96:	0030      	movs	r0, r6
 8009c98:	f000 fb6c 	bl	800a374 <_calloc_r>
 8009c9c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c9e:	60e8      	str	r0, [r5, #12]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1e1      	bne.n	8009c6a <_Balloc+0x32>
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	bd70      	pop	{r4, r5, r6, pc}
 8009caa:	6802      	ldr	r2, [r0, #0]
 8009cac:	601a      	str	r2, [r3, #0]
 8009cae:	2300      	movs	r3, #0
 8009cb0:	6103      	str	r3, [r0, #16]
 8009cb2:	60c3      	str	r3, [r0, #12]
 8009cb4:	e7f8      	b.n	8009ca8 <_Balloc+0x70>
 8009cb6:	46c0      	nop			; (mov r8, r8)
 8009cb8:	0800c5c9 	.word	0x0800c5c9
 8009cbc:	0800c650 	.word	0x0800c650

08009cc0 <_Bfree>:
 8009cc0:	b570      	push	{r4, r5, r6, lr}
 8009cc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cc4:	0005      	movs	r5, r0
 8009cc6:	000c      	movs	r4, r1
 8009cc8:	2e00      	cmp	r6, #0
 8009cca:	d10e      	bne.n	8009cea <_Bfree+0x2a>
 8009ccc:	2010      	movs	r0, #16
 8009cce:	f7ff ff95 	bl	8009bfc <malloc>
 8009cd2:	1e02      	subs	r2, r0, #0
 8009cd4:	6268      	str	r0, [r5, #36]	; 0x24
 8009cd6:	d104      	bne.n	8009ce2 <_Bfree+0x22>
 8009cd8:	218a      	movs	r1, #138	; 0x8a
 8009cda:	4b09      	ldr	r3, [pc, #36]	; (8009d00 <_Bfree+0x40>)
 8009cdc:	4809      	ldr	r0, [pc, #36]	; (8009d04 <_Bfree+0x44>)
 8009cde:	f000 fd73 	bl	800a7c8 <__assert_func>
 8009ce2:	6046      	str	r6, [r0, #4]
 8009ce4:	6086      	str	r6, [r0, #8]
 8009ce6:	6006      	str	r6, [r0, #0]
 8009ce8:	60c6      	str	r6, [r0, #12]
 8009cea:	2c00      	cmp	r4, #0
 8009cec:	d007      	beq.n	8009cfe <_Bfree+0x3e>
 8009cee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009cf0:	6862      	ldr	r2, [r4, #4]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	0092      	lsls	r2, r2, #2
 8009cf6:	189b      	adds	r3, r3, r2
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	6022      	str	r2, [r4, #0]
 8009cfc:	601c      	str	r4, [r3, #0]
 8009cfe:	bd70      	pop	{r4, r5, r6, pc}
 8009d00:	0800c5c9 	.word	0x0800c5c9
 8009d04:	0800c650 	.word	0x0800c650

08009d08 <__multadd>:
 8009d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d0a:	000e      	movs	r6, r1
 8009d0c:	9001      	str	r0, [sp, #4]
 8009d0e:	000c      	movs	r4, r1
 8009d10:	001d      	movs	r5, r3
 8009d12:	2000      	movs	r0, #0
 8009d14:	690f      	ldr	r7, [r1, #16]
 8009d16:	3614      	adds	r6, #20
 8009d18:	6833      	ldr	r3, [r6, #0]
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	b299      	uxth	r1, r3
 8009d1e:	4351      	muls	r1, r2
 8009d20:	0c1b      	lsrs	r3, r3, #16
 8009d22:	4353      	muls	r3, r2
 8009d24:	1949      	adds	r1, r1, r5
 8009d26:	0c0d      	lsrs	r5, r1, #16
 8009d28:	195b      	adds	r3, r3, r5
 8009d2a:	0c1d      	lsrs	r5, r3, #16
 8009d2c:	b289      	uxth	r1, r1
 8009d2e:	041b      	lsls	r3, r3, #16
 8009d30:	185b      	adds	r3, r3, r1
 8009d32:	c608      	stmia	r6!, {r3}
 8009d34:	4287      	cmp	r7, r0
 8009d36:	dcef      	bgt.n	8009d18 <__multadd+0x10>
 8009d38:	2d00      	cmp	r5, #0
 8009d3a:	d022      	beq.n	8009d82 <__multadd+0x7a>
 8009d3c:	68a3      	ldr	r3, [r4, #8]
 8009d3e:	42bb      	cmp	r3, r7
 8009d40:	dc19      	bgt.n	8009d76 <__multadd+0x6e>
 8009d42:	6863      	ldr	r3, [r4, #4]
 8009d44:	9801      	ldr	r0, [sp, #4]
 8009d46:	1c59      	adds	r1, r3, #1
 8009d48:	f7ff ff76 	bl	8009c38 <_Balloc>
 8009d4c:	1e06      	subs	r6, r0, #0
 8009d4e:	d105      	bne.n	8009d5c <__multadd+0x54>
 8009d50:	0002      	movs	r2, r0
 8009d52:	21b5      	movs	r1, #181	; 0xb5
 8009d54:	4b0c      	ldr	r3, [pc, #48]	; (8009d88 <__multadd+0x80>)
 8009d56:	480d      	ldr	r0, [pc, #52]	; (8009d8c <__multadd+0x84>)
 8009d58:	f000 fd36 	bl	800a7c8 <__assert_func>
 8009d5c:	0021      	movs	r1, r4
 8009d5e:	6923      	ldr	r3, [r4, #16]
 8009d60:	310c      	adds	r1, #12
 8009d62:	1c9a      	adds	r2, r3, #2
 8009d64:	0092      	lsls	r2, r2, #2
 8009d66:	300c      	adds	r0, #12
 8009d68:	f7ff ff5d 	bl	8009c26 <memcpy>
 8009d6c:	0021      	movs	r1, r4
 8009d6e:	9801      	ldr	r0, [sp, #4]
 8009d70:	f7ff ffa6 	bl	8009cc0 <_Bfree>
 8009d74:	0034      	movs	r4, r6
 8009d76:	1d3b      	adds	r3, r7, #4
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	18e3      	adds	r3, r4, r3
 8009d7c:	605d      	str	r5, [r3, #4]
 8009d7e:	1c7b      	adds	r3, r7, #1
 8009d80:	6123      	str	r3, [r4, #16]
 8009d82:	0020      	movs	r0, r4
 8009d84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d86:	46c0      	nop			; (mov r8, r8)
 8009d88:	0800c63f 	.word	0x0800c63f
 8009d8c:	0800c650 	.word	0x0800c650

08009d90 <__hi0bits>:
 8009d90:	0003      	movs	r3, r0
 8009d92:	0c02      	lsrs	r2, r0, #16
 8009d94:	2000      	movs	r0, #0
 8009d96:	4282      	cmp	r2, r0
 8009d98:	d101      	bne.n	8009d9e <__hi0bits+0xe>
 8009d9a:	041b      	lsls	r3, r3, #16
 8009d9c:	3010      	adds	r0, #16
 8009d9e:	0e1a      	lsrs	r2, r3, #24
 8009da0:	d101      	bne.n	8009da6 <__hi0bits+0x16>
 8009da2:	3008      	adds	r0, #8
 8009da4:	021b      	lsls	r3, r3, #8
 8009da6:	0f1a      	lsrs	r2, r3, #28
 8009da8:	d101      	bne.n	8009dae <__hi0bits+0x1e>
 8009daa:	3004      	adds	r0, #4
 8009dac:	011b      	lsls	r3, r3, #4
 8009dae:	0f9a      	lsrs	r2, r3, #30
 8009db0:	d101      	bne.n	8009db6 <__hi0bits+0x26>
 8009db2:	3002      	adds	r0, #2
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	db03      	blt.n	8009dc2 <__hi0bits+0x32>
 8009dba:	3001      	adds	r0, #1
 8009dbc:	005b      	lsls	r3, r3, #1
 8009dbe:	d400      	bmi.n	8009dc2 <__hi0bits+0x32>
 8009dc0:	2020      	movs	r0, #32
 8009dc2:	4770      	bx	lr

08009dc4 <__lo0bits>:
 8009dc4:	6803      	ldr	r3, [r0, #0]
 8009dc6:	0002      	movs	r2, r0
 8009dc8:	2107      	movs	r1, #7
 8009dca:	0018      	movs	r0, r3
 8009dcc:	4008      	ands	r0, r1
 8009dce:	420b      	tst	r3, r1
 8009dd0:	d00d      	beq.n	8009dee <__lo0bits+0x2a>
 8009dd2:	3906      	subs	r1, #6
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	420b      	tst	r3, r1
 8009dd8:	d105      	bne.n	8009de6 <__lo0bits+0x22>
 8009dda:	3002      	adds	r0, #2
 8009ddc:	4203      	tst	r3, r0
 8009dde:	d003      	beq.n	8009de8 <__lo0bits+0x24>
 8009de0:	40cb      	lsrs	r3, r1
 8009de2:	0008      	movs	r0, r1
 8009de4:	6013      	str	r3, [r2, #0]
 8009de6:	4770      	bx	lr
 8009de8:	089b      	lsrs	r3, r3, #2
 8009dea:	6013      	str	r3, [r2, #0]
 8009dec:	e7fb      	b.n	8009de6 <__lo0bits+0x22>
 8009dee:	b299      	uxth	r1, r3
 8009df0:	2900      	cmp	r1, #0
 8009df2:	d101      	bne.n	8009df8 <__lo0bits+0x34>
 8009df4:	2010      	movs	r0, #16
 8009df6:	0c1b      	lsrs	r3, r3, #16
 8009df8:	b2d9      	uxtb	r1, r3
 8009dfa:	2900      	cmp	r1, #0
 8009dfc:	d101      	bne.n	8009e02 <__lo0bits+0x3e>
 8009dfe:	3008      	adds	r0, #8
 8009e00:	0a1b      	lsrs	r3, r3, #8
 8009e02:	0719      	lsls	r1, r3, #28
 8009e04:	d101      	bne.n	8009e0a <__lo0bits+0x46>
 8009e06:	3004      	adds	r0, #4
 8009e08:	091b      	lsrs	r3, r3, #4
 8009e0a:	0799      	lsls	r1, r3, #30
 8009e0c:	d101      	bne.n	8009e12 <__lo0bits+0x4e>
 8009e0e:	3002      	adds	r0, #2
 8009e10:	089b      	lsrs	r3, r3, #2
 8009e12:	07d9      	lsls	r1, r3, #31
 8009e14:	d4e9      	bmi.n	8009dea <__lo0bits+0x26>
 8009e16:	3001      	adds	r0, #1
 8009e18:	085b      	lsrs	r3, r3, #1
 8009e1a:	d1e6      	bne.n	8009dea <__lo0bits+0x26>
 8009e1c:	2020      	movs	r0, #32
 8009e1e:	e7e2      	b.n	8009de6 <__lo0bits+0x22>

08009e20 <__i2b>:
 8009e20:	b510      	push	{r4, lr}
 8009e22:	000c      	movs	r4, r1
 8009e24:	2101      	movs	r1, #1
 8009e26:	f7ff ff07 	bl	8009c38 <_Balloc>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d106      	bne.n	8009e3c <__i2b+0x1c>
 8009e2e:	21a0      	movs	r1, #160	; 0xa0
 8009e30:	0002      	movs	r2, r0
 8009e32:	4b04      	ldr	r3, [pc, #16]	; (8009e44 <__i2b+0x24>)
 8009e34:	4804      	ldr	r0, [pc, #16]	; (8009e48 <__i2b+0x28>)
 8009e36:	0049      	lsls	r1, r1, #1
 8009e38:	f000 fcc6 	bl	800a7c8 <__assert_func>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	6144      	str	r4, [r0, #20]
 8009e40:	6103      	str	r3, [r0, #16]
 8009e42:	bd10      	pop	{r4, pc}
 8009e44:	0800c63f 	.word	0x0800c63f
 8009e48:	0800c650 	.word	0x0800c650

08009e4c <__multiply>:
 8009e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e4e:	690b      	ldr	r3, [r1, #16]
 8009e50:	0014      	movs	r4, r2
 8009e52:	6912      	ldr	r2, [r2, #16]
 8009e54:	000d      	movs	r5, r1
 8009e56:	b089      	sub	sp, #36	; 0x24
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	da01      	bge.n	8009e60 <__multiply+0x14>
 8009e5c:	0025      	movs	r5, r4
 8009e5e:	000c      	movs	r4, r1
 8009e60:	692f      	ldr	r7, [r5, #16]
 8009e62:	6926      	ldr	r6, [r4, #16]
 8009e64:	6869      	ldr	r1, [r5, #4]
 8009e66:	19bb      	adds	r3, r7, r6
 8009e68:	9302      	str	r3, [sp, #8]
 8009e6a:	68ab      	ldr	r3, [r5, #8]
 8009e6c:	19ba      	adds	r2, r7, r6
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	da00      	bge.n	8009e74 <__multiply+0x28>
 8009e72:	3101      	adds	r1, #1
 8009e74:	f7ff fee0 	bl	8009c38 <_Balloc>
 8009e78:	9001      	str	r0, [sp, #4]
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d106      	bne.n	8009e8c <__multiply+0x40>
 8009e7e:	215e      	movs	r1, #94	; 0x5e
 8009e80:	0002      	movs	r2, r0
 8009e82:	4b48      	ldr	r3, [pc, #288]	; (8009fa4 <__multiply+0x158>)
 8009e84:	4848      	ldr	r0, [pc, #288]	; (8009fa8 <__multiply+0x15c>)
 8009e86:	31ff      	adds	r1, #255	; 0xff
 8009e88:	f000 fc9e 	bl	800a7c8 <__assert_func>
 8009e8c:	9b01      	ldr	r3, [sp, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	3314      	adds	r3, #20
 8009e92:	469c      	mov	ip, r3
 8009e94:	19bb      	adds	r3, r7, r6
 8009e96:	009b      	lsls	r3, r3, #2
 8009e98:	4463      	add	r3, ip
 8009e9a:	9303      	str	r3, [sp, #12]
 8009e9c:	4663      	mov	r3, ip
 8009e9e:	9903      	ldr	r1, [sp, #12]
 8009ea0:	428b      	cmp	r3, r1
 8009ea2:	d32c      	bcc.n	8009efe <__multiply+0xb2>
 8009ea4:	002b      	movs	r3, r5
 8009ea6:	0022      	movs	r2, r4
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	00bf      	lsls	r7, r7, #2
 8009eac:	3214      	adds	r2, #20
 8009eae:	9306      	str	r3, [sp, #24]
 8009eb0:	00b6      	lsls	r6, r6, #2
 8009eb2:	19db      	adds	r3, r3, r7
 8009eb4:	9304      	str	r3, [sp, #16]
 8009eb6:	1993      	adds	r3, r2, r6
 8009eb8:	9307      	str	r3, [sp, #28]
 8009eba:	2304      	movs	r3, #4
 8009ebc:	9305      	str	r3, [sp, #20]
 8009ebe:	002b      	movs	r3, r5
 8009ec0:	9904      	ldr	r1, [sp, #16]
 8009ec2:	3315      	adds	r3, #21
 8009ec4:	9200      	str	r2, [sp, #0]
 8009ec6:	4299      	cmp	r1, r3
 8009ec8:	d305      	bcc.n	8009ed6 <__multiply+0x8a>
 8009eca:	1b4b      	subs	r3, r1, r5
 8009ecc:	3b15      	subs	r3, #21
 8009ece:	089b      	lsrs	r3, r3, #2
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	9305      	str	r3, [sp, #20]
 8009ed6:	9b07      	ldr	r3, [sp, #28]
 8009ed8:	9a00      	ldr	r2, [sp, #0]
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d311      	bcc.n	8009f02 <__multiply+0xb6>
 8009ede:	9b02      	ldr	r3, [sp, #8]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	dd06      	ble.n	8009ef2 <__multiply+0xa6>
 8009ee4:	9b03      	ldr	r3, [sp, #12]
 8009ee6:	3b04      	subs	r3, #4
 8009ee8:	9303      	str	r3, [sp, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	9300      	str	r3, [sp, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d054      	beq.n	8009f9c <__multiply+0x150>
 8009ef2:	9b01      	ldr	r3, [sp, #4]
 8009ef4:	9a02      	ldr	r2, [sp, #8]
 8009ef6:	0018      	movs	r0, r3
 8009ef8:	611a      	str	r2, [r3, #16]
 8009efa:	b009      	add	sp, #36	; 0x24
 8009efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009efe:	c304      	stmia	r3!, {r2}
 8009f00:	e7cd      	b.n	8009e9e <__multiply+0x52>
 8009f02:	9b00      	ldr	r3, [sp, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	b298      	uxth	r0, r3
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	d01c      	beq.n	8009f46 <__multiply+0xfa>
 8009f0c:	4667      	mov	r7, ip
 8009f0e:	2400      	movs	r4, #0
 8009f10:	9e06      	ldr	r6, [sp, #24]
 8009f12:	ce02      	ldmia	r6!, {r1}
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	b28b      	uxth	r3, r1
 8009f18:	4343      	muls	r3, r0
 8009f1a:	0c09      	lsrs	r1, r1, #16
 8009f1c:	4341      	muls	r1, r0
 8009f1e:	b292      	uxth	r2, r2
 8009f20:	189b      	adds	r3, r3, r2
 8009f22:	191b      	adds	r3, r3, r4
 8009f24:	000c      	movs	r4, r1
 8009f26:	683a      	ldr	r2, [r7, #0]
 8009f28:	0c11      	lsrs	r1, r2, #16
 8009f2a:	1861      	adds	r1, r4, r1
 8009f2c:	0c1c      	lsrs	r4, r3, #16
 8009f2e:	1909      	adds	r1, r1, r4
 8009f30:	0c0c      	lsrs	r4, r1, #16
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	0409      	lsls	r1, r1, #16
 8009f36:	430b      	orrs	r3, r1
 8009f38:	c708      	stmia	r7!, {r3}
 8009f3a:	9b04      	ldr	r3, [sp, #16]
 8009f3c:	42b3      	cmp	r3, r6
 8009f3e:	d8e8      	bhi.n	8009f12 <__multiply+0xc6>
 8009f40:	4663      	mov	r3, ip
 8009f42:	9a05      	ldr	r2, [sp, #20]
 8009f44:	509c      	str	r4, [r3, r2]
 8009f46:	9b00      	ldr	r3, [sp, #0]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	0c1e      	lsrs	r6, r3, #16
 8009f4c:	d020      	beq.n	8009f90 <__multiply+0x144>
 8009f4e:	4663      	mov	r3, ip
 8009f50:	002c      	movs	r4, r5
 8009f52:	4660      	mov	r0, ip
 8009f54:	2700      	movs	r7, #0
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	3414      	adds	r4, #20
 8009f5a:	6822      	ldr	r2, [r4, #0]
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	b291      	uxth	r1, r2
 8009f60:	4371      	muls	r1, r6
 8009f62:	6802      	ldr	r2, [r0, #0]
 8009f64:	0c12      	lsrs	r2, r2, #16
 8009f66:	1889      	adds	r1, r1, r2
 8009f68:	19cf      	adds	r7, r1, r7
 8009f6a:	0439      	lsls	r1, r7, #16
 8009f6c:	430b      	orrs	r3, r1
 8009f6e:	6003      	str	r3, [r0, #0]
 8009f70:	cc02      	ldmia	r4!, {r1}
 8009f72:	6843      	ldr	r3, [r0, #4]
 8009f74:	0c09      	lsrs	r1, r1, #16
 8009f76:	4371      	muls	r1, r6
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	0c3f      	lsrs	r7, r7, #16
 8009f7c:	18cb      	adds	r3, r1, r3
 8009f7e:	9a04      	ldr	r2, [sp, #16]
 8009f80:	19db      	adds	r3, r3, r7
 8009f82:	0c1f      	lsrs	r7, r3, #16
 8009f84:	3004      	adds	r0, #4
 8009f86:	42a2      	cmp	r2, r4
 8009f88:	d8e7      	bhi.n	8009f5a <__multiply+0x10e>
 8009f8a:	4662      	mov	r2, ip
 8009f8c:	9905      	ldr	r1, [sp, #20]
 8009f8e:	5053      	str	r3, [r2, r1]
 8009f90:	9b00      	ldr	r3, [sp, #0]
 8009f92:	3304      	adds	r3, #4
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	2304      	movs	r3, #4
 8009f98:	449c      	add	ip, r3
 8009f9a:	e79c      	b.n	8009ed6 <__multiply+0x8a>
 8009f9c:	9b02      	ldr	r3, [sp, #8]
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	9302      	str	r3, [sp, #8]
 8009fa2:	e79c      	b.n	8009ede <__multiply+0x92>
 8009fa4:	0800c63f 	.word	0x0800c63f
 8009fa8:	0800c650 	.word	0x0800c650

08009fac <__pow5mult>:
 8009fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fae:	2303      	movs	r3, #3
 8009fb0:	0015      	movs	r5, r2
 8009fb2:	0007      	movs	r7, r0
 8009fb4:	000e      	movs	r6, r1
 8009fb6:	401a      	ands	r2, r3
 8009fb8:	421d      	tst	r5, r3
 8009fba:	d008      	beq.n	8009fce <__pow5mult+0x22>
 8009fbc:	4925      	ldr	r1, [pc, #148]	; (800a054 <__pow5mult+0xa8>)
 8009fbe:	3a01      	subs	r2, #1
 8009fc0:	0092      	lsls	r2, r2, #2
 8009fc2:	5852      	ldr	r2, [r2, r1]
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	0031      	movs	r1, r6
 8009fc8:	f7ff fe9e 	bl	8009d08 <__multadd>
 8009fcc:	0006      	movs	r6, r0
 8009fce:	10ad      	asrs	r5, r5, #2
 8009fd0:	d03d      	beq.n	800a04e <__pow5mult+0xa2>
 8009fd2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009fd4:	2c00      	cmp	r4, #0
 8009fd6:	d10f      	bne.n	8009ff8 <__pow5mult+0x4c>
 8009fd8:	2010      	movs	r0, #16
 8009fda:	f7ff fe0f 	bl	8009bfc <malloc>
 8009fde:	1e02      	subs	r2, r0, #0
 8009fe0:	6278      	str	r0, [r7, #36]	; 0x24
 8009fe2:	d105      	bne.n	8009ff0 <__pow5mult+0x44>
 8009fe4:	21d7      	movs	r1, #215	; 0xd7
 8009fe6:	4b1c      	ldr	r3, [pc, #112]	; (800a058 <__pow5mult+0xac>)
 8009fe8:	481c      	ldr	r0, [pc, #112]	; (800a05c <__pow5mult+0xb0>)
 8009fea:	0049      	lsls	r1, r1, #1
 8009fec:	f000 fbec 	bl	800a7c8 <__assert_func>
 8009ff0:	6044      	str	r4, [r0, #4]
 8009ff2:	6084      	str	r4, [r0, #8]
 8009ff4:	6004      	str	r4, [r0, #0]
 8009ff6:	60c4      	str	r4, [r0, #12]
 8009ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffa:	689c      	ldr	r4, [r3, #8]
 8009ffc:	9301      	str	r3, [sp, #4]
 8009ffe:	2c00      	cmp	r4, #0
 800a000:	d108      	bne.n	800a014 <__pow5mult+0x68>
 800a002:	0038      	movs	r0, r7
 800a004:	4916      	ldr	r1, [pc, #88]	; (800a060 <__pow5mult+0xb4>)
 800a006:	f7ff ff0b 	bl	8009e20 <__i2b>
 800a00a:	9b01      	ldr	r3, [sp, #4]
 800a00c:	0004      	movs	r4, r0
 800a00e:	6098      	str	r0, [r3, #8]
 800a010:	2300      	movs	r3, #0
 800a012:	6003      	str	r3, [r0, #0]
 800a014:	2301      	movs	r3, #1
 800a016:	421d      	tst	r5, r3
 800a018:	d00a      	beq.n	800a030 <__pow5mult+0x84>
 800a01a:	0031      	movs	r1, r6
 800a01c:	0022      	movs	r2, r4
 800a01e:	0038      	movs	r0, r7
 800a020:	f7ff ff14 	bl	8009e4c <__multiply>
 800a024:	0031      	movs	r1, r6
 800a026:	9001      	str	r0, [sp, #4]
 800a028:	0038      	movs	r0, r7
 800a02a:	f7ff fe49 	bl	8009cc0 <_Bfree>
 800a02e:	9e01      	ldr	r6, [sp, #4]
 800a030:	106d      	asrs	r5, r5, #1
 800a032:	d00c      	beq.n	800a04e <__pow5mult+0xa2>
 800a034:	6820      	ldr	r0, [r4, #0]
 800a036:	2800      	cmp	r0, #0
 800a038:	d107      	bne.n	800a04a <__pow5mult+0x9e>
 800a03a:	0022      	movs	r2, r4
 800a03c:	0021      	movs	r1, r4
 800a03e:	0038      	movs	r0, r7
 800a040:	f7ff ff04 	bl	8009e4c <__multiply>
 800a044:	2300      	movs	r3, #0
 800a046:	6020      	str	r0, [r4, #0]
 800a048:	6003      	str	r3, [r0, #0]
 800a04a:	0004      	movs	r4, r0
 800a04c:	e7e2      	b.n	800a014 <__pow5mult+0x68>
 800a04e:	0030      	movs	r0, r6
 800a050:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a052:	46c0      	nop			; (mov r8, r8)
 800a054:	0800c7a0 	.word	0x0800c7a0
 800a058:	0800c5c9 	.word	0x0800c5c9
 800a05c:	0800c650 	.word	0x0800c650
 800a060:	00000271 	.word	0x00000271

0800a064 <__lshift>:
 800a064:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a066:	000c      	movs	r4, r1
 800a068:	0017      	movs	r7, r2
 800a06a:	6923      	ldr	r3, [r4, #16]
 800a06c:	1155      	asrs	r5, r2, #5
 800a06e:	b087      	sub	sp, #28
 800a070:	18eb      	adds	r3, r5, r3
 800a072:	9302      	str	r3, [sp, #8]
 800a074:	3301      	adds	r3, #1
 800a076:	9301      	str	r3, [sp, #4]
 800a078:	6849      	ldr	r1, [r1, #4]
 800a07a:	68a3      	ldr	r3, [r4, #8]
 800a07c:	9004      	str	r0, [sp, #16]
 800a07e:	9a01      	ldr	r2, [sp, #4]
 800a080:	4293      	cmp	r3, r2
 800a082:	db11      	blt.n	800a0a8 <__lshift+0x44>
 800a084:	9804      	ldr	r0, [sp, #16]
 800a086:	f7ff fdd7 	bl	8009c38 <_Balloc>
 800a08a:	0002      	movs	r2, r0
 800a08c:	2300      	movs	r3, #0
 800a08e:	3214      	adds	r2, #20
 800a090:	0006      	movs	r6, r0
 800a092:	0011      	movs	r1, r2
 800a094:	9203      	str	r2, [sp, #12]
 800a096:	4298      	cmp	r0, r3
 800a098:	d10d      	bne.n	800a0b6 <__lshift+0x52>
 800a09a:	21da      	movs	r1, #218	; 0xda
 800a09c:	0002      	movs	r2, r0
 800a09e:	4b27      	ldr	r3, [pc, #156]	; (800a13c <__lshift+0xd8>)
 800a0a0:	4827      	ldr	r0, [pc, #156]	; (800a140 <__lshift+0xdc>)
 800a0a2:	31ff      	adds	r1, #255	; 0xff
 800a0a4:	f000 fb90 	bl	800a7c8 <__assert_func>
 800a0a8:	3101      	adds	r1, #1
 800a0aa:	005b      	lsls	r3, r3, #1
 800a0ac:	e7e7      	b.n	800a07e <__lshift+0x1a>
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	0098      	lsls	r0, r3, #2
 800a0b2:	500a      	str	r2, [r1, r0]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	42ab      	cmp	r3, r5
 800a0b8:	dbf9      	blt.n	800a0ae <__lshift+0x4a>
 800a0ba:	43eb      	mvns	r3, r5
 800a0bc:	17db      	asrs	r3, r3, #31
 800a0be:	401d      	ands	r5, r3
 800a0c0:	9b03      	ldr	r3, [sp, #12]
 800a0c2:	00ad      	lsls	r5, r5, #2
 800a0c4:	211f      	movs	r1, #31
 800a0c6:	0038      	movs	r0, r7
 800a0c8:	195d      	adds	r5, r3, r5
 800a0ca:	0023      	movs	r3, r4
 800a0cc:	6922      	ldr	r2, [r4, #16]
 800a0ce:	3314      	adds	r3, #20
 800a0d0:	0092      	lsls	r2, r2, #2
 800a0d2:	4008      	ands	r0, r1
 800a0d4:	4684      	mov	ip, r0
 800a0d6:	189a      	adds	r2, r3, r2
 800a0d8:	420f      	tst	r7, r1
 800a0da:	d02a      	beq.n	800a132 <__lshift+0xce>
 800a0dc:	3101      	adds	r1, #1
 800a0de:	1a09      	subs	r1, r1, r0
 800a0e0:	9105      	str	r1, [sp, #20]
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	9503      	str	r5, [sp, #12]
 800a0e6:	4667      	mov	r7, ip
 800a0e8:	6818      	ldr	r0, [r3, #0]
 800a0ea:	40b8      	lsls	r0, r7
 800a0ec:	4301      	orrs	r1, r0
 800a0ee:	9803      	ldr	r0, [sp, #12]
 800a0f0:	c002      	stmia	r0!, {r1}
 800a0f2:	cb02      	ldmia	r3!, {r1}
 800a0f4:	9003      	str	r0, [sp, #12]
 800a0f6:	9805      	ldr	r0, [sp, #20]
 800a0f8:	40c1      	lsrs	r1, r0
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d8f3      	bhi.n	800a0e6 <__lshift+0x82>
 800a0fe:	0020      	movs	r0, r4
 800a100:	3015      	adds	r0, #21
 800a102:	2304      	movs	r3, #4
 800a104:	4282      	cmp	r2, r0
 800a106:	d304      	bcc.n	800a112 <__lshift+0xae>
 800a108:	1b13      	subs	r3, r2, r4
 800a10a:	3b15      	subs	r3, #21
 800a10c:	089b      	lsrs	r3, r3, #2
 800a10e:	3301      	adds	r3, #1
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	50e9      	str	r1, [r5, r3]
 800a114:	2900      	cmp	r1, #0
 800a116:	d002      	beq.n	800a11e <__lshift+0xba>
 800a118:	9b02      	ldr	r3, [sp, #8]
 800a11a:	3302      	adds	r3, #2
 800a11c:	9301      	str	r3, [sp, #4]
 800a11e:	9b01      	ldr	r3, [sp, #4]
 800a120:	9804      	ldr	r0, [sp, #16]
 800a122:	3b01      	subs	r3, #1
 800a124:	0021      	movs	r1, r4
 800a126:	6133      	str	r3, [r6, #16]
 800a128:	f7ff fdca 	bl	8009cc0 <_Bfree>
 800a12c:	0030      	movs	r0, r6
 800a12e:	b007      	add	sp, #28
 800a130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a132:	cb02      	ldmia	r3!, {r1}
 800a134:	c502      	stmia	r5!, {r1}
 800a136:	429a      	cmp	r2, r3
 800a138:	d8fb      	bhi.n	800a132 <__lshift+0xce>
 800a13a:	e7f0      	b.n	800a11e <__lshift+0xba>
 800a13c:	0800c63f 	.word	0x0800c63f
 800a140:	0800c650 	.word	0x0800c650

0800a144 <__mcmp>:
 800a144:	6902      	ldr	r2, [r0, #16]
 800a146:	690b      	ldr	r3, [r1, #16]
 800a148:	b530      	push	{r4, r5, lr}
 800a14a:	0004      	movs	r4, r0
 800a14c:	1ad0      	subs	r0, r2, r3
 800a14e:	429a      	cmp	r2, r3
 800a150:	d10d      	bne.n	800a16e <__mcmp+0x2a>
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	3414      	adds	r4, #20
 800a156:	3114      	adds	r1, #20
 800a158:	18e2      	adds	r2, r4, r3
 800a15a:	18c9      	adds	r1, r1, r3
 800a15c:	3a04      	subs	r2, #4
 800a15e:	3904      	subs	r1, #4
 800a160:	6815      	ldr	r5, [r2, #0]
 800a162:	680b      	ldr	r3, [r1, #0]
 800a164:	429d      	cmp	r5, r3
 800a166:	d003      	beq.n	800a170 <__mcmp+0x2c>
 800a168:	2001      	movs	r0, #1
 800a16a:	429d      	cmp	r5, r3
 800a16c:	d303      	bcc.n	800a176 <__mcmp+0x32>
 800a16e:	bd30      	pop	{r4, r5, pc}
 800a170:	4294      	cmp	r4, r2
 800a172:	d3f3      	bcc.n	800a15c <__mcmp+0x18>
 800a174:	e7fb      	b.n	800a16e <__mcmp+0x2a>
 800a176:	4240      	negs	r0, r0
 800a178:	e7f9      	b.n	800a16e <__mcmp+0x2a>
	...

0800a17c <__mdiff>:
 800a17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a17e:	000e      	movs	r6, r1
 800a180:	0007      	movs	r7, r0
 800a182:	0011      	movs	r1, r2
 800a184:	0030      	movs	r0, r6
 800a186:	b087      	sub	sp, #28
 800a188:	0014      	movs	r4, r2
 800a18a:	f7ff ffdb 	bl	800a144 <__mcmp>
 800a18e:	1e05      	subs	r5, r0, #0
 800a190:	d110      	bne.n	800a1b4 <__mdiff+0x38>
 800a192:	0001      	movs	r1, r0
 800a194:	0038      	movs	r0, r7
 800a196:	f7ff fd4f 	bl	8009c38 <_Balloc>
 800a19a:	1e02      	subs	r2, r0, #0
 800a19c:	d104      	bne.n	800a1a8 <__mdiff+0x2c>
 800a19e:	4b40      	ldr	r3, [pc, #256]	; (800a2a0 <__mdiff+0x124>)
 800a1a0:	4940      	ldr	r1, [pc, #256]	; (800a2a4 <__mdiff+0x128>)
 800a1a2:	4841      	ldr	r0, [pc, #260]	; (800a2a8 <__mdiff+0x12c>)
 800a1a4:	f000 fb10 	bl	800a7c8 <__assert_func>
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	6145      	str	r5, [r0, #20]
 800a1ac:	6103      	str	r3, [r0, #16]
 800a1ae:	0010      	movs	r0, r2
 800a1b0:	b007      	add	sp, #28
 800a1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	9301      	str	r3, [sp, #4]
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	db04      	blt.n	800a1c6 <__mdiff+0x4a>
 800a1bc:	0023      	movs	r3, r4
 800a1be:	0034      	movs	r4, r6
 800a1c0:	001e      	movs	r6, r3
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	9301      	str	r3, [sp, #4]
 800a1c6:	0038      	movs	r0, r7
 800a1c8:	6861      	ldr	r1, [r4, #4]
 800a1ca:	f7ff fd35 	bl	8009c38 <_Balloc>
 800a1ce:	1e02      	subs	r2, r0, #0
 800a1d0:	d103      	bne.n	800a1da <__mdiff+0x5e>
 800a1d2:	2190      	movs	r1, #144	; 0x90
 800a1d4:	4b32      	ldr	r3, [pc, #200]	; (800a2a0 <__mdiff+0x124>)
 800a1d6:	0089      	lsls	r1, r1, #2
 800a1d8:	e7e3      	b.n	800a1a2 <__mdiff+0x26>
 800a1da:	9b01      	ldr	r3, [sp, #4]
 800a1dc:	2700      	movs	r7, #0
 800a1de:	60c3      	str	r3, [r0, #12]
 800a1e0:	6920      	ldr	r0, [r4, #16]
 800a1e2:	3414      	adds	r4, #20
 800a1e4:	9401      	str	r4, [sp, #4]
 800a1e6:	9b01      	ldr	r3, [sp, #4]
 800a1e8:	0084      	lsls	r4, r0, #2
 800a1ea:	191b      	adds	r3, r3, r4
 800a1ec:	0034      	movs	r4, r6
 800a1ee:	9302      	str	r3, [sp, #8]
 800a1f0:	6933      	ldr	r3, [r6, #16]
 800a1f2:	3414      	adds	r4, #20
 800a1f4:	0099      	lsls	r1, r3, #2
 800a1f6:	1863      	adds	r3, r4, r1
 800a1f8:	9303      	str	r3, [sp, #12]
 800a1fa:	0013      	movs	r3, r2
 800a1fc:	3314      	adds	r3, #20
 800a1fe:	469c      	mov	ip, r3
 800a200:	9305      	str	r3, [sp, #20]
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	9304      	str	r3, [sp, #16]
 800a206:	9b04      	ldr	r3, [sp, #16]
 800a208:	cc02      	ldmia	r4!, {r1}
 800a20a:	cb20      	ldmia	r3!, {r5}
 800a20c:	9304      	str	r3, [sp, #16]
 800a20e:	b2ab      	uxth	r3, r5
 800a210:	19df      	adds	r7, r3, r7
 800a212:	b28b      	uxth	r3, r1
 800a214:	1afb      	subs	r3, r7, r3
 800a216:	0c2d      	lsrs	r5, r5, #16
 800a218:	0c09      	lsrs	r1, r1, #16
 800a21a:	1a69      	subs	r1, r5, r1
 800a21c:	141d      	asrs	r5, r3, #16
 800a21e:	1949      	adds	r1, r1, r5
 800a220:	140f      	asrs	r7, r1, #16
 800a222:	b29b      	uxth	r3, r3
 800a224:	0409      	lsls	r1, r1, #16
 800a226:	430b      	orrs	r3, r1
 800a228:	4661      	mov	r1, ip
 800a22a:	c108      	stmia	r1!, {r3}
 800a22c:	9b03      	ldr	r3, [sp, #12]
 800a22e:	468c      	mov	ip, r1
 800a230:	42a3      	cmp	r3, r4
 800a232:	d8e8      	bhi.n	800a206 <__mdiff+0x8a>
 800a234:	0031      	movs	r1, r6
 800a236:	9c03      	ldr	r4, [sp, #12]
 800a238:	3115      	adds	r1, #21
 800a23a:	2304      	movs	r3, #4
 800a23c:	428c      	cmp	r4, r1
 800a23e:	d304      	bcc.n	800a24a <__mdiff+0xce>
 800a240:	1ba3      	subs	r3, r4, r6
 800a242:	3b15      	subs	r3, #21
 800a244:	089b      	lsrs	r3, r3, #2
 800a246:	3301      	adds	r3, #1
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	9901      	ldr	r1, [sp, #4]
 800a24c:	18cc      	adds	r4, r1, r3
 800a24e:	9905      	ldr	r1, [sp, #20]
 800a250:	0026      	movs	r6, r4
 800a252:	18cb      	adds	r3, r1, r3
 800a254:	469c      	mov	ip, r3
 800a256:	9902      	ldr	r1, [sp, #8]
 800a258:	428e      	cmp	r6, r1
 800a25a:	d310      	bcc.n	800a27e <__mdiff+0x102>
 800a25c:	9e02      	ldr	r6, [sp, #8]
 800a25e:	1ee5      	subs	r5, r4, #3
 800a260:	2100      	movs	r1, #0
 800a262:	42ae      	cmp	r6, r5
 800a264:	d304      	bcc.n	800a270 <__mdiff+0xf4>
 800a266:	0031      	movs	r1, r6
 800a268:	3103      	adds	r1, #3
 800a26a:	1b09      	subs	r1, r1, r4
 800a26c:	0889      	lsrs	r1, r1, #2
 800a26e:	0089      	lsls	r1, r1, #2
 800a270:	185b      	adds	r3, r3, r1
 800a272:	3b04      	subs	r3, #4
 800a274:	6819      	ldr	r1, [r3, #0]
 800a276:	2900      	cmp	r1, #0
 800a278:	d00f      	beq.n	800a29a <__mdiff+0x11e>
 800a27a:	6110      	str	r0, [r2, #16]
 800a27c:	e797      	b.n	800a1ae <__mdiff+0x32>
 800a27e:	ce02      	ldmia	r6!, {r1}
 800a280:	b28d      	uxth	r5, r1
 800a282:	19ed      	adds	r5, r5, r7
 800a284:	0c0f      	lsrs	r7, r1, #16
 800a286:	1429      	asrs	r1, r5, #16
 800a288:	1879      	adds	r1, r7, r1
 800a28a:	140f      	asrs	r7, r1, #16
 800a28c:	b2ad      	uxth	r5, r5
 800a28e:	0409      	lsls	r1, r1, #16
 800a290:	430d      	orrs	r5, r1
 800a292:	4661      	mov	r1, ip
 800a294:	c120      	stmia	r1!, {r5}
 800a296:	468c      	mov	ip, r1
 800a298:	e7dd      	b.n	800a256 <__mdiff+0xda>
 800a29a:	3801      	subs	r0, #1
 800a29c:	e7e9      	b.n	800a272 <__mdiff+0xf6>
 800a29e:	46c0      	nop			; (mov r8, r8)
 800a2a0:	0800c63f 	.word	0x0800c63f
 800a2a4:	00000232 	.word	0x00000232
 800a2a8:	0800c650 	.word	0x0800c650

0800a2ac <__d2b>:
 800a2ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	0014      	movs	r4, r2
 800a2b2:	001e      	movs	r6, r3
 800a2b4:	9f08      	ldr	r7, [sp, #32]
 800a2b6:	f7ff fcbf 	bl	8009c38 <_Balloc>
 800a2ba:	1e05      	subs	r5, r0, #0
 800a2bc:	d105      	bne.n	800a2ca <__d2b+0x1e>
 800a2be:	0002      	movs	r2, r0
 800a2c0:	4b26      	ldr	r3, [pc, #152]	; (800a35c <__d2b+0xb0>)
 800a2c2:	4927      	ldr	r1, [pc, #156]	; (800a360 <__d2b+0xb4>)
 800a2c4:	4827      	ldr	r0, [pc, #156]	; (800a364 <__d2b+0xb8>)
 800a2c6:	f000 fa7f 	bl	800a7c8 <__assert_func>
 800a2ca:	0333      	lsls	r3, r6, #12
 800a2cc:	0076      	lsls	r6, r6, #1
 800a2ce:	0b1b      	lsrs	r3, r3, #12
 800a2d0:	0d76      	lsrs	r6, r6, #21
 800a2d2:	d124      	bne.n	800a31e <__d2b+0x72>
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	2c00      	cmp	r4, #0
 800a2d8:	d027      	beq.n	800a32a <__d2b+0x7e>
 800a2da:	4668      	mov	r0, sp
 800a2dc:	9400      	str	r4, [sp, #0]
 800a2de:	f7ff fd71 	bl	8009dc4 <__lo0bits>
 800a2e2:	9c00      	ldr	r4, [sp, #0]
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	d01e      	beq.n	800a326 <__d2b+0x7a>
 800a2e8:	9b01      	ldr	r3, [sp, #4]
 800a2ea:	2120      	movs	r1, #32
 800a2ec:	001a      	movs	r2, r3
 800a2ee:	1a09      	subs	r1, r1, r0
 800a2f0:	408a      	lsls	r2, r1
 800a2f2:	40c3      	lsrs	r3, r0
 800a2f4:	4322      	orrs	r2, r4
 800a2f6:	616a      	str	r2, [r5, #20]
 800a2f8:	9301      	str	r3, [sp, #4]
 800a2fa:	9c01      	ldr	r4, [sp, #4]
 800a2fc:	61ac      	str	r4, [r5, #24]
 800a2fe:	1e63      	subs	r3, r4, #1
 800a300:	419c      	sbcs	r4, r3
 800a302:	3401      	adds	r4, #1
 800a304:	612c      	str	r4, [r5, #16]
 800a306:	2e00      	cmp	r6, #0
 800a308:	d018      	beq.n	800a33c <__d2b+0x90>
 800a30a:	4b17      	ldr	r3, [pc, #92]	; (800a368 <__d2b+0xbc>)
 800a30c:	18f6      	adds	r6, r6, r3
 800a30e:	2335      	movs	r3, #53	; 0x35
 800a310:	1836      	adds	r6, r6, r0
 800a312:	1a18      	subs	r0, r3, r0
 800a314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a316:	603e      	str	r6, [r7, #0]
 800a318:	6018      	str	r0, [r3, #0]
 800a31a:	0028      	movs	r0, r5
 800a31c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a31e:	2280      	movs	r2, #128	; 0x80
 800a320:	0352      	lsls	r2, r2, #13
 800a322:	4313      	orrs	r3, r2
 800a324:	e7d6      	b.n	800a2d4 <__d2b+0x28>
 800a326:	616c      	str	r4, [r5, #20]
 800a328:	e7e7      	b.n	800a2fa <__d2b+0x4e>
 800a32a:	a801      	add	r0, sp, #4
 800a32c:	f7ff fd4a 	bl	8009dc4 <__lo0bits>
 800a330:	2401      	movs	r4, #1
 800a332:	9b01      	ldr	r3, [sp, #4]
 800a334:	612c      	str	r4, [r5, #16]
 800a336:	616b      	str	r3, [r5, #20]
 800a338:	3020      	adds	r0, #32
 800a33a:	e7e4      	b.n	800a306 <__d2b+0x5a>
 800a33c:	4b0b      	ldr	r3, [pc, #44]	; (800a36c <__d2b+0xc0>)
 800a33e:	18c0      	adds	r0, r0, r3
 800a340:	4b0b      	ldr	r3, [pc, #44]	; (800a370 <__d2b+0xc4>)
 800a342:	6038      	str	r0, [r7, #0]
 800a344:	18e3      	adds	r3, r4, r3
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	18eb      	adds	r3, r5, r3
 800a34a:	6958      	ldr	r0, [r3, #20]
 800a34c:	f7ff fd20 	bl	8009d90 <__hi0bits>
 800a350:	0164      	lsls	r4, r4, #5
 800a352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a354:	1a24      	subs	r4, r4, r0
 800a356:	601c      	str	r4, [r3, #0]
 800a358:	e7df      	b.n	800a31a <__d2b+0x6e>
 800a35a:	46c0      	nop			; (mov r8, r8)
 800a35c:	0800c63f 	.word	0x0800c63f
 800a360:	0000030a 	.word	0x0000030a
 800a364:	0800c650 	.word	0x0800c650
 800a368:	fffffbcd 	.word	0xfffffbcd
 800a36c:	fffffbce 	.word	0xfffffbce
 800a370:	3fffffff 	.word	0x3fffffff

0800a374 <_calloc_r>:
 800a374:	434a      	muls	r2, r1
 800a376:	b570      	push	{r4, r5, r6, lr}
 800a378:	0011      	movs	r1, r2
 800a37a:	0015      	movs	r5, r2
 800a37c:	f000 f852 	bl	800a424 <_malloc_r>
 800a380:	1e04      	subs	r4, r0, #0
 800a382:	d003      	beq.n	800a38c <_calloc_r+0x18>
 800a384:	002a      	movs	r2, r5
 800a386:	2100      	movs	r1, #0
 800a388:	f7fe f8e8 	bl	800855c <memset>
 800a38c:	0020      	movs	r0, r4
 800a38e:	bd70      	pop	{r4, r5, r6, pc}

0800a390 <_free_r>:
 800a390:	b570      	push	{r4, r5, r6, lr}
 800a392:	0005      	movs	r5, r0
 800a394:	2900      	cmp	r1, #0
 800a396:	d010      	beq.n	800a3ba <_free_r+0x2a>
 800a398:	1f0c      	subs	r4, r1, #4
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	da00      	bge.n	800a3a2 <_free_r+0x12>
 800a3a0:	18e4      	adds	r4, r4, r3
 800a3a2:	0028      	movs	r0, r5
 800a3a4:	f000 fa64 	bl	800a870 <__malloc_lock>
 800a3a8:	4a1d      	ldr	r2, [pc, #116]	; (800a420 <_free_r+0x90>)
 800a3aa:	6813      	ldr	r3, [r2, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d105      	bne.n	800a3bc <_free_r+0x2c>
 800a3b0:	6063      	str	r3, [r4, #4]
 800a3b2:	6014      	str	r4, [r2, #0]
 800a3b4:	0028      	movs	r0, r5
 800a3b6:	f000 fa63 	bl	800a880 <__malloc_unlock>
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	42a3      	cmp	r3, r4
 800a3be:	d908      	bls.n	800a3d2 <_free_r+0x42>
 800a3c0:	6821      	ldr	r1, [r4, #0]
 800a3c2:	1860      	adds	r0, r4, r1
 800a3c4:	4283      	cmp	r3, r0
 800a3c6:	d1f3      	bne.n	800a3b0 <_free_r+0x20>
 800a3c8:	6818      	ldr	r0, [r3, #0]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	1841      	adds	r1, r0, r1
 800a3ce:	6021      	str	r1, [r4, #0]
 800a3d0:	e7ee      	b.n	800a3b0 <_free_r+0x20>
 800a3d2:	001a      	movs	r2, r3
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <_free_r+0x4e>
 800a3da:	42a3      	cmp	r3, r4
 800a3dc:	d9f9      	bls.n	800a3d2 <_free_r+0x42>
 800a3de:	6811      	ldr	r1, [r2, #0]
 800a3e0:	1850      	adds	r0, r2, r1
 800a3e2:	42a0      	cmp	r0, r4
 800a3e4:	d10b      	bne.n	800a3fe <_free_r+0x6e>
 800a3e6:	6820      	ldr	r0, [r4, #0]
 800a3e8:	1809      	adds	r1, r1, r0
 800a3ea:	1850      	adds	r0, r2, r1
 800a3ec:	6011      	str	r1, [r2, #0]
 800a3ee:	4283      	cmp	r3, r0
 800a3f0:	d1e0      	bne.n	800a3b4 <_free_r+0x24>
 800a3f2:	6818      	ldr	r0, [r3, #0]
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	1841      	adds	r1, r0, r1
 800a3f8:	6011      	str	r1, [r2, #0]
 800a3fa:	6053      	str	r3, [r2, #4]
 800a3fc:	e7da      	b.n	800a3b4 <_free_r+0x24>
 800a3fe:	42a0      	cmp	r0, r4
 800a400:	d902      	bls.n	800a408 <_free_r+0x78>
 800a402:	230c      	movs	r3, #12
 800a404:	602b      	str	r3, [r5, #0]
 800a406:	e7d5      	b.n	800a3b4 <_free_r+0x24>
 800a408:	6821      	ldr	r1, [r4, #0]
 800a40a:	1860      	adds	r0, r4, r1
 800a40c:	4283      	cmp	r3, r0
 800a40e:	d103      	bne.n	800a418 <_free_r+0x88>
 800a410:	6818      	ldr	r0, [r3, #0]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	1841      	adds	r1, r0, r1
 800a416:	6021      	str	r1, [r4, #0]
 800a418:	6063      	str	r3, [r4, #4]
 800a41a:	6054      	str	r4, [r2, #4]
 800a41c:	e7ca      	b.n	800a3b4 <_free_r+0x24>
 800a41e:	46c0      	nop			; (mov r8, r8)
 800a420:	20000220 	.word	0x20000220

0800a424 <_malloc_r>:
 800a424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a426:	2303      	movs	r3, #3
 800a428:	1ccd      	adds	r5, r1, #3
 800a42a:	439d      	bics	r5, r3
 800a42c:	3508      	adds	r5, #8
 800a42e:	0006      	movs	r6, r0
 800a430:	2d0c      	cmp	r5, #12
 800a432:	d21f      	bcs.n	800a474 <_malloc_r+0x50>
 800a434:	250c      	movs	r5, #12
 800a436:	42a9      	cmp	r1, r5
 800a438:	d81e      	bhi.n	800a478 <_malloc_r+0x54>
 800a43a:	0030      	movs	r0, r6
 800a43c:	f000 fa18 	bl	800a870 <__malloc_lock>
 800a440:	4925      	ldr	r1, [pc, #148]	; (800a4d8 <_malloc_r+0xb4>)
 800a442:	680a      	ldr	r2, [r1, #0]
 800a444:	0014      	movs	r4, r2
 800a446:	2c00      	cmp	r4, #0
 800a448:	d11a      	bne.n	800a480 <_malloc_r+0x5c>
 800a44a:	4f24      	ldr	r7, [pc, #144]	; (800a4dc <_malloc_r+0xb8>)
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d104      	bne.n	800a45c <_malloc_r+0x38>
 800a452:	0021      	movs	r1, r4
 800a454:	0030      	movs	r0, r6
 800a456:	f000 f9a5 	bl	800a7a4 <_sbrk_r>
 800a45a:	6038      	str	r0, [r7, #0]
 800a45c:	0029      	movs	r1, r5
 800a45e:	0030      	movs	r0, r6
 800a460:	f000 f9a0 	bl	800a7a4 <_sbrk_r>
 800a464:	1c43      	adds	r3, r0, #1
 800a466:	d12b      	bne.n	800a4c0 <_malloc_r+0x9c>
 800a468:	230c      	movs	r3, #12
 800a46a:	0030      	movs	r0, r6
 800a46c:	6033      	str	r3, [r6, #0]
 800a46e:	f000 fa07 	bl	800a880 <__malloc_unlock>
 800a472:	e003      	b.n	800a47c <_malloc_r+0x58>
 800a474:	2d00      	cmp	r5, #0
 800a476:	dade      	bge.n	800a436 <_malloc_r+0x12>
 800a478:	230c      	movs	r3, #12
 800a47a:	6033      	str	r3, [r6, #0]
 800a47c:	2000      	movs	r0, #0
 800a47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a480:	6823      	ldr	r3, [r4, #0]
 800a482:	1b5b      	subs	r3, r3, r5
 800a484:	d419      	bmi.n	800a4ba <_malloc_r+0x96>
 800a486:	2b0b      	cmp	r3, #11
 800a488:	d903      	bls.n	800a492 <_malloc_r+0x6e>
 800a48a:	6023      	str	r3, [r4, #0]
 800a48c:	18e4      	adds	r4, r4, r3
 800a48e:	6025      	str	r5, [r4, #0]
 800a490:	e003      	b.n	800a49a <_malloc_r+0x76>
 800a492:	6863      	ldr	r3, [r4, #4]
 800a494:	42a2      	cmp	r2, r4
 800a496:	d10e      	bne.n	800a4b6 <_malloc_r+0x92>
 800a498:	600b      	str	r3, [r1, #0]
 800a49a:	0030      	movs	r0, r6
 800a49c:	f000 f9f0 	bl	800a880 <__malloc_unlock>
 800a4a0:	0020      	movs	r0, r4
 800a4a2:	2207      	movs	r2, #7
 800a4a4:	300b      	adds	r0, #11
 800a4a6:	1d23      	adds	r3, r4, #4
 800a4a8:	4390      	bics	r0, r2
 800a4aa:	1ac2      	subs	r2, r0, r3
 800a4ac:	4298      	cmp	r0, r3
 800a4ae:	d0e6      	beq.n	800a47e <_malloc_r+0x5a>
 800a4b0:	1a1b      	subs	r3, r3, r0
 800a4b2:	50a3      	str	r3, [r4, r2]
 800a4b4:	e7e3      	b.n	800a47e <_malloc_r+0x5a>
 800a4b6:	6053      	str	r3, [r2, #4]
 800a4b8:	e7ef      	b.n	800a49a <_malloc_r+0x76>
 800a4ba:	0022      	movs	r2, r4
 800a4bc:	6864      	ldr	r4, [r4, #4]
 800a4be:	e7c2      	b.n	800a446 <_malloc_r+0x22>
 800a4c0:	2303      	movs	r3, #3
 800a4c2:	1cc4      	adds	r4, r0, #3
 800a4c4:	439c      	bics	r4, r3
 800a4c6:	42a0      	cmp	r0, r4
 800a4c8:	d0e1      	beq.n	800a48e <_malloc_r+0x6a>
 800a4ca:	1a21      	subs	r1, r4, r0
 800a4cc:	0030      	movs	r0, r6
 800a4ce:	f000 f969 	bl	800a7a4 <_sbrk_r>
 800a4d2:	1c43      	adds	r3, r0, #1
 800a4d4:	d1db      	bne.n	800a48e <_malloc_r+0x6a>
 800a4d6:	e7c7      	b.n	800a468 <_malloc_r+0x44>
 800a4d8:	20000220 	.word	0x20000220
 800a4dc:	20000224 	.word	0x20000224

0800a4e0 <__ssputs_r>:
 800a4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4e2:	688e      	ldr	r6, [r1, #8]
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	0007      	movs	r7, r0
 800a4e8:	000c      	movs	r4, r1
 800a4ea:	9203      	str	r2, [sp, #12]
 800a4ec:	9301      	str	r3, [sp, #4]
 800a4ee:	429e      	cmp	r6, r3
 800a4f0:	d83c      	bhi.n	800a56c <__ssputs_r+0x8c>
 800a4f2:	2390      	movs	r3, #144	; 0x90
 800a4f4:	898a      	ldrh	r2, [r1, #12]
 800a4f6:	00db      	lsls	r3, r3, #3
 800a4f8:	421a      	tst	r2, r3
 800a4fa:	d034      	beq.n	800a566 <__ssputs_r+0x86>
 800a4fc:	2503      	movs	r5, #3
 800a4fe:	6909      	ldr	r1, [r1, #16]
 800a500:	6823      	ldr	r3, [r4, #0]
 800a502:	1a5b      	subs	r3, r3, r1
 800a504:	9302      	str	r3, [sp, #8]
 800a506:	6963      	ldr	r3, [r4, #20]
 800a508:	9802      	ldr	r0, [sp, #8]
 800a50a:	435d      	muls	r5, r3
 800a50c:	0feb      	lsrs	r3, r5, #31
 800a50e:	195d      	adds	r5, r3, r5
 800a510:	9b01      	ldr	r3, [sp, #4]
 800a512:	106d      	asrs	r5, r5, #1
 800a514:	3301      	adds	r3, #1
 800a516:	181b      	adds	r3, r3, r0
 800a518:	42ab      	cmp	r3, r5
 800a51a:	d900      	bls.n	800a51e <__ssputs_r+0x3e>
 800a51c:	001d      	movs	r5, r3
 800a51e:	0553      	lsls	r3, r2, #21
 800a520:	d532      	bpl.n	800a588 <__ssputs_r+0xa8>
 800a522:	0029      	movs	r1, r5
 800a524:	0038      	movs	r0, r7
 800a526:	f7ff ff7d 	bl	800a424 <_malloc_r>
 800a52a:	1e06      	subs	r6, r0, #0
 800a52c:	d109      	bne.n	800a542 <__ssputs_r+0x62>
 800a52e:	230c      	movs	r3, #12
 800a530:	603b      	str	r3, [r7, #0]
 800a532:	2340      	movs	r3, #64	; 0x40
 800a534:	2001      	movs	r0, #1
 800a536:	89a2      	ldrh	r2, [r4, #12]
 800a538:	4240      	negs	r0, r0
 800a53a:	4313      	orrs	r3, r2
 800a53c:	81a3      	strh	r3, [r4, #12]
 800a53e:	b005      	add	sp, #20
 800a540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a542:	9a02      	ldr	r2, [sp, #8]
 800a544:	6921      	ldr	r1, [r4, #16]
 800a546:	f7ff fb6e 	bl	8009c26 <memcpy>
 800a54a:	89a3      	ldrh	r3, [r4, #12]
 800a54c:	4a14      	ldr	r2, [pc, #80]	; (800a5a0 <__ssputs_r+0xc0>)
 800a54e:	401a      	ands	r2, r3
 800a550:	2380      	movs	r3, #128	; 0x80
 800a552:	4313      	orrs	r3, r2
 800a554:	81a3      	strh	r3, [r4, #12]
 800a556:	9b02      	ldr	r3, [sp, #8]
 800a558:	6126      	str	r6, [r4, #16]
 800a55a:	18f6      	adds	r6, r6, r3
 800a55c:	6026      	str	r6, [r4, #0]
 800a55e:	6165      	str	r5, [r4, #20]
 800a560:	9e01      	ldr	r6, [sp, #4]
 800a562:	1aed      	subs	r5, r5, r3
 800a564:	60a5      	str	r5, [r4, #8]
 800a566:	9b01      	ldr	r3, [sp, #4]
 800a568:	429e      	cmp	r6, r3
 800a56a:	d900      	bls.n	800a56e <__ssputs_r+0x8e>
 800a56c:	9e01      	ldr	r6, [sp, #4]
 800a56e:	0032      	movs	r2, r6
 800a570:	9903      	ldr	r1, [sp, #12]
 800a572:	6820      	ldr	r0, [r4, #0]
 800a574:	f000 f968 	bl	800a848 <memmove>
 800a578:	68a3      	ldr	r3, [r4, #8]
 800a57a:	2000      	movs	r0, #0
 800a57c:	1b9b      	subs	r3, r3, r6
 800a57e:	60a3      	str	r3, [r4, #8]
 800a580:	6823      	ldr	r3, [r4, #0]
 800a582:	199e      	adds	r6, r3, r6
 800a584:	6026      	str	r6, [r4, #0]
 800a586:	e7da      	b.n	800a53e <__ssputs_r+0x5e>
 800a588:	002a      	movs	r2, r5
 800a58a:	0038      	movs	r0, r7
 800a58c:	f000 f980 	bl	800a890 <_realloc_r>
 800a590:	1e06      	subs	r6, r0, #0
 800a592:	d1e0      	bne.n	800a556 <__ssputs_r+0x76>
 800a594:	0038      	movs	r0, r7
 800a596:	6921      	ldr	r1, [r4, #16]
 800a598:	f7ff fefa 	bl	800a390 <_free_r>
 800a59c:	e7c7      	b.n	800a52e <__ssputs_r+0x4e>
 800a59e:	46c0      	nop			; (mov r8, r8)
 800a5a0:	fffffb7f 	.word	0xfffffb7f

0800a5a4 <_svfiprintf_r>:
 800a5a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5a6:	b0a1      	sub	sp, #132	; 0x84
 800a5a8:	9003      	str	r0, [sp, #12]
 800a5aa:	001d      	movs	r5, r3
 800a5ac:	898b      	ldrh	r3, [r1, #12]
 800a5ae:	000f      	movs	r7, r1
 800a5b0:	0016      	movs	r6, r2
 800a5b2:	061b      	lsls	r3, r3, #24
 800a5b4:	d511      	bpl.n	800a5da <_svfiprintf_r+0x36>
 800a5b6:	690b      	ldr	r3, [r1, #16]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d10e      	bne.n	800a5da <_svfiprintf_r+0x36>
 800a5bc:	2140      	movs	r1, #64	; 0x40
 800a5be:	f7ff ff31 	bl	800a424 <_malloc_r>
 800a5c2:	6038      	str	r0, [r7, #0]
 800a5c4:	6138      	str	r0, [r7, #16]
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d105      	bne.n	800a5d6 <_svfiprintf_r+0x32>
 800a5ca:	230c      	movs	r3, #12
 800a5cc:	9a03      	ldr	r2, [sp, #12]
 800a5ce:	3801      	subs	r0, #1
 800a5d0:	6013      	str	r3, [r2, #0]
 800a5d2:	b021      	add	sp, #132	; 0x84
 800a5d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5d6:	2340      	movs	r3, #64	; 0x40
 800a5d8:	617b      	str	r3, [r7, #20]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	ac08      	add	r4, sp, #32
 800a5de:	6163      	str	r3, [r4, #20]
 800a5e0:	3320      	adds	r3, #32
 800a5e2:	7663      	strb	r3, [r4, #25]
 800a5e4:	3310      	adds	r3, #16
 800a5e6:	76a3      	strb	r3, [r4, #26]
 800a5e8:	9507      	str	r5, [sp, #28]
 800a5ea:	0035      	movs	r5, r6
 800a5ec:	782b      	ldrb	r3, [r5, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d001      	beq.n	800a5f6 <_svfiprintf_r+0x52>
 800a5f2:	2b25      	cmp	r3, #37	; 0x25
 800a5f4:	d147      	bne.n	800a686 <_svfiprintf_r+0xe2>
 800a5f6:	1bab      	subs	r3, r5, r6
 800a5f8:	9305      	str	r3, [sp, #20]
 800a5fa:	42b5      	cmp	r5, r6
 800a5fc:	d00c      	beq.n	800a618 <_svfiprintf_r+0x74>
 800a5fe:	0032      	movs	r2, r6
 800a600:	0039      	movs	r1, r7
 800a602:	9803      	ldr	r0, [sp, #12]
 800a604:	f7ff ff6c 	bl	800a4e0 <__ssputs_r>
 800a608:	1c43      	adds	r3, r0, #1
 800a60a:	d100      	bne.n	800a60e <_svfiprintf_r+0x6a>
 800a60c:	e0ae      	b.n	800a76c <_svfiprintf_r+0x1c8>
 800a60e:	6962      	ldr	r2, [r4, #20]
 800a610:	9b05      	ldr	r3, [sp, #20]
 800a612:	4694      	mov	ip, r2
 800a614:	4463      	add	r3, ip
 800a616:	6163      	str	r3, [r4, #20]
 800a618:	782b      	ldrb	r3, [r5, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d100      	bne.n	800a620 <_svfiprintf_r+0x7c>
 800a61e:	e0a5      	b.n	800a76c <_svfiprintf_r+0x1c8>
 800a620:	2201      	movs	r2, #1
 800a622:	2300      	movs	r3, #0
 800a624:	4252      	negs	r2, r2
 800a626:	6062      	str	r2, [r4, #4]
 800a628:	a904      	add	r1, sp, #16
 800a62a:	3254      	adds	r2, #84	; 0x54
 800a62c:	1852      	adds	r2, r2, r1
 800a62e:	1c6e      	adds	r6, r5, #1
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	60e3      	str	r3, [r4, #12]
 800a634:	60a3      	str	r3, [r4, #8]
 800a636:	7013      	strb	r3, [r2, #0]
 800a638:	65a3      	str	r3, [r4, #88]	; 0x58
 800a63a:	2205      	movs	r2, #5
 800a63c:	7831      	ldrb	r1, [r6, #0]
 800a63e:	4854      	ldr	r0, [pc, #336]	; (800a790 <_svfiprintf_r+0x1ec>)
 800a640:	f7ff fae6 	bl	8009c10 <memchr>
 800a644:	1c75      	adds	r5, r6, #1
 800a646:	2800      	cmp	r0, #0
 800a648:	d11f      	bne.n	800a68a <_svfiprintf_r+0xe6>
 800a64a:	6822      	ldr	r2, [r4, #0]
 800a64c:	06d3      	lsls	r3, r2, #27
 800a64e:	d504      	bpl.n	800a65a <_svfiprintf_r+0xb6>
 800a650:	2353      	movs	r3, #83	; 0x53
 800a652:	a904      	add	r1, sp, #16
 800a654:	185b      	adds	r3, r3, r1
 800a656:	2120      	movs	r1, #32
 800a658:	7019      	strb	r1, [r3, #0]
 800a65a:	0713      	lsls	r3, r2, #28
 800a65c:	d504      	bpl.n	800a668 <_svfiprintf_r+0xc4>
 800a65e:	2353      	movs	r3, #83	; 0x53
 800a660:	a904      	add	r1, sp, #16
 800a662:	185b      	adds	r3, r3, r1
 800a664:	212b      	movs	r1, #43	; 0x2b
 800a666:	7019      	strb	r1, [r3, #0]
 800a668:	7833      	ldrb	r3, [r6, #0]
 800a66a:	2b2a      	cmp	r3, #42	; 0x2a
 800a66c:	d016      	beq.n	800a69c <_svfiprintf_r+0xf8>
 800a66e:	0035      	movs	r5, r6
 800a670:	2100      	movs	r1, #0
 800a672:	200a      	movs	r0, #10
 800a674:	68e3      	ldr	r3, [r4, #12]
 800a676:	782a      	ldrb	r2, [r5, #0]
 800a678:	1c6e      	adds	r6, r5, #1
 800a67a:	3a30      	subs	r2, #48	; 0x30
 800a67c:	2a09      	cmp	r2, #9
 800a67e:	d94e      	bls.n	800a71e <_svfiprintf_r+0x17a>
 800a680:	2900      	cmp	r1, #0
 800a682:	d111      	bne.n	800a6a8 <_svfiprintf_r+0x104>
 800a684:	e017      	b.n	800a6b6 <_svfiprintf_r+0x112>
 800a686:	3501      	adds	r5, #1
 800a688:	e7b0      	b.n	800a5ec <_svfiprintf_r+0x48>
 800a68a:	4b41      	ldr	r3, [pc, #260]	; (800a790 <_svfiprintf_r+0x1ec>)
 800a68c:	6822      	ldr	r2, [r4, #0]
 800a68e:	1ac0      	subs	r0, r0, r3
 800a690:	2301      	movs	r3, #1
 800a692:	4083      	lsls	r3, r0
 800a694:	4313      	orrs	r3, r2
 800a696:	002e      	movs	r6, r5
 800a698:	6023      	str	r3, [r4, #0]
 800a69a:	e7ce      	b.n	800a63a <_svfiprintf_r+0x96>
 800a69c:	9b07      	ldr	r3, [sp, #28]
 800a69e:	1d19      	adds	r1, r3, #4
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	9107      	str	r1, [sp, #28]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	db01      	blt.n	800a6ac <_svfiprintf_r+0x108>
 800a6a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6aa:	e004      	b.n	800a6b6 <_svfiprintf_r+0x112>
 800a6ac:	425b      	negs	r3, r3
 800a6ae:	60e3      	str	r3, [r4, #12]
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	6023      	str	r3, [r4, #0]
 800a6b6:	782b      	ldrb	r3, [r5, #0]
 800a6b8:	2b2e      	cmp	r3, #46	; 0x2e
 800a6ba:	d10a      	bne.n	800a6d2 <_svfiprintf_r+0x12e>
 800a6bc:	786b      	ldrb	r3, [r5, #1]
 800a6be:	2b2a      	cmp	r3, #42	; 0x2a
 800a6c0:	d135      	bne.n	800a72e <_svfiprintf_r+0x18a>
 800a6c2:	9b07      	ldr	r3, [sp, #28]
 800a6c4:	3502      	adds	r5, #2
 800a6c6:	1d1a      	adds	r2, r3, #4
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	9207      	str	r2, [sp, #28]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	db2b      	blt.n	800a728 <_svfiprintf_r+0x184>
 800a6d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a6d2:	4e30      	ldr	r6, [pc, #192]	; (800a794 <_svfiprintf_r+0x1f0>)
 800a6d4:	2203      	movs	r2, #3
 800a6d6:	0030      	movs	r0, r6
 800a6d8:	7829      	ldrb	r1, [r5, #0]
 800a6da:	f7ff fa99 	bl	8009c10 <memchr>
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	d006      	beq.n	800a6f0 <_svfiprintf_r+0x14c>
 800a6e2:	2340      	movs	r3, #64	; 0x40
 800a6e4:	1b80      	subs	r0, r0, r6
 800a6e6:	4083      	lsls	r3, r0
 800a6e8:	6822      	ldr	r2, [r4, #0]
 800a6ea:	3501      	adds	r5, #1
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	6023      	str	r3, [r4, #0]
 800a6f0:	7829      	ldrb	r1, [r5, #0]
 800a6f2:	2206      	movs	r2, #6
 800a6f4:	4828      	ldr	r0, [pc, #160]	; (800a798 <_svfiprintf_r+0x1f4>)
 800a6f6:	1c6e      	adds	r6, r5, #1
 800a6f8:	7621      	strb	r1, [r4, #24]
 800a6fa:	f7ff fa89 	bl	8009c10 <memchr>
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d03c      	beq.n	800a77c <_svfiprintf_r+0x1d8>
 800a702:	4b26      	ldr	r3, [pc, #152]	; (800a79c <_svfiprintf_r+0x1f8>)
 800a704:	2b00      	cmp	r3, #0
 800a706:	d125      	bne.n	800a754 <_svfiprintf_r+0x1b0>
 800a708:	2207      	movs	r2, #7
 800a70a:	9b07      	ldr	r3, [sp, #28]
 800a70c:	3307      	adds	r3, #7
 800a70e:	4393      	bics	r3, r2
 800a710:	3308      	adds	r3, #8
 800a712:	9307      	str	r3, [sp, #28]
 800a714:	6963      	ldr	r3, [r4, #20]
 800a716:	9a04      	ldr	r2, [sp, #16]
 800a718:	189b      	adds	r3, r3, r2
 800a71a:	6163      	str	r3, [r4, #20]
 800a71c:	e765      	b.n	800a5ea <_svfiprintf_r+0x46>
 800a71e:	4343      	muls	r3, r0
 800a720:	0035      	movs	r5, r6
 800a722:	2101      	movs	r1, #1
 800a724:	189b      	adds	r3, r3, r2
 800a726:	e7a6      	b.n	800a676 <_svfiprintf_r+0xd2>
 800a728:	2301      	movs	r3, #1
 800a72a:	425b      	negs	r3, r3
 800a72c:	e7d0      	b.n	800a6d0 <_svfiprintf_r+0x12c>
 800a72e:	2300      	movs	r3, #0
 800a730:	200a      	movs	r0, #10
 800a732:	001a      	movs	r2, r3
 800a734:	3501      	adds	r5, #1
 800a736:	6063      	str	r3, [r4, #4]
 800a738:	7829      	ldrb	r1, [r5, #0]
 800a73a:	1c6e      	adds	r6, r5, #1
 800a73c:	3930      	subs	r1, #48	; 0x30
 800a73e:	2909      	cmp	r1, #9
 800a740:	d903      	bls.n	800a74a <_svfiprintf_r+0x1a6>
 800a742:	2b00      	cmp	r3, #0
 800a744:	d0c5      	beq.n	800a6d2 <_svfiprintf_r+0x12e>
 800a746:	9209      	str	r2, [sp, #36]	; 0x24
 800a748:	e7c3      	b.n	800a6d2 <_svfiprintf_r+0x12e>
 800a74a:	4342      	muls	r2, r0
 800a74c:	0035      	movs	r5, r6
 800a74e:	2301      	movs	r3, #1
 800a750:	1852      	adds	r2, r2, r1
 800a752:	e7f1      	b.n	800a738 <_svfiprintf_r+0x194>
 800a754:	ab07      	add	r3, sp, #28
 800a756:	9300      	str	r3, [sp, #0]
 800a758:	003a      	movs	r2, r7
 800a75a:	0021      	movs	r1, r4
 800a75c:	4b10      	ldr	r3, [pc, #64]	; (800a7a0 <_svfiprintf_r+0x1fc>)
 800a75e:	9803      	ldr	r0, [sp, #12]
 800a760:	f7fd ffae 	bl	80086c0 <_printf_float>
 800a764:	9004      	str	r0, [sp, #16]
 800a766:	9b04      	ldr	r3, [sp, #16]
 800a768:	3301      	adds	r3, #1
 800a76a:	d1d3      	bne.n	800a714 <_svfiprintf_r+0x170>
 800a76c:	89bb      	ldrh	r3, [r7, #12]
 800a76e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a770:	065b      	lsls	r3, r3, #25
 800a772:	d400      	bmi.n	800a776 <_svfiprintf_r+0x1d2>
 800a774:	e72d      	b.n	800a5d2 <_svfiprintf_r+0x2e>
 800a776:	2001      	movs	r0, #1
 800a778:	4240      	negs	r0, r0
 800a77a:	e72a      	b.n	800a5d2 <_svfiprintf_r+0x2e>
 800a77c:	ab07      	add	r3, sp, #28
 800a77e:	9300      	str	r3, [sp, #0]
 800a780:	003a      	movs	r2, r7
 800a782:	0021      	movs	r1, r4
 800a784:	4b06      	ldr	r3, [pc, #24]	; (800a7a0 <_svfiprintf_r+0x1fc>)
 800a786:	9803      	ldr	r0, [sp, #12]
 800a788:	f7fe fa58 	bl	8008c3c <_printf_i>
 800a78c:	e7ea      	b.n	800a764 <_svfiprintf_r+0x1c0>
 800a78e:	46c0      	nop			; (mov r8, r8)
 800a790:	0800c7ac 	.word	0x0800c7ac
 800a794:	0800c7b2 	.word	0x0800c7b2
 800a798:	0800c7b6 	.word	0x0800c7b6
 800a79c:	080086c1 	.word	0x080086c1
 800a7a0:	0800a4e1 	.word	0x0800a4e1

0800a7a4 <_sbrk_r>:
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	b570      	push	{r4, r5, r6, lr}
 800a7a8:	4d06      	ldr	r5, [pc, #24]	; (800a7c4 <_sbrk_r+0x20>)
 800a7aa:	0004      	movs	r4, r0
 800a7ac:	0008      	movs	r0, r1
 800a7ae:	602b      	str	r3, [r5, #0]
 800a7b0:	f7fa f97a 	bl	8004aa8 <_sbrk>
 800a7b4:	1c43      	adds	r3, r0, #1
 800a7b6:	d103      	bne.n	800a7c0 <_sbrk_r+0x1c>
 800a7b8:	682b      	ldr	r3, [r5, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d000      	beq.n	800a7c0 <_sbrk_r+0x1c>
 800a7be:	6023      	str	r3, [r4, #0]
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	46c0      	nop			; (mov r8, r8)
 800a7c4:	20000450 	.word	0x20000450

0800a7c8 <__assert_func>:
 800a7c8:	b530      	push	{r4, r5, lr}
 800a7ca:	0014      	movs	r4, r2
 800a7cc:	001a      	movs	r2, r3
 800a7ce:	4b09      	ldr	r3, [pc, #36]	; (800a7f4 <__assert_func+0x2c>)
 800a7d0:	0005      	movs	r5, r0
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	b085      	sub	sp, #20
 800a7d6:	68d8      	ldr	r0, [r3, #12]
 800a7d8:	4b07      	ldr	r3, [pc, #28]	; (800a7f8 <__assert_func+0x30>)
 800a7da:	2c00      	cmp	r4, #0
 800a7dc:	d101      	bne.n	800a7e2 <__assert_func+0x1a>
 800a7de:	4b07      	ldr	r3, [pc, #28]	; (800a7fc <__assert_func+0x34>)
 800a7e0:	001c      	movs	r4, r3
 800a7e2:	9301      	str	r3, [sp, #4]
 800a7e4:	9100      	str	r1, [sp, #0]
 800a7e6:	002b      	movs	r3, r5
 800a7e8:	4905      	ldr	r1, [pc, #20]	; (800a800 <__assert_func+0x38>)
 800a7ea:	9402      	str	r4, [sp, #8]
 800a7ec:	f000 f80a 	bl	800a804 <fiprintf>
 800a7f0:	f000 fab2 	bl	800ad58 <abort>
 800a7f4:	2000000c 	.word	0x2000000c
 800a7f8:	0800c7bd 	.word	0x0800c7bd
 800a7fc:	0800c7f8 	.word	0x0800c7f8
 800a800:	0800c7ca 	.word	0x0800c7ca

0800a804 <fiprintf>:
 800a804:	b40e      	push	{r1, r2, r3}
 800a806:	b503      	push	{r0, r1, lr}
 800a808:	0001      	movs	r1, r0
 800a80a:	ab03      	add	r3, sp, #12
 800a80c:	4804      	ldr	r0, [pc, #16]	; (800a820 <fiprintf+0x1c>)
 800a80e:	cb04      	ldmia	r3!, {r2}
 800a810:	6800      	ldr	r0, [r0, #0]
 800a812:	9301      	str	r3, [sp, #4]
 800a814:	f000 f88a 	bl	800a92c <_vfiprintf_r>
 800a818:	b002      	add	sp, #8
 800a81a:	bc08      	pop	{r3}
 800a81c:	b003      	add	sp, #12
 800a81e:	4718      	bx	r3
 800a820:	2000000c 	.word	0x2000000c

0800a824 <__ascii_mbtowc>:
 800a824:	b082      	sub	sp, #8
 800a826:	2900      	cmp	r1, #0
 800a828:	d100      	bne.n	800a82c <__ascii_mbtowc+0x8>
 800a82a:	a901      	add	r1, sp, #4
 800a82c:	1e10      	subs	r0, r2, #0
 800a82e:	d006      	beq.n	800a83e <__ascii_mbtowc+0x1a>
 800a830:	2b00      	cmp	r3, #0
 800a832:	d006      	beq.n	800a842 <__ascii_mbtowc+0x1e>
 800a834:	7813      	ldrb	r3, [r2, #0]
 800a836:	600b      	str	r3, [r1, #0]
 800a838:	7810      	ldrb	r0, [r2, #0]
 800a83a:	1e43      	subs	r3, r0, #1
 800a83c:	4198      	sbcs	r0, r3
 800a83e:	b002      	add	sp, #8
 800a840:	4770      	bx	lr
 800a842:	2002      	movs	r0, #2
 800a844:	4240      	negs	r0, r0
 800a846:	e7fa      	b.n	800a83e <__ascii_mbtowc+0x1a>

0800a848 <memmove>:
 800a848:	b510      	push	{r4, lr}
 800a84a:	4288      	cmp	r0, r1
 800a84c:	d902      	bls.n	800a854 <memmove+0xc>
 800a84e:	188b      	adds	r3, r1, r2
 800a850:	4298      	cmp	r0, r3
 800a852:	d303      	bcc.n	800a85c <memmove+0x14>
 800a854:	2300      	movs	r3, #0
 800a856:	e007      	b.n	800a868 <memmove+0x20>
 800a858:	5c8b      	ldrb	r3, [r1, r2]
 800a85a:	5483      	strb	r3, [r0, r2]
 800a85c:	3a01      	subs	r2, #1
 800a85e:	d2fb      	bcs.n	800a858 <memmove+0x10>
 800a860:	bd10      	pop	{r4, pc}
 800a862:	5ccc      	ldrb	r4, [r1, r3]
 800a864:	54c4      	strb	r4, [r0, r3]
 800a866:	3301      	adds	r3, #1
 800a868:	429a      	cmp	r2, r3
 800a86a:	d1fa      	bne.n	800a862 <memmove+0x1a>
 800a86c:	e7f8      	b.n	800a860 <memmove+0x18>
	...

0800a870 <__malloc_lock>:
 800a870:	b510      	push	{r4, lr}
 800a872:	4802      	ldr	r0, [pc, #8]	; (800a87c <__malloc_lock+0xc>)
 800a874:	f000 fc47 	bl	800b106 <__retarget_lock_acquire_recursive>
 800a878:	bd10      	pop	{r4, pc}
 800a87a:	46c0      	nop			; (mov r8, r8)
 800a87c:	20000458 	.word	0x20000458

0800a880 <__malloc_unlock>:
 800a880:	b510      	push	{r4, lr}
 800a882:	4802      	ldr	r0, [pc, #8]	; (800a88c <__malloc_unlock+0xc>)
 800a884:	f000 fc40 	bl	800b108 <__retarget_lock_release_recursive>
 800a888:	bd10      	pop	{r4, pc}
 800a88a:	46c0      	nop			; (mov r8, r8)
 800a88c:	20000458 	.word	0x20000458

0800a890 <_realloc_r>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	0007      	movs	r7, r0
 800a894:	000d      	movs	r5, r1
 800a896:	0016      	movs	r6, r2
 800a898:	2900      	cmp	r1, #0
 800a89a:	d105      	bne.n	800a8a8 <_realloc_r+0x18>
 800a89c:	0011      	movs	r1, r2
 800a89e:	f7ff fdc1 	bl	800a424 <_malloc_r>
 800a8a2:	0004      	movs	r4, r0
 800a8a4:	0020      	movs	r0, r4
 800a8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8a8:	2a00      	cmp	r2, #0
 800a8aa:	d103      	bne.n	800a8b4 <_realloc_r+0x24>
 800a8ac:	f7ff fd70 	bl	800a390 <_free_r>
 800a8b0:	0034      	movs	r4, r6
 800a8b2:	e7f7      	b.n	800a8a4 <_realloc_r+0x14>
 800a8b4:	f000 fc96 	bl	800b1e4 <_malloc_usable_size_r>
 800a8b8:	002c      	movs	r4, r5
 800a8ba:	42b0      	cmp	r0, r6
 800a8bc:	d2f2      	bcs.n	800a8a4 <_realloc_r+0x14>
 800a8be:	0031      	movs	r1, r6
 800a8c0:	0038      	movs	r0, r7
 800a8c2:	f7ff fdaf 	bl	800a424 <_malloc_r>
 800a8c6:	1e04      	subs	r4, r0, #0
 800a8c8:	d0ec      	beq.n	800a8a4 <_realloc_r+0x14>
 800a8ca:	0029      	movs	r1, r5
 800a8cc:	0032      	movs	r2, r6
 800a8ce:	f7ff f9aa 	bl	8009c26 <memcpy>
 800a8d2:	0029      	movs	r1, r5
 800a8d4:	0038      	movs	r0, r7
 800a8d6:	f7ff fd5b 	bl	800a390 <_free_r>
 800a8da:	e7e3      	b.n	800a8a4 <_realloc_r+0x14>

0800a8dc <__sfputc_r>:
 800a8dc:	6893      	ldr	r3, [r2, #8]
 800a8de:	b510      	push	{r4, lr}
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	6093      	str	r3, [r2, #8]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	da04      	bge.n	800a8f2 <__sfputc_r+0x16>
 800a8e8:	6994      	ldr	r4, [r2, #24]
 800a8ea:	42a3      	cmp	r3, r4
 800a8ec:	db07      	blt.n	800a8fe <__sfputc_r+0x22>
 800a8ee:	290a      	cmp	r1, #10
 800a8f0:	d005      	beq.n	800a8fe <__sfputc_r+0x22>
 800a8f2:	6813      	ldr	r3, [r2, #0]
 800a8f4:	1c58      	adds	r0, r3, #1
 800a8f6:	6010      	str	r0, [r2, #0]
 800a8f8:	7019      	strb	r1, [r3, #0]
 800a8fa:	0008      	movs	r0, r1
 800a8fc:	bd10      	pop	{r4, pc}
 800a8fe:	f000 f94f 	bl	800aba0 <__swbuf_r>
 800a902:	0001      	movs	r1, r0
 800a904:	e7f9      	b.n	800a8fa <__sfputc_r+0x1e>

0800a906 <__sfputs_r>:
 800a906:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a908:	0006      	movs	r6, r0
 800a90a:	000f      	movs	r7, r1
 800a90c:	0014      	movs	r4, r2
 800a90e:	18d5      	adds	r5, r2, r3
 800a910:	42ac      	cmp	r4, r5
 800a912:	d101      	bne.n	800a918 <__sfputs_r+0x12>
 800a914:	2000      	movs	r0, #0
 800a916:	e007      	b.n	800a928 <__sfputs_r+0x22>
 800a918:	7821      	ldrb	r1, [r4, #0]
 800a91a:	003a      	movs	r2, r7
 800a91c:	0030      	movs	r0, r6
 800a91e:	f7ff ffdd 	bl	800a8dc <__sfputc_r>
 800a922:	3401      	adds	r4, #1
 800a924:	1c43      	adds	r3, r0, #1
 800a926:	d1f3      	bne.n	800a910 <__sfputs_r+0xa>
 800a928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a92c <_vfiprintf_r>:
 800a92c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a92e:	b0a1      	sub	sp, #132	; 0x84
 800a930:	0006      	movs	r6, r0
 800a932:	000c      	movs	r4, r1
 800a934:	001f      	movs	r7, r3
 800a936:	9203      	str	r2, [sp, #12]
 800a938:	2800      	cmp	r0, #0
 800a93a:	d004      	beq.n	800a946 <_vfiprintf_r+0x1a>
 800a93c:	6983      	ldr	r3, [r0, #24]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d101      	bne.n	800a946 <_vfiprintf_r+0x1a>
 800a942:	f000 fb3f 	bl	800afc4 <__sinit>
 800a946:	4b8e      	ldr	r3, [pc, #568]	; (800ab80 <_vfiprintf_r+0x254>)
 800a948:	429c      	cmp	r4, r3
 800a94a:	d11c      	bne.n	800a986 <_vfiprintf_r+0x5a>
 800a94c:	6874      	ldr	r4, [r6, #4]
 800a94e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a950:	07db      	lsls	r3, r3, #31
 800a952:	d405      	bmi.n	800a960 <_vfiprintf_r+0x34>
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	059b      	lsls	r3, r3, #22
 800a958:	d402      	bmi.n	800a960 <_vfiprintf_r+0x34>
 800a95a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a95c:	f000 fbd3 	bl	800b106 <__retarget_lock_acquire_recursive>
 800a960:	89a3      	ldrh	r3, [r4, #12]
 800a962:	071b      	lsls	r3, r3, #28
 800a964:	d502      	bpl.n	800a96c <_vfiprintf_r+0x40>
 800a966:	6923      	ldr	r3, [r4, #16]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d11d      	bne.n	800a9a8 <_vfiprintf_r+0x7c>
 800a96c:	0021      	movs	r1, r4
 800a96e:	0030      	movs	r0, r6
 800a970:	f000 f97a 	bl	800ac68 <__swsetup_r>
 800a974:	2800      	cmp	r0, #0
 800a976:	d017      	beq.n	800a9a8 <_vfiprintf_r+0x7c>
 800a978:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a97a:	07db      	lsls	r3, r3, #31
 800a97c:	d50d      	bpl.n	800a99a <_vfiprintf_r+0x6e>
 800a97e:	2001      	movs	r0, #1
 800a980:	4240      	negs	r0, r0
 800a982:	b021      	add	sp, #132	; 0x84
 800a984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a986:	4b7f      	ldr	r3, [pc, #508]	; (800ab84 <_vfiprintf_r+0x258>)
 800a988:	429c      	cmp	r4, r3
 800a98a:	d101      	bne.n	800a990 <_vfiprintf_r+0x64>
 800a98c:	68b4      	ldr	r4, [r6, #8]
 800a98e:	e7de      	b.n	800a94e <_vfiprintf_r+0x22>
 800a990:	4b7d      	ldr	r3, [pc, #500]	; (800ab88 <_vfiprintf_r+0x25c>)
 800a992:	429c      	cmp	r4, r3
 800a994:	d1db      	bne.n	800a94e <_vfiprintf_r+0x22>
 800a996:	68f4      	ldr	r4, [r6, #12]
 800a998:	e7d9      	b.n	800a94e <_vfiprintf_r+0x22>
 800a99a:	89a3      	ldrh	r3, [r4, #12]
 800a99c:	059b      	lsls	r3, r3, #22
 800a99e:	d4ee      	bmi.n	800a97e <_vfiprintf_r+0x52>
 800a9a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9a2:	f000 fbb1 	bl	800b108 <__retarget_lock_release_recursive>
 800a9a6:	e7ea      	b.n	800a97e <_vfiprintf_r+0x52>
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	ad08      	add	r5, sp, #32
 800a9ac:	616b      	str	r3, [r5, #20]
 800a9ae:	3320      	adds	r3, #32
 800a9b0:	766b      	strb	r3, [r5, #25]
 800a9b2:	3310      	adds	r3, #16
 800a9b4:	76ab      	strb	r3, [r5, #26]
 800a9b6:	9707      	str	r7, [sp, #28]
 800a9b8:	9f03      	ldr	r7, [sp, #12]
 800a9ba:	783b      	ldrb	r3, [r7, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d001      	beq.n	800a9c4 <_vfiprintf_r+0x98>
 800a9c0:	2b25      	cmp	r3, #37	; 0x25
 800a9c2:	d14e      	bne.n	800aa62 <_vfiprintf_r+0x136>
 800a9c4:	9b03      	ldr	r3, [sp, #12]
 800a9c6:	1afb      	subs	r3, r7, r3
 800a9c8:	9305      	str	r3, [sp, #20]
 800a9ca:	9b03      	ldr	r3, [sp, #12]
 800a9cc:	429f      	cmp	r7, r3
 800a9ce:	d00d      	beq.n	800a9ec <_vfiprintf_r+0xc0>
 800a9d0:	9b05      	ldr	r3, [sp, #20]
 800a9d2:	0021      	movs	r1, r4
 800a9d4:	0030      	movs	r0, r6
 800a9d6:	9a03      	ldr	r2, [sp, #12]
 800a9d8:	f7ff ff95 	bl	800a906 <__sfputs_r>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d100      	bne.n	800a9e2 <_vfiprintf_r+0xb6>
 800a9e0:	e0b5      	b.n	800ab4e <_vfiprintf_r+0x222>
 800a9e2:	696a      	ldr	r2, [r5, #20]
 800a9e4:	9b05      	ldr	r3, [sp, #20]
 800a9e6:	4694      	mov	ip, r2
 800a9e8:	4463      	add	r3, ip
 800a9ea:	616b      	str	r3, [r5, #20]
 800a9ec:	783b      	ldrb	r3, [r7, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d100      	bne.n	800a9f4 <_vfiprintf_r+0xc8>
 800a9f2:	e0ac      	b.n	800ab4e <_vfiprintf_r+0x222>
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	1c7b      	adds	r3, r7, #1
 800a9f8:	9303      	str	r3, [sp, #12]
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	4252      	negs	r2, r2
 800a9fe:	606a      	str	r2, [r5, #4]
 800aa00:	a904      	add	r1, sp, #16
 800aa02:	3254      	adds	r2, #84	; 0x54
 800aa04:	1852      	adds	r2, r2, r1
 800aa06:	602b      	str	r3, [r5, #0]
 800aa08:	60eb      	str	r3, [r5, #12]
 800aa0a:	60ab      	str	r3, [r5, #8]
 800aa0c:	7013      	strb	r3, [r2, #0]
 800aa0e:	65ab      	str	r3, [r5, #88]	; 0x58
 800aa10:	9b03      	ldr	r3, [sp, #12]
 800aa12:	2205      	movs	r2, #5
 800aa14:	7819      	ldrb	r1, [r3, #0]
 800aa16:	485d      	ldr	r0, [pc, #372]	; (800ab8c <_vfiprintf_r+0x260>)
 800aa18:	f7ff f8fa 	bl	8009c10 <memchr>
 800aa1c:	9b03      	ldr	r3, [sp, #12]
 800aa1e:	1c5f      	adds	r7, r3, #1
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d120      	bne.n	800aa66 <_vfiprintf_r+0x13a>
 800aa24:	682a      	ldr	r2, [r5, #0]
 800aa26:	06d3      	lsls	r3, r2, #27
 800aa28:	d504      	bpl.n	800aa34 <_vfiprintf_r+0x108>
 800aa2a:	2353      	movs	r3, #83	; 0x53
 800aa2c:	a904      	add	r1, sp, #16
 800aa2e:	185b      	adds	r3, r3, r1
 800aa30:	2120      	movs	r1, #32
 800aa32:	7019      	strb	r1, [r3, #0]
 800aa34:	0713      	lsls	r3, r2, #28
 800aa36:	d504      	bpl.n	800aa42 <_vfiprintf_r+0x116>
 800aa38:	2353      	movs	r3, #83	; 0x53
 800aa3a:	a904      	add	r1, sp, #16
 800aa3c:	185b      	adds	r3, r3, r1
 800aa3e:	212b      	movs	r1, #43	; 0x2b
 800aa40:	7019      	strb	r1, [r3, #0]
 800aa42:	9b03      	ldr	r3, [sp, #12]
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	2b2a      	cmp	r3, #42	; 0x2a
 800aa48:	d016      	beq.n	800aa78 <_vfiprintf_r+0x14c>
 800aa4a:	2100      	movs	r1, #0
 800aa4c:	68eb      	ldr	r3, [r5, #12]
 800aa4e:	9f03      	ldr	r7, [sp, #12]
 800aa50:	783a      	ldrb	r2, [r7, #0]
 800aa52:	1c78      	adds	r0, r7, #1
 800aa54:	3a30      	subs	r2, #48	; 0x30
 800aa56:	4684      	mov	ip, r0
 800aa58:	2a09      	cmp	r2, #9
 800aa5a:	d94f      	bls.n	800aafc <_vfiprintf_r+0x1d0>
 800aa5c:	2900      	cmp	r1, #0
 800aa5e:	d111      	bne.n	800aa84 <_vfiprintf_r+0x158>
 800aa60:	e017      	b.n	800aa92 <_vfiprintf_r+0x166>
 800aa62:	3701      	adds	r7, #1
 800aa64:	e7a9      	b.n	800a9ba <_vfiprintf_r+0x8e>
 800aa66:	4b49      	ldr	r3, [pc, #292]	; (800ab8c <_vfiprintf_r+0x260>)
 800aa68:	682a      	ldr	r2, [r5, #0]
 800aa6a:	1ac0      	subs	r0, r0, r3
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	4083      	lsls	r3, r0
 800aa70:	4313      	orrs	r3, r2
 800aa72:	602b      	str	r3, [r5, #0]
 800aa74:	9703      	str	r7, [sp, #12]
 800aa76:	e7cb      	b.n	800aa10 <_vfiprintf_r+0xe4>
 800aa78:	9b07      	ldr	r3, [sp, #28]
 800aa7a:	1d19      	adds	r1, r3, #4
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	9107      	str	r1, [sp, #28]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	db01      	blt.n	800aa88 <_vfiprintf_r+0x15c>
 800aa84:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa86:	e004      	b.n	800aa92 <_vfiprintf_r+0x166>
 800aa88:	425b      	negs	r3, r3
 800aa8a:	60eb      	str	r3, [r5, #12]
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	602b      	str	r3, [r5, #0]
 800aa92:	783b      	ldrb	r3, [r7, #0]
 800aa94:	2b2e      	cmp	r3, #46	; 0x2e
 800aa96:	d10a      	bne.n	800aaae <_vfiprintf_r+0x182>
 800aa98:	787b      	ldrb	r3, [r7, #1]
 800aa9a:	2b2a      	cmp	r3, #42	; 0x2a
 800aa9c:	d137      	bne.n	800ab0e <_vfiprintf_r+0x1e2>
 800aa9e:	9b07      	ldr	r3, [sp, #28]
 800aaa0:	3702      	adds	r7, #2
 800aaa2:	1d1a      	adds	r2, r3, #4
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	9207      	str	r2, [sp, #28]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	db2d      	blt.n	800ab08 <_vfiprintf_r+0x1dc>
 800aaac:	9309      	str	r3, [sp, #36]	; 0x24
 800aaae:	2203      	movs	r2, #3
 800aab0:	7839      	ldrb	r1, [r7, #0]
 800aab2:	4837      	ldr	r0, [pc, #220]	; (800ab90 <_vfiprintf_r+0x264>)
 800aab4:	f7ff f8ac 	bl	8009c10 <memchr>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d007      	beq.n	800aacc <_vfiprintf_r+0x1a0>
 800aabc:	4b34      	ldr	r3, [pc, #208]	; (800ab90 <_vfiprintf_r+0x264>)
 800aabe:	682a      	ldr	r2, [r5, #0]
 800aac0:	1ac0      	subs	r0, r0, r3
 800aac2:	2340      	movs	r3, #64	; 0x40
 800aac4:	4083      	lsls	r3, r0
 800aac6:	4313      	orrs	r3, r2
 800aac8:	3701      	adds	r7, #1
 800aaca:	602b      	str	r3, [r5, #0]
 800aacc:	7839      	ldrb	r1, [r7, #0]
 800aace:	1c7b      	adds	r3, r7, #1
 800aad0:	2206      	movs	r2, #6
 800aad2:	4830      	ldr	r0, [pc, #192]	; (800ab94 <_vfiprintf_r+0x268>)
 800aad4:	9303      	str	r3, [sp, #12]
 800aad6:	7629      	strb	r1, [r5, #24]
 800aad8:	f7ff f89a 	bl	8009c10 <memchr>
 800aadc:	2800      	cmp	r0, #0
 800aade:	d045      	beq.n	800ab6c <_vfiprintf_r+0x240>
 800aae0:	4b2d      	ldr	r3, [pc, #180]	; (800ab98 <_vfiprintf_r+0x26c>)
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d127      	bne.n	800ab36 <_vfiprintf_r+0x20a>
 800aae6:	2207      	movs	r2, #7
 800aae8:	9b07      	ldr	r3, [sp, #28]
 800aaea:	3307      	adds	r3, #7
 800aaec:	4393      	bics	r3, r2
 800aaee:	3308      	adds	r3, #8
 800aaf0:	9307      	str	r3, [sp, #28]
 800aaf2:	696b      	ldr	r3, [r5, #20]
 800aaf4:	9a04      	ldr	r2, [sp, #16]
 800aaf6:	189b      	adds	r3, r3, r2
 800aaf8:	616b      	str	r3, [r5, #20]
 800aafa:	e75d      	b.n	800a9b8 <_vfiprintf_r+0x8c>
 800aafc:	210a      	movs	r1, #10
 800aafe:	434b      	muls	r3, r1
 800ab00:	4667      	mov	r7, ip
 800ab02:	189b      	adds	r3, r3, r2
 800ab04:	3909      	subs	r1, #9
 800ab06:	e7a3      	b.n	800aa50 <_vfiprintf_r+0x124>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	425b      	negs	r3, r3
 800ab0c:	e7ce      	b.n	800aaac <_vfiprintf_r+0x180>
 800ab0e:	2300      	movs	r3, #0
 800ab10:	001a      	movs	r2, r3
 800ab12:	3701      	adds	r7, #1
 800ab14:	606b      	str	r3, [r5, #4]
 800ab16:	7839      	ldrb	r1, [r7, #0]
 800ab18:	1c78      	adds	r0, r7, #1
 800ab1a:	3930      	subs	r1, #48	; 0x30
 800ab1c:	4684      	mov	ip, r0
 800ab1e:	2909      	cmp	r1, #9
 800ab20:	d903      	bls.n	800ab2a <_vfiprintf_r+0x1fe>
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d0c3      	beq.n	800aaae <_vfiprintf_r+0x182>
 800ab26:	9209      	str	r2, [sp, #36]	; 0x24
 800ab28:	e7c1      	b.n	800aaae <_vfiprintf_r+0x182>
 800ab2a:	230a      	movs	r3, #10
 800ab2c:	435a      	muls	r2, r3
 800ab2e:	4667      	mov	r7, ip
 800ab30:	1852      	adds	r2, r2, r1
 800ab32:	3b09      	subs	r3, #9
 800ab34:	e7ef      	b.n	800ab16 <_vfiprintf_r+0x1ea>
 800ab36:	ab07      	add	r3, sp, #28
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	0022      	movs	r2, r4
 800ab3c:	0029      	movs	r1, r5
 800ab3e:	0030      	movs	r0, r6
 800ab40:	4b16      	ldr	r3, [pc, #88]	; (800ab9c <_vfiprintf_r+0x270>)
 800ab42:	f7fd fdbd 	bl	80086c0 <_printf_float>
 800ab46:	9004      	str	r0, [sp, #16]
 800ab48:	9b04      	ldr	r3, [sp, #16]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	d1d1      	bne.n	800aaf2 <_vfiprintf_r+0x1c6>
 800ab4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab50:	07db      	lsls	r3, r3, #31
 800ab52:	d405      	bmi.n	800ab60 <_vfiprintf_r+0x234>
 800ab54:	89a3      	ldrh	r3, [r4, #12]
 800ab56:	059b      	lsls	r3, r3, #22
 800ab58:	d402      	bmi.n	800ab60 <_vfiprintf_r+0x234>
 800ab5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab5c:	f000 fad4 	bl	800b108 <__retarget_lock_release_recursive>
 800ab60:	89a3      	ldrh	r3, [r4, #12]
 800ab62:	065b      	lsls	r3, r3, #25
 800ab64:	d500      	bpl.n	800ab68 <_vfiprintf_r+0x23c>
 800ab66:	e70a      	b.n	800a97e <_vfiprintf_r+0x52>
 800ab68:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ab6a:	e70a      	b.n	800a982 <_vfiprintf_r+0x56>
 800ab6c:	ab07      	add	r3, sp, #28
 800ab6e:	9300      	str	r3, [sp, #0]
 800ab70:	0022      	movs	r2, r4
 800ab72:	0029      	movs	r1, r5
 800ab74:	0030      	movs	r0, r6
 800ab76:	4b09      	ldr	r3, [pc, #36]	; (800ab9c <_vfiprintf_r+0x270>)
 800ab78:	f7fe f860 	bl	8008c3c <_printf_i>
 800ab7c:	e7e3      	b.n	800ab46 <_vfiprintf_r+0x21a>
 800ab7e:	46c0      	nop			; (mov r8, r8)
 800ab80:	0800c924 	.word	0x0800c924
 800ab84:	0800c944 	.word	0x0800c944
 800ab88:	0800c904 	.word	0x0800c904
 800ab8c:	0800c7ac 	.word	0x0800c7ac
 800ab90:	0800c7b2 	.word	0x0800c7b2
 800ab94:	0800c7b6 	.word	0x0800c7b6
 800ab98:	080086c1 	.word	0x080086c1
 800ab9c:	0800a907 	.word	0x0800a907

0800aba0 <__swbuf_r>:
 800aba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aba2:	0005      	movs	r5, r0
 800aba4:	000e      	movs	r6, r1
 800aba6:	0014      	movs	r4, r2
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d004      	beq.n	800abb6 <__swbuf_r+0x16>
 800abac:	6983      	ldr	r3, [r0, #24]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d101      	bne.n	800abb6 <__swbuf_r+0x16>
 800abb2:	f000 fa07 	bl	800afc4 <__sinit>
 800abb6:	4b22      	ldr	r3, [pc, #136]	; (800ac40 <__swbuf_r+0xa0>)
 800abb8:	429c      	cmp	r4, r3
 800abba:	d12e      	bne.n	800ac1a <__swbuf_r+0x7a>
 800abbc:	686c      	ldr	r4, [r5, #4]
 800abbe:	69a3      	ldr	r3, [r4, #24]
 800abc0:	60a3      	str	r3, [r4, #8]
 800abc2:	89a3      	ldrh	r3, [r4, #12]
 800abc4:	071b      	lsls	r3, r3, #28
 800abc6:	d532      	bpl.n	800ac2e <__swbuf_r+0x8e>
 800abc8:	6923      	ldr	r3, [r4, #16]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d02f      	beq.n	800ac2e <__swbuf_r+0x8e>
 800abce:	6823      	ldr	r3, [r4, #0]
 800abd0:	6922      	ldr	r2, [r4, #16]
 800abd2:	b2f7      	uxtb	r7, r6
 800abd4:	1a98      	subs	r0, r3, r2
 800abd6:	6963      	ldr	r3, [r4, #20]
 800abd8:	b2f6      	uxtb	r6, r6
 800abda:	4283      	cmp	r3, r0
 800abdc:	dc05      	bgt.n	800abea <__swbuf_r+0x4a>
 800abde:	0021      	movs	r1, r4
 800abe0:	0028      	movs	r0, r5
 800abe2:	f000 f94d 	bl	800ae80 <_fflush_r>
 800abe6:	2800      	cmp	r0, #0
 800abe8:	d127      	bne.n	800ac3a <__swbuf_r+0x9a>
 800abea:	68a3      	ldr	r3, [r4, #8]
 800abec:	3001      	adds	r0, #1
 800abee:	3b01      	subs	r3, #1
 800abf0:	60a3      	str	r3, [r4, #8]
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	1c5a      	adds	r2, r3, #1
 800abf6:	6022      	str	r2, [r4, #0]
 800abf8:	701f      	strb	r7, [r3, #0]
 800abfa:	6963      	ldr	r3, [r4, #20]
 800abfc:	4283      	cmp	r3, r0
 800abfe:	d004      	beq.n	800ac0a <__swbuf_r+0x6a>
 800ac00:	89a3      	ldrh	r3, [r4, #12]
 800ac02:	07db      	lsls	r3, r3, #31
 800ac04:	d507      	bpl.n	800ac16 <__swbuf_r+0x76>
 800ac06:	2e0a      	cmp	r6, #10
 800ac08:	d105      	bne.n	800ac16 <__swbuf_r+0x76>
 800ac0a:	0021      	movs	r1, r4
 800ac0c:	0028      	movs	r0, r5
 800ac0e:	f000 f937 	bl	800ae80 <_fflush_r>
 800ac12:	2800      	cmp	r0, #0
 800ac14:	d111      	bne.n	800ac3a <__swbuf_r+0x9a>
 800ac16:	0030      	movs	r0, r6
 800ac18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac1a:	4b0a      	ldr	r3, [pc, #40]	; (800ac44 <__swbuf_r+0xa4>)
 800ac1c:	429c      	cmp	r4, r3
 800ac1e:	d101      	bne.n	800ac24 <__swbuf_r+0x84>
 800ac20:	68ac      	ldr	r4, [r5, #8]
 800ac22:	e7cc      	b.n	800abbe <__swbuf_r+0x1e>
 800ac24:	4b08      	ldr	r3, [pc, #32]	; (800ac48 <__swbuf_r+0xa8>)
 800ac26:	429c      	cmp	r4, r3
 800ac28:	d1c9      	bne.n	800abbe <__swbuf_r+0x1e>
 800ac2a:	68ec      	ldr	r4, [r5, #12]
 800ac2c:	e7c7      	b.n	800abbe <__swbuf_r+0x1e>
 800ac2e:	0021      	movs	r1, r4
 800ac30:	0028      	movs	r0, r5
 800ac32:	f000 f819 	bl	800ac68 <__swsetup_r>
 800ac36:	2800      	cmp	r0, #0
 800ac38:	d0c9      	beq.n	800abce <__swbuf_r+0x2e>
 800ac3a:	2601      	movs	r6, #1
 800ac3c:	4276      	negs	r6, r6
 800ac3e:	e7ea      	b.n	800ac16 <__swbuf_r+0x76>
 800ac40:	0800c924 	.word	0x0800c924
 800ac44:	0800c944 	.word	0x0800c944
 800ac48:	0800c904 	.word	0x0800c904

0800ac4c <__ascii_wctomb>:
 800ac4c:	0003      	movs	r3, r0
 800ac4e:	1e08      	subs	r0, r1, #0
 800ac50:	d005      	beq.n	800ac5e <__ascii_wctomb+0x12>
 800ac52:	2aff      	cmp	r2, #255	; 0xff
 800ac54:	d904      	bls.n	800ac60 <__ascii_wctomb+0x14>
 800ac56:	228a      	movs	r2, #138	; 0x8a
 800ac58:	2001      	movs	r0, #1
 800ac5a:	601a      	str	r2, [r3, #0]
 800ac5c:	4240      	negs	r0, r0
 800ac5e:	4770      	bx	lr
 800ac60:	2001      	movs	r0, #1
 800ac62:	700a      	strb	r2, [r1, #0]
 800ac64:	e7fb      	b.n	800ac5e <__ascii_wctomb+0x12>
	...

0800ac68 <__swsetup_r>:
 800ac68:	4b37      	ldr	r3, [pc, #220]	; (800ad48 <__swsetup_r+0xe0>)
 800ac6a:	b570      	push	{r4, r5, r6, lr}
 800ac6c:	681d      	ldr	r5, [r3, #0]
 800ac6e:	0006      	movs	r6, r0
 800ac70:	000c      	movs	r4, r1
 800ac72:	2d00      	cmp	r5, #0
 800ac74:	d005      	beq.n	800ac82 <__swsetup_r+0x1a>
 800ac76:	69ab      	ldr	r3, [r5, #24]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d102      	bne.n	800ac82 <__swsetup_r+0x1a>
 800ac7c:	0028      	movs	r0, r5
 800ac7e:	f000 f9a1 	bl	800afc4 <__sinit>
 800ac82:	4b32      	ldr	r3, [pc, #200]	; (800ad4c <__swsetup_r+0xe4>)
 800ac84:	429c      	cmp	r4, r3
 800ac86:	d10f      	bne.n	800aca8 <__swsetup_r+0x40>
 800ac88:	686c      	ldr	r4, [r5, #4]
 800ac8a:	230c      	movs	r3, #12
 800ac8c:	5ee2      	ldrsh	r2, [r4, r3]
 800ac8e:	b293      	uxth	r3, r2
 800ac90:	0711      	lsls	r1, r2, #28
 800ac92:	d42d      	bmi.n	800acf0 <__swsetup_r+0x88>
 800ac94:	06d9      	lsls	r1, r3, #27
 800ac96:	d411      	bmi.n	800acbc <__swsetup_r+0x54>
 800ac98:	2309      	movs	r3, #9
 800ac9a:	2001      	movs	r0, #1
 800ac9c:	6033      	str	r3, [r6, #0]
 800ac9e:	3337      	adds	r3, #55	; 0x37
 800aca0:	4313      	orrs	r3, r2
 800aca2:	81a3      	strh	r3, [r4, #12]
 800aca4:	4240      	negs	r0, r0
 800aca6:	bd70      	pop	{r4, r5, r6, pc}
 800aca8:	4b29      	ldr	r3, [pc, #164]	; (800ad50 <__swsetup_r+0xe8>)
 800acaa:	429c      	cmp	r4, r3
 800acac:	d101      	bne.n	800acb2 <__swsetup_r+0x4a>
 800acae:	68ac      	ldr	r4, [r5, #8]
 800acb0:	e7eb      	b.n	800ac8a <__swsetup_r+0x22>
 800acb2:	4b28      	ldr	r3, [pc, #160]	; (800ad54 <__swsetup_r+0xec>)
 800acb4:	429c      	cmp	r4, r3
 800acb6:	d1e8      	bne.n	800ac8a <__swsetup_r+0x22>
 800acb8:	68ec      	ldr	r4, [r5, #12]
 800acba:	e7e6      	b.n	800ac8a <__swsetup_r+0x22>
 800acbc:	075b      	lsls	r3, r3, #29
 800acbe:	d513      	bpl.n	800ace8 <__swsetup_r+0x80>
 800acc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acc2:	2900      	cmp	r1, #0
 800acc4:	d008      	beq.n	800acd8 <__swsetup_r+0x70>
 800acc6:	0023      	movs	r3, r4
 800acc8:	3344      	adds	r3, #68	; 0x44
 800acca:	4299      	cmp	r1, r3
 800accc:	d002      	beq.n	800acd4 <__swsetup_r+0x6c>
 800acce:	0030      	movs	r0, r6
 800acd0:	f7ff fb5e 	bl	800a390 <_free_r>
 800acd4:	2300      	movs	r3, #0
 800acd6:	6363      	str	r3, [r4, #52]	; 0x34
 800acd8:	2224      	movs	r2, #36	; 0x24
 800acda:	89a3      	ldrh	r3, [r4, #12]
 800acdc:	4393      	bics	r3, r2
 800acde:	81a3      	strh	r3, [r4, #12]
 800ace0:	2300      	movs	r3, #0
 800ace2:	6063      	str	r3, [r4, #4]
 800ace4:	6923      	ldr	r3, [r4, #16]
 800ace6:	6023      	str	r3, [r4, #0]
 800ace8:	2308      	movs	r3, #8
 800acea:	89a2      	ldrh	r2, [r4, #12]
 800acec:	4313      	orrs	r3, r2
 800acee:	81a3      	strh	r3, [r4, #12]
 800acf0:	6923      	ldr	r3, [r4, #16]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d10b      	bne.n	800ad0e <__swsetup_r+0xa6>
 800acf6:	21a0      	movs	r1, #160	; 0xa0
 800acf8:	2280      	movs	r2, #128	; 0x80
 800acfa:	89a3      	ldrh	r3, [r4, #12]
 800acfc:	0089      	lsls	r1, r1, #2
 800acfe:	0092      	lsls	r2, r2, #2
 800ad00:	400b      	ands	r3, r1
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d003      	beq.n	800ad0e <__swsetup_r+0xa6>
 800ad06:	0021      	movs	r1, r4
 800ad08:	0030      	movs	r0, r6
 800ad0a:	f000 fa27 	bl	800b15c <__smakebuf_r>
 800ad0e:	220c      	movs	r2, #12
 800ad10:	5ea3      	ldrsh	r3, [r4, r2]
 800ad12:	2001      	movs	r0, #1
 800ad14:	001a      	movs	r2, r3
 800ad16:	b299      	uxth	r1, r3
 800ad18:	4002      	ands	r2, r0
 800ad1a:	4203      	tst	r3, r0
 800ad1c:	d00f      	beq.n	800ad3e <__swsetup_r+0xd6>
 800ad1e:	2200      	movs	r2, #0
 800ad20:	60a2      	str	r2, [r4, #8]
 800ad22:	6962      	ldr	r2, [r4, #20]
 800ad24:	4252      	negs	r2, r2
 800ad26:	61a2      	str	r2, [r4, #24]
 800ad28:	2000      	movs	r0, #0
 800ad2a:	6922      	ldr	r2, [r4, #16]
 800ad2c:	4282      	cmp	r2, r0
 800ad2e:	d1ba      	bne.n	800aca6 <__swsetup_r+0x3e>
 800ad30:	060a      	lsls	r2, r1, #24
 800ad32:	d5b8      	bpl.n	800aca6 <__swsetup_r+0x3e>
 800ad34:	2240      	movs	r2, #64	; 0x40
 800ad36:	4313      	orrs	r3, r2
 800ad38:	81a3      	strh	r3, [r4, #12]
 800ad3a:	3801      	subs	r0, #1
 800ad3c:	e7b3      	b.n	800aca6 <__swsetup_r+0x3e>
 800ad3e:	0788      	lsls	r0, r1, #30
 800ad40:	d400      	bmi.n	800ad44 <__swsetup_r+0xdc>
 800ad42:	6962      	ldr	r2, [r4, #20]
 800ad44:	60a2      	str	r2, [r4, #8]
 800ad46:	e7ef      	b.n	800ad28 <__swsetup_r+0xc0>
 800ad48:	2000000c 	.word	0x2000000c
 800ad4c:	0800c924 	.word	0x0800c924
 800ad50:	0800c944 	.word	0x0800c944
 800ad54:	0800c904 	.word	0x0800c904

0800ad58 <abort>:
 800ad58:	2006      	movs	r0, #6
 800ad5a:	b510      	push	{r4, lr}
 800ad5c:	f000 fa74 	bl	800b248 <raise>
 800ad60:	2001      	movs	r0, #1
 800ad62:	f7f9 fe30 	bl	80049c6 <_exit>
	...

0800ad68 <__sflush_r>:
 800ad68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad6a:	898b      	ldrh	r3, [r1, #12]
 800ad6c:	0005      	movs	r5, r0
 800ad6e:	000c      	movs	r4, r1
 800ad70:	071a      	lsls	r2, r3, #28
 800ad72:	d45f      	bmi.n	800ae34 <__sflush_r+0xcc>
 800ad74:	684a      	ldr	r2, [r1, #4]
 800ad76:	2a00      	cmp	r2, #0
 800ad78:	dc04      	bgt.n	800ad84 <__sflush_r+0x1c>
 800ad7a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ad7c:	2a00      	cmp	r2, #0
 800ad7e:	dc01      	bgt.n	800ad84 <__sflush_r+0x1c>
 800ad80:	2000      	movs	r0, #0
 800ad82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad84:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ad86:	2f00      	cmp	r7, #0
 800ad88:	d0fa      	beq.n	800ad80 <__sflush_r+0x18>
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	2180      	movs	r1, #128	; 0x80
 800ad8e:	682e      	ldr	r6, [r5, #0]
 800ad90:	602a      	str	r2, [r5, #0]
 800ad92:	001a      	movs	r2, r3
 800ad94:	0149      	lsls	r1, r1, #5
 800ad96:	400a      	ands	r2, r1
 800ad98:	420b      	tst	r3, r1
 800ad9a:	d034      	beq.n	800ae06 <__sflush_r+0x9e>
 800ad9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad9e:	89a3      	ldrh	r3, [r4, #12]
 800ada0:	075b      	lsls	r3, r3, #29
 800ada2:	d506      	bpl.n	800adb2 <__sflush_r+0x4a>
 800ada4:	6863      	ldr	r3, [r4, #4]
 800ada6:	1ac0      	subs	r0, r0, r3
 800ada8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d001      	beq.n	800adb2 <__sflush_r+0x4a>
 800adae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adb0:	1ac0      	subs	r0, r0, r3
 800adb2:	0002      	movs	r2, r0
 800adb4:	6a21      	ldr	r1, [r4, #32]
 800adb6:	2300      	movs	r3, #0
 800adb8:	0028      	movs	r0, r5
 800adba:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800adbc:	47b8      	blx	r7
 800adbe:	89a1      	ldrh	r1, [r4, #12]
 800adc0:	1c43      	adds	r3, r0, #1
 800adc2:	d106      	bne.n	800add2 <__sflush_r+0x6a>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	2b1d      	cmp	r3, #29
 800adc8:	d831      	bhi.n	800ae2e <__sflush_r+0xc6>
 800adca:	4a2c      	ldr	r2, [pc, #176]	; (800ae7c <__sflush_r+0x114>)
 800adcc:	40da      	lsrs	r2, r3
 800adce:	07d3      	lsls	r3, r2, #31
 800add0:	d52d      	bpl.n	800ae2e <__sflush_r+0xc6>
 800add2:	2300      	movs	r3, #0
 800add4:	6063      	str	r3, [r4, #4]
 800add6:	6923      	ldr	r3, [r4, #16]
 800add8:	6023      	str	r3, [r4, #0]
 800adda:	04cb      	lsls	r3, r1, #19
 800addc:	d505      	bpl.n	800adea <__sflush_r+0x82>
 800adde:	1c43      	adds	r3, r0, #1
 800ade0:	d102      	bne.n	800ade8 <__sflush_r+0x80>
 800ade2:	682b      	ldr	r3, [r5, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d100      	bne.n	800adea <__sflush_r+0x82>
 800ade8:	6560      	str	r0, [r4, #84]	; 0x54
 800adea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adec:	602e      	str	r6, [r5, #0]
 800adee:	2900      	cmp	r1, #0
 800adf0:	d0c6      	beq.n	800ad80 <__sflush_r+0x18>
 800adf2:	0023      	movs	r3, r4
 800adf4:	3344      	adds	r3, #68	; 0x44
 800adf6:	4299      	cmp	r1, r3
 800adf8:	d002      	beq.n	800ae00 <__sflush_r+0x98>
 800adfa:	0028      	movs	r0, r5
 800adfc:	f7ff fac8 	bl	800a390 <_free_r>
 800ae00:	2000      	movs	r0, #0
 800ae02:	6360      	str	r0, [r4, #52]	; 0x34
 800ae04:	e7bd      	b.n	800ad82 <__sflush_r+0x1a>
 800ae06:	2301      	movs	r3, #1
 800ae08:	0028      	movs	r0, r5
 800ae0a:	6a21      	ldr	r1, [r4, #32]
 800ae0c:	47b8      	blx	r7
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	d1c5      	bne.n	800ad9e <__sflush_r+0x36>
 800ae12:	682b      	ldr	r3, [r5, #0]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d0c2      	beq.n	800ad9e <__sflush_r+0x36>
 800ae18:	2b1d      	cmp	r3, #29
 800ae1a:	d001      	beq.n	800ae20 <__sflush_r+0xb8>
 800ae1c:	2b16      	cmp	r3, #22
 800ae1e:	d101      	bne.n	800ae24 <__sflush_r+0xbc>
 800ae20:	602e      	str	r6, [r5, #0]
 800ae22:	e7ad      	b.n	800ad80 <__sflush_r+0x18>
 800ae24:	2340      	movs	r3, #64	; 0x40
 800ae26:	89a2      	ldrh	r2, [r4, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	81a3      	strh	r3, [r4, #12]
 800ae2c:	e7a9      	b.n	800ad82 <__sflush_r+0x1a>
 800ae2e:	2340      	movs	r3, #64	; 0x40
 800ae30:	430b      	orrs	r3, r1
 800ae32:	e7fa      	b.n	800ae2a <__sflush_r+0xc2>
 800ae34:	690f      	ldr	r7, [r1, #16]
 800ae36:	2f00      	cmp	r7, #0
 800ae38:	d0a2      	beq.n	800ad80 <__sflush_r+0x18>
 800ae3a:	680a      	ldr	r2, [r1, #0]
 800ae3c:	600f      	str	r7, [r1, #0]
 800ae3e:	1bd2      	subs	r2, r2, r7
 800ae40:	9201      	str	r2, [sp, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	079b      	lsls	r3, r3, #30
 800ae46:	d100      	bne.n	800ae4a <__sflush_r+0xe2>
 800ae48:	694a      	ldr	r2, [r1, #20]
 800ae4a:	60a2      	str	r2, [r4, #8]
 800ae4c:	9b01      	ldr	r3, [sp, #4]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	dc00      	bgt.n	800ae54 <__sflush_r+0xec>
 800ae52:	e795      	b.n	800ad80 <__sflush_r+0x18>
 800ae54:	003a      	movs	r2, r7
 800ae56:	0028      	movs	r0, r5
 800ae58:	9b01      	ldr	r3, [sp, #4]
 800ae5a:	6a21      	ldr	r1, [r4, #32]
 800ae5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae5e:	47b0      	blx	r6
 800ae60:	2800      	cmp	r0, #0
 800ae62:	dc06      	bgt.n	800ae72 <__sflush_r+0x10a>
 800ae64:	2340      	movs	r3, #64	; 0x40
 800ae66:	2001      	movs	r0, #1
 800ae68:	89a2      	ldrh	r2, [r4, #12]
 800ae6a:	4240      	negs	r0, r0
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	81a3      	strh	r3, [r4, #12]
 800ae70:	e787      	b.n	800ad82 <__sflush_r+0x1a>
 800ae72:	9b01      	ldr	r3, [sp, #4]
 800ae74:	183f      	adds	r7, r7, r0
 800ae76:	1a1b      	subs	r3, r3, r0
 800ae78:	9301      	str	r3, [sp, #4]
 800ae7a:	e7e7      	b.n	800ae4c <__sflush_r+0xe4>
 800ae7c:	20400001 	.word	0x20400001

0800ae80 <_fflush_r>:
 800ae80:	690b      	ldr	r3, [r1, #16]
 800ae82:	b570      	push	{r4, r5, r6, lr}
 800ae84:	0005      	movs	r5, r0
 800ae86:	000c      	movs	r4, r1
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <_fflush_r+0x12>
 800ae8c:	2500      	movs	r5, #0
 800ae8e:	0028      	movs	r0, r5
 800ae90:	bd70      	pop	{r4, r5, r6, pc}
 800ae92:	2800      	cmp	r0, #0
 800ae94:	d004      	beq.n	800aea0 <_fflush_r+0x20>
 800ae96:	6983      	ldr	r3, [r0, #24]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <_fflush_r+0x20>
 800ae9c:	f000 f892 	bl	800afc4 <__sinit>
 800aea0:	4b14      	ldr	r3, [pc, #80]	; (800aef4 <_fflush_r+0x74>)
 800aea2:	429c      	cmp	r4, r3
 800aea4:	d11b      	bne.n	800aede <_fflush_r+0x5e>
 800aea6:	686c      	ldr	r4, [r5, #4]
 800aea8:	220c      	movs	r2, #12
 800aeaa:	5ea3      	ldrsh	r3, [r4, r2]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d0ed      	beq.n	800ae8c <_fflush_r+0xc>
 800aeb0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aeb2:	07d2      	lsls	r2, r2, #31
 800aeb4:	d404      	bmi.n	800aec0 <_fflush_r+0x40>
 800aeb6:	059b      	lsls	r3, r3, #22
 800aeb8:	d402      	bmi.n	800aec0 <_fflush_r+0x40>
 800aeba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aebc:	f000 f923 	bl	800b106 <__retarget_lock_acquire_recursive>
 800aec0:	0028      	movs	r0, r5
 800aec2:	0021      	movs	r1, r4
 800aec4:	f7ff ff50 	bl	800ad68 <__sflush_r>
 800aec8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeca:	0005      	movs	r5, r0
 800aecc:	07db      	lsls	r3, r3, #31
 800aece:	d4de      	bmi.n	800ae8e <_fflush_r+0xe>
 800aed0:	89a3      	ldrh	r3, [r4, #12]
 800aed2:	059b      	lsls	r3, r3, #22
 800aed4:	d4db      	bmi.n	800ae8e <_fflush_r+0xe>
 800aed6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aed8:	f000 f916 	bl	800b108 <__retarget_lock_release_recursive>
 800aedc:	e7d7      	b.n	800ae8e <_fflush_r+0xe>
 800aede:	4b06      	ldr	r3, [pc, #24]	; (800aef8 <_fflush_r+0x78>)
 800aee0:	429c      	cmp	r4, r3
 800aee2:	d101      	bne.n	800aee8 <_fflush_r+0x68>
 800aee4:	68ac      	ldr	r4, [r5, #8]
 800aee6:	e7df      	b.n	800aea8 <_fflush_r+0x28>
 800aee8:	4b04      	ldr	r3, [pc, #16]	; (800aefc <_fflush_r+0x7c>)
 800aeea:	429c      	cmp	r4, r3
 800aeec:	d1dc      	bne.n	800aea8 <_fflush_r+0x28>
 800aeee:	68ec      	ldr	r4, [r5, #12]
 800aef0:	e7da      	b.n	800aea8 <_fflush_r+0x28>
 800aef2:	46c0      	nop			; (mov r8, r8)
 800aef4:	0800c924 	.word	0x0800c924
 800aef8:	0800c944 	.word	0x0800c944
 800aefc:	0800c904 	.word	0x0800c904

0800af00 <std>:
 800af00:	2300      	movs	r3, #0
 800af02:	b510      	push	{r4, lr}
 800af04:	0004      	movs	r4, r0
 800af06:	6003      	str	r3, [r0, #0]
 800af08:	6043      	str	r3, [r0, #4]
 800af0a:	6083      	str	r3, [r0, #8]
 800af0c:	8181      	strh	r1, [r0, #12]
 800af0e:	6643      	str	r3, [r0, #100]	; 0x64
 800af10:	0019      	movs	r1, r3
 800af12:	81c2      	strh	r2, [r0, #14]
 800af14:	6103      	str	r3, [r0, #16]
 800af16:	6143      	str	r3, [r0, #20]
 800af18:	6183      	str	r3, [r0, #24]
 800af1a:	2208      	movs	r2, #8
 800af1c:	305c      	adds	r0, #92	; 0x5c
 800af1e:	f7fd fb1d 	bl	800855c <memset>
 800af22:	4b05      	ldr	r3, [pc, #20]	; (800af38 <std+0x38>)
 800af24:	6263      	str	r3, [r4, #36]	; 0x24
 800af26:	4b05      	ldr	r3, [pc, #20]	; (800af3c <std+0x3c>)
 800af28:	6224      	str	r4, [r4, #32]
 800af2a:	62a3      	str	r3, [r4, #40]	; 0x28
 800af2c:	4b04      	ldr	r3, [pc, #16]	; (800af40 <std+0x40>)
 800af2e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af30:	4b04      	ldr	r3, [pc, #16]	; (800af44 <std+0x44>)
 800af32:	6323      	str	r3, [r4, #48]	; 0x30
 800af34:	bd10      	pop	{r4, pc}
 800af36:	46c0      	nop			; (mov r8, r8)
 800af38:	0800b289 	.word	0x0800b289
 800af3c:	0800b2b1 	.word	0x0800b2b1
 800af40:	0800b2e9 	.word	0x0800b2e9
 800af44:	0800b315 	.word	0x0800b315

0800af48 <_cleanup_r>:
 800af48:	b510      	push	{r4, lr}
 800af4a:	4902      	ldr	r1, [pc, #8]	; (800af54 <_cleanup_r+0xc>)
 800af4c:	f000 f8ba 	bl	800b0c4 <_fwalk_reent>
 800af50:	bd10      	pop	{r4, pc}
 800af52:	46c0      	nop			; (mov r8, r8)
 800af54:	0800ae81 	.word	0x0800ae81

0800af58 <__sfmoreglue>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	2568      	movs	r5, #104	; 0x68
 800af5c:	1e4a      	subs	r2, r1, #1
 800af5e:	4355      	muls	r5, r2
 800af60:	000e      	movs	r6, r1
 800af62:	0029      	movs	r1, r5
 800af64:	3174      	adds	r1, #116	; 0x74
 800af66:	f7ff fa5d 	bl	800a424 <_malloc_r>
 800af6a:	1e04      	subs	r4, r0, #0
 800af6c:	d008      	beq.n	800af80 <__sfmoreglue+0x28>
 800af6e:	2100      	movs	r1, #0
 800af70:	002a      	movs	r2, r5
 800af72:	6001      	str	r1, [r0, #0]
 800af74:	6046      	str	r6, [r0, #4]
 800af76:	300c      	adds	r0, #12
 800af78:	60a0      	str	r0, [r4, #8]
 800af7a:	3268      	adds	r2, #104	; 0x68
 800af7c:	f7fd faee 	bl	800855c <memset>
 800af80:	0020      	movs	r0, r4
 800af82:	bd70      	pop	{r4, r5, r6, pc}

0800af84 <__sfp_lock_acquire>:
 800af84:	b510      	push	{r4, lr}
 800af86:	4802      	ldr	r0, [pc, #8]	; (800af90 <__sfp_lock_acquire+0xc>)
 800af88:	f000 f8bd 	bl	800b106 <__retarget_lock_acquire_recursive>
 800af8c:	bd10      	pop	{r4, pc}
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	2000045c 	.word	0x2000045c

0800af94 <__sfp_lock_release>:
 800af94:	b510      	push	{r4, lr}
 800af96:	4802      	ldr	r0, [pc, #8]	; (800afa0 <__sfp_lock_release+0xc>)
 800af98:	f000 f8b6 	bl	800b108 <__retarget_lock_release_recursive>
 800af9c:	bd10      	pop	{r4, pc}
 800af9e:	46c0      	nop			; (mov r8, r8)
 800afa0:	2000045c 	.word	0x2000045c

0800afa4 <__sinit_lock_acquire>:
 800afa4:	b510      	push	{r4, lr}
 800afa6:	4802      	ldr	r0, [pc, #8]	; (800afb0 <__sinit_lock_acquire+0xc>)
 800afa8:	f000 f8ad 	bl	800b106 <__retarget_lock_acquire_recursive>
 800afac:	bd10      	pop	{r4, pc}
 800afae:	46c0      	nop			; (mov r8, r8)
 800afb0:	20000457 	.word	0x20000457

0800afb4 <__sinit_lock_release>:
 800afb4:	b510      	push	{r4, lr}
 800afb6:	4802      	ldr	r0, [pc, #8]	; (800afc0 <__sinit_lock_release+0xc>)
 800afb8:	f000 f8a6 	bl	800b108 <__retarget_lock_release_recursive>
 800afbc:	bd10      	pop	{r4, pc}
 800afbe:	46c0      	nop			; (mov r8, r8)
 800afc0:	20000457 	.word	0x20000457

0800afc4 <__sinit>:
 800afc4:	b513      	push	{r0, r1, r4, lr}
 800afc6:	0004      	movs	r4, r0
 800afc8:	f7ff ffec 	bl	800afa4 <__sinit_lock_acquire>
 800afcc:	69a3      	ldr	r3, [r4, #24]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d002      	beq.n	800afd8 <__sinit+0x14>
 800afd2:	f7ff ffef 	bl	800afb4 <__sinit_lock_release>
 800afd6:	bd13      	pop	{r0, r1, r4, pc}
 800afd8:	64a3      	str	r3, [r4, #72]	; 0x48
 800afda:	64e3      	str	r3, [r4, #76]	; 0x4c
 800afdc:	6523      	str	r3, [r4, #80]	; 0x50
 800afde:	4b13      	ldr	r3, [pc, #76]	; (800b02c <__sinit+0x68>)
 800afe0:	4a13      	ldr	r2, [pc, #76]	; (800b030 <__sinit+0x6c>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	62a2      	str	r2, [r4, #40]	; 0x28
 800afe6:	9301      	str	r3, [sp, #4]
 800afe8:	42a3      	cmp	r3, r4
 800afea:	d101      	bne.n	800aff0 <__sinit+0x2c>
 800afec:	2301      	movs	r3, #1
 800afee:	61a3      	str	r3, [r4, #24]
 800aff0:	0020      	movs	r0, r4
 800aff2:	f000 f81f 	bl	800b034 <__sfp>
 800aff6:	6060      	str	r0, [r4, #4]
 800aff8:	0020      	movs	r0, r4
 800affa:	f000 f81b 	bl	800b034 <__sfp>
 800affe:	60a0      	str	r0, [r4, #8]
 800b000:	0020      	movs	r0, r4
 800b002:	f000 f817 	bl	800b034 <__sfp>
 800b006:	2200      	movs	r2, #0
 800b008:	2104      	movs	r1, #4
 800b00a:	60e0      	str	r0, [r4, #12]
 800b00c:	6860      	ldr	r0, [r4, #4]
 800b00e:	f7ff ff77 	bl	800af00 <std>
 800b012:	2201      	movs	r2, #1
 800b014:	2109      	movs	r1, #9
 800b016:	68a0      	ldr	r0, [r4, #8]
 800b018:	f7ff ff72 	bl	800af00 <std>
 800b01c:	2202      	movs	r2, #2
 800b01e:	2112      	movs	r1, #18
 800b020:	68e0      	ldr	r0, [r4, #12]
 800b022:	f7ff ff6d 	bl	800af00 <std>
 800b026:	2301      	movs	r3, #1
 800b028:	61a3      	str	r3, [r4, #24]
 800b02a:	e7d2      	b.n	800afd2 <__sinit+0xe>
 800b02c:	0800c584 	.word	0x0800c584
 800b030:	0800af49 	.word	0x0800af49

0800b034 <__sfp>:
 800b034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b036:	0007      	movs	r7, r0
 800b038:	f7ff ffa4 	bl	800af84 <__sfp_lock_acquire>
 800b03c:	4b1f      	ldr	r3, [pc, #124]	; (800b0bc <__sfp+0x88>)
 800b03e:	681e      	ldr	r6, [r3, #0]
 800b040:	69b3      	ldr	r3, [r6, #24]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d102      	bne.n	800b04c <__sfp+0x18>
 800b046:	0030      	movs	r0, r6
 800b048:	f7ff ffbc 	bl	800afc4 <__sinit>
 800b04c:	3648      	adds	r6, #72	; 0x48
 800b04e:	68b4      	ldr	r4, [r6, #8]
 800b050:	6873      	ldr	r3, [r6, #4]
 800b052:	3b01      	subs	r3, #1
 800b054:	d504      	bpl.n	800b060 <__sfp+0x2c>
 800b056:	6833      	ldr	r3, [r6, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d022      	beq.n	800b0a2 <__sfp+0x6e>
 800b05c:	6836      	ldr	r6, [r6, #0]
 800b05e:	e7f6      	b.n	800b04e <__sfp+0x1a>
 800b060:	220c      	movs	r2, #12
 800b062:	5ea5      	ldrsh	r5, [r4, r2]
 800b064:	2d00      	cmp	r5, #0
 800b066:	d11a      	bne.n	800b09e <__sfp+0x6a>
 800b068:	0020      	movs	r0, r4
 800b06a:	4b15      	ldr	r3, [pc, #84]	; (800b0c0 <__sfp+0x8c>)
 800b06c:	3058      	adds	r0, #88	; 0x58
 800b06e:	60e3      	str	r3, [r4, #12]
 800b070:	6665      	str	r5, [r4, #100]	; 0x64
 800b072:	f000 f847 	bl	800b104 <__retarget_lock_init_recursive>
 800b076:	f7ff ff8d 	bl	800af94 <__sfp_lock_release>
 800b07a:	0020      	movs	r0, r4
 800b07c:	2208      	movs	r2, #8
 800b07e:	0029      	movs	r1, r5
 800b080:	6025      	str	r5, [r4, #0]
 800b082:	60a5      	str	r5, [r4, #8]
 800b084:	6065      	str	r5, [r4, #4]
 800b086:	6125      	str	r5, [r4, #16]
 800b088:	6165      	str	r5, [r4, #20]
 800b08a:	61a5      	str	r5, [r4, #24]
 800b08c:	305c      	adds	r0, #92	; 0x5c
 800b08e:	f7fd fa65 	bl	800855c <memset>
 800b092:	6365      	str	r5, [r4, #52]	; 0x34
 800b094:	63a5      	str	r5, [r4, #56]	; 0x38
 800b096:	64a5      	str	r5, [r4, #72]	; 0x48
 800b098:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b09a:	0020      	movs	r0, r4
 800b09c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b09e:	3468      	adds	r4, #104	; 0x68
 800b0a0:	e7d7      	b.n	800b052 <__sfp+0x1e>
 800b0a2:	2104      	movs	r1, #4
 800b0a4:	0038      	movs	r0, r7
 800b0a6:	f7ff ff57 	bl	800af58 <__sfmoreglue>
 800b0aa:	1e04      	subs	r4, r0, #0
 800b0ac:	6030      	str	r0, [r6, #0]
 800b0ae:	d1d5      	bne.n	800b05c <__sfp+0x28>
 800b0b0:	f7ff ff70 	bl	800af94 <__sfp_lock_release>
 800b0b4:	230c      	movs	r3, #12
 800b0b6:	603b      	str	r3, [r7, #0]
 800b0b8:	e7ef      	b.n	800b09a <__sfp+0x66>
 800b0ba:	46c0      	nop			; (mov r8, r8)
 800b0bc:	0800c584 	.word	0x0800c584
 800b0c0:	ffff0001 	.word	0xffff0001

0800b0c4 <_fwalk_reent>:
 800b0c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0c6:	0004      	movs	r4, r0
 800b0c8:	0006      	movs	r6, r0
 800b0ca:	2700      	movs	r7, #0
 800b0cc:	9101      	str	r1, [sp, #4]
 800b0ce:	3448      	adds	r4, #72	; 0x48
 800b0d0:	6863      	ldr	r3, [r4, #4]
 800b0d2:	68a5      	ldr	r5, [r4, #8]
 800b0d4:	9300      	str	r3, [sp, #0]
 800b0d6:	9b00      	ldr	r3, [sp, #0]
 800b0d8:	3b01      	subs	r3, #1
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	d504      	bpl.n	800b0e8 <_fwalk_reent+0x24>
 800b0de:	6824      	ldr	r4, [r4, #0]
 800b0e0:	2c00      	cmp	r4, #0
 800b0e2:	d1f5      	bne.n	800b0d0 <_fwalk_reent+0xc>
 800b0e4:	0038      	movs	r0, r7
 800b0e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0e8:	89ab      	ldrh	r3, [r5, #12]
 800b0ea:	2b01      	cmp	r3, #1
 800b0ec:	d908      	bls.n	800b100 <_fwalk_reent+0x3c>
 800b0ee:	220e      	movs	r2, #14
 800b0f0:	5eab      	ldrsh	r3, [r5, r2]
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	d004      	beq.n	800b100 <_fwalk_reent+0x3c>
 800b0f6:	0029      	movs	r1, r5
 800b0f8:	0030      	movs	r0, r6
 800b0fa:	9b01      	ldr	r3, [sp, #4]
 800b0fc:	4798      	blx	r3
 800b0fe:	4307      	orrs	r7, r0
 800b100:	3568      	adds	r5, #104	; 0x68
 800b102:	e7e8      	b.n	800b0d6 <_fwalk_reent+0x12>

0800b104 <__retarget_lock_init_recursive>:
 800b104:	4770      	bx	lr

0800b106 <__retarget_lock_acquire_recursive>:
 800b106:	4770      	bx	lr

0800b108 <__retarget_lock_release_recursive>:
 800b108:	4770      	bx	lr
	...

0800b10c <__swhatbuf_r>:
 800b10c:	b570      	push	{r4, r5, r6, lr}
 800b10e:	000e      	movs	r6, r1
 800b110:	001d      	movs	r5, r3
 800b112:	230e      	movs	r3, #14
 800b114:	5ec9      	ldrsh	r1, [r1, r3]
 800b116:	0014      	movs	r4, r2
 800b118:	b096      	sub	sp, #88	; 0x58
 800b11a:	2900      	cmp	r1, #0
 800b11c:	da07      	bge.n	800b12e <__swhatbuf_r+0x22>
 800b11e:	2300      	movs	r3, #0
 800b120:	602b      	str	r3, [r5, #0]
 800b122:	89b3      	ldrh	r3, [r6, #12]
 800b124:	061b      	lsls	r3, r3, #24
 800b126:	d411      	bmi.n	800b14c <__swhatbuf_r+0x40>
 800b128:	2380      	movs	r3, #128	; 0x80
 800b12a:	00db      	lsls	r3, r3, #3
 800b12c:	e00f      	b.n	800b14e <__swhatbuf_r+0x42>
 800b12e:	466a      	mov	r2, sp
 800b130:	f000 f91c 	bl	800b36c <_fstat_r>
 800b134:	2800      	cmp	r0, #0
 800b136:	dbf2      	blt.n	800b11e <__swhatbuf_r+0x12>
 800b138:	23f0      	movs	r3, #240	; 0xf0
 800b13a:	9901      	ldr	r1, [sp, #4]
 800b13c:	021b      	lsls	r3, r3, #8
 800b13e:	4019      	ands	r1, r3
 800b140:	4b05      	ldr	r3, [pc, #20]	; (800b158 <__swhatbuf_r+0x4c>)
 800b142:	18c9      	adds	r1, r1, r3
 800b144:	424b      	negs	r3, r1
 800b146:	4159      	adcs	r1, r3
 800b148:	6029      	str	r1, [r5, #0]
 800b14a:	e7ed      	b.n	800b128 <__swhatbuf_r+0x1c>
 800b14c:	2340      	movs	r3, #64	; 0x40
 800b14e:	2000      	movs	r0, #0
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	b016      	add	sp, #88	; 0x58
 800b154:	bd70      	pop	{r4, r5, r6, pc}
 800b156:	46c0      	nop			; (mov r8, r8)
 800b158:	ffffe000 	.word	0xffffe000

0800b15c <__smakebuf_r>:
 800b15c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b15e:	2602      	movs	r6, #2
 800b160:	898b      	ldrh	r3, [r1, #12]
 800b162:	0005      	movs	r5, r0
 800b164:	000c      	movs	r4, r1
 800b166:	4233      	tst	r3, r6
 800b168:	d006      	beq.n	800b178 <__smakebuf_r+0x1c>
 800b16a:	0023      	movs	r3, r4
 800b16c:	3347      	adds	r3, #71	; 0x47
 800b16e:	6023      	str	r3, [r4, #0]
 800b170:	6123      	str	r3, [r4, #16]
 800b172:	2301      	movs	r3, #1
 800b174:	6163      	str	r3, [r4, #20]
 800b176:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b178:	466a      	mov	r2, sp
 800b17a:	ab01      	add	r3, sp, #4
 800b17c:	f7ff ffc6 	bl	800b10c <__swhatbuf_r>
 800b180:	9900      	ldr	r1, [sp, #0]
 800b182:	0007      	movs	r7, r0
 800b184:	0028      	movs	r0, r5
 800b186:	f7ff f94d 	bl	800a424 <_malloc_r>
 800b18a:	2800      	cmp	r0, #0
 800b18c:	d108      	bne.n	800b1a0 <__smakebuf_r+0x44>
 800b18e:	220c      	movs	r2, #12
 800b190:	5ea3      	ldrsh	r3, [r4, r2]
 800b192:	059a      	lsls	r2, r3, #22
 800b194:	d4ef      	bmi.n	800b176 <__smakebuf_r+0x1a>
 800b196:	2203      	movs	r2, #3
 800b198:	4393      	bics	r3, r2
 800b19a:	431e      	orrs	r6, r3
 800b19c:	81a6      	strh	r6, [r4, #12]
 800b19e:	e7e4      	b.n	800b16a <__smakebuf_r+0xe>
 800b1a0:	4b0f      	ldr	r3, [pc, #60]	; (800b1e0 <__smakebuf_r+0x84>)
 800b1a2:	62ab      	str	r3, [r5, #40]	; 0x28
 800b1a4:	2380      	movs	r3, #128	; 0x80
 800b1a6:	89a2      	ldrh	r2, [r4, #12]
 800b1a8:	6020      	str	r0, [r4, #0]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	81a3      	strh	r3, [r4, #12]
 800b1ae:	9b00      	ldr	r3, [sp, #0]
 800b1b0:	6120      	str	r0, [r4, #16]
 800b1b2:	6163      	str	r3, [r4, #20]
 800b1b4:	9b01      	ldr	r3, [sp, #4]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d00d      	beq.n	800b1d6 <__smakebuf_r+0x7a>
 800b1ba:	0028      	movs	r0, r5
 800b1bc:	230e      	movs	r3, #14
 800b1be:	5ee1      	ldrsh	r1, [r4, r3]
 800b1c0:	f000 f8e6 	bl	800b390 <_isatty_r>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d006      	beq.n	800b1d6 <__smakebuf_r+0x7a>
 800b1c8:	2203      	movs	r2, #3
 800b1ca:	89a3      	ldrh	r3, [r4, #12]
 800b1cc:	4393      	bics	r3, r2
 800b1ce:	001a      	movs	r2, r3
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	81a3      	strh	r3, [r4, #12]
 800b1d6:	89a0      	ldrh	r0, [r4, #12]
 800b1d8:	4307      	orrs	r7, r0
 800b1da:	81a7      	strh	r7, [r4, #12]
 800b1dc:	e7cb      	b.n	800b176 <__smakebuf_r+0x1a>
 800b1de:	46c0      	nop			; (mov r8, r8)
 800b1e0:	0800af49 	.word	0x0800af49

0800b1e4 <_malloc_usable_size_r>:
 800b1e4:	1f0b      	subs	r3, r1, #4
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	1f18      	subs	r0, r3, #4
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	da01      	bge.n	800b1f2 <_malloc_usable_size_r+0xe>
 800b1ee:	580b      	ldr	r3, [r1, r0]
 800b1f0:	18c0      	adds	r0, r0, r3
 800b1f2:	4770      	bx	lr

0800b1f4 <_raise_r>:
 800b1f4:	b570      	push	{r4, r5, r6, lr}
 800b1f6:	0004      	movs	r4, r0
 800b1f8:	000d      	movs	r5, r1
 800b1fa:	291f      	cmp	r1, #31
 800b1fc:	d904      	bls.n	800b208 <_raise_r+0x14>
 800b1fe:	2316      	movs	r3, #22
 800b200:	6003      	str	r3, [r0, #0]
 800b202:	2001      	movs	r0, #1
 800b204:	4240      	negs	r0, r0
 800b206:	bd70      	pop	{r4, r5, r6, pc}
 800b208:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d004      	beq.n	800b218 <_raise_r+0x24>
 800b20e:	008a      	lsls	r2, r1, #2
 800b210:	189b      	adds	r3, r3, r2
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	2a00      	cmp	r2, #0
 800b216:	d108      	bne.n	800b22a <_raise_r+0x36>
 800b218:	0020      	movs	r0, r4
 800b21a:	f000 f831 	bl	800b280 <_getpid_r>
 800b21e:	002a      	movs	r2, r5
 800b220:	0001      	movs	r1, r0
 800b222:	0020      	movs	r0, r4
 800b224:	f000 f81a 	bl	800b25c <_kill_r>
 800b228:	e7ed      	b.n	800b206 <_raise_r+0x12>
 800b22a:	2000      	movs	r0, #0
 800b22c:	2a01      	cmp	r2, #1
 800b22e:	d0ea      	beq.n	800b206 <_raise_r+0x12>
 800b230:	1c51      	adds	r1, r2, #1
 800b232:	d103      	bne.n	800b23c <_raise_r+0x48>
 800b234:	2316      	movs	r3, #22
 800b236:	3001      	adds	r0, #1
 800b238:	6023      	str	r3, [r4, #0]
 800b23a:	e7e4      	b.n	800b206 <_raise_r+0x12>
 800b23c:	2400      	movs	r4, #0
 800b23e:	0028      	movs	r0, r5
 800b240:	601c      	str	r4, [r3, #0]
 800b242:	4790      	blx	r2
 800b244:	0020      	movs	r0, r4
 800b246:	e7de      	b.n	800b206 <_raise_r+0x12>

0800b248 <raise>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	4b03      	ldr	r3, [pc, #12]	; (800b258 <raise+0x10>)
 800b24c:	0001      	movs	r1, r0
 800b24e:	6818      	ldr	r0, [r3, #0]
 800b250:	f7ff ffd0 	bl	800b1f4 <_raise_r>
 800b254:	bd10      	pop	{r4, pc}
 800b256:	46c0      	nop			; (mov r8, r8)
 800b258:	2000000c 	.word	0x2000000c

0800b25c <_kill_r>:
 800b25c:	2300      	movs	r3, #0
 800b25e:	b570      	push	{r4, r5, r6, lr}
 800b260:	4d06      	ldr	r5, [pc, #24]	; (800b27c <_kill_r+0x20>)
 800b262:	0004      	movs	r4, r0
 800b264:	0008      	movs	r0, r1
 800b266:	0011      	movs	r1, r2
 800b268:	602b      	str	r3, [r5, #0]
 800b26a:	f7f9 fb9c 	bl	80049a6 <_kill>
 800b26e:	1c43      	adds	r3, r0, #1
 800b270:	d103      	bne.n	800b27a <_kill_r+0x1e>
 800b272:	682b      	ldr	r3, [r5, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d000      	beq.n	800b27a <_kill_r+0x1e>
 800b278:	6023      	str	r3, [r4, #0]
 800b27a:	bd70      	pop	{r4, r5, r6, pc}
 800b27c:	20000450 	.word	0x20000450

0800b280 <_getpid_r>:
 800b280:	b510      	push	{r4, lr}
 800b282:	f7f9 fb8a 	bl	800499a <_getpid>
 800b286:	bd10      	pop	{r4, pc}

0800b288 <__sread>:
 800b288:	b570      	push	{r4, r5, r6, lr}
 800b28a:	000c      	movs	r4, r1
 800b28c:	250e      	movs	r5, #14
 800b28e:	5f49      	ldrsh	r1, [r1, r5]
 800b290:	f000 f8a4 	bl	800b3dc <_read_r>
 800b294:	2800      	cmp	r0, #0
 800b296:	db03      	blt.n	800b2a0 <__sread+0x18>
 800b298:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b29a:	181b      	adds	r3, r3, r0
 800b29c:	6563      	str	r3, [r4, #84]	; 0x54
 800b29e:	bd70      	pop	{r4, r5, r6, pc}
 800b2a0:	89a3      	ldrh	r3, [r4, #12]
 800b2a2:	4a02      	ldr	r2, [pc, #8]	; (800b2ac <__sread+0x24>)
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	81a3      	strh	r3, [r4, #12]
 800b2a8:	e7f9      	b.n	800b29e <__sread+0x16>
 800b2aa:	46c0      	nop			; (mov r8, r8)
 800b2ac:	ffffefff 	.word	0xffffefff

0800b2b0 <__swrite>:
 800b2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2b2:	001f      	movs	r7, r3
 800b2b4:	898b      	ldrh	r3, [r1, #12]
 800b2b6:	0005      	movs	r5, r0
 800b2b8:	000c      	movs	r4, r1
 800b2ba:	0016      	movs	r6, r2
 800b2bc:	05db      	lsls	r3, r3, #23
 800b2be:	d505      	bpl.n	800b2cc <__swrite+0x1c>
 800b2c0:	230e      	movs	r3, #14
 800b2c2:	5ec9      	ldrsh	r1, [r1, r3]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	2302      	movs	r3, #2
 800b2c8:	f000 f874 	bl	800b3b4 <_lseek_r>
 800b2cc:	89a3      	ldrh	r3, [r4, #12]
 800b2ce:	4a05      	ldr	r2, [pc, #20]	; (800b2e4 <__swrite+0x34>)
 800b2d0:	0028      	movs	r0, r5
 800b2d2:	4013      	ands	r3, r2
 800b2d4:	81a3      	strh	r3, [r4, #12]
 800b2d6:	0032      	movs	r2, r6
 800b2d8:	230e      	movs	r3, #14
 800b2da:	5ee1      	ldrsh	r1, [r4, r3]
 800b2dc:	003b      	movs	r3, r7
 800b2de:	f000 f81f 	bl	800b320 <_write_r>
 800b2e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2e4:	ffffefff 	.word	0xffffefff

0800b2e8 <__sseek>:
 800b2e8:	b570      	push	{r4, r5, r6, lr}
 800b2ea:	000c      	movs	r4, r1
 800b2ec:	250e      	movs	r5, #14
 800b2ee:	5f49      	ldrsh	r1, [r1, r5]
 800b2f0:	f000 f860 	bl	800b3b4 <_lseek_r>
 800b2f4:	89a3      	ldrh	r3, [r4, #12]
 800b2f6:	1c42      	adds	r2, r0, #1
 800b2f8:	d103      	bne.n	800b302 <__sseek+0x1a>
 800b2fa:	4a05      	ldr	r2, [pc, #20]	; (800b310 <__sseek+0x28>)
 800b2fc:	4013      	ands	r3, r2
 800b2fe:	81a3      	strh	r3, [r4, #12]
 800b300:	bd70      	pop	{r4, r5, r6, pc}
 800b302:	2280      	movs	r2, #128	; 0x80
 800b304:	0152      	lsls	r2, r2, #5
 800b306:	4313      	orrs	r3, r2
 800b308:	81a3      	strh	r3, [r4, #12]
 800b30a:	6560      	str	r0, [r4, #84]	; 0x54
 800b30c:	e7f8      	b.n	800b300 <__sseek+0x18>
 800b30e:	46c0      	nop			; (mov r8, r8)
 800b310:	ffffefff 	.word	0xffffefff

0800b314 <__sclose>:
 800b314:	b510      	push	{r4, lr}
 800b316:	230e      	movs	r3, #14
 800b318:	5ec9      	ldrsh	r1, [r1, r3]
 800b31a:	f000 f815 	bl	800b348 <_close_r>
 800b31e:	bd10      	pop	{r4, pc}

0800b320 <_write_r>:
 800b320:	b570      	push	{r4, r5, r6, lr}
 800b322:	0004      	movs	r4, r0
 800b324:	0008      	movs	r0, r1
 800b326:	0011      	movs	r1, r2
 800b328:	001a      	movs	r2, r3
 800b32a:	2300      	movs	r3, #0
 800b32c:	4d05      	ldr	r5, [pc, #20]	; (800b344 <_write_r+0x24>)
 800b32e:	602b      	str	r3, [r5, #0]
 800b330:	f7f9 fb72 	bl	8004a18 <_write>
 800b334:	1c43      	adds	r3, r0, #1
 800b336:	d103      	bne.n	800b340 <_write_r+0x20>
 800b338:	682b      	ldr	r3, [r5, #0]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d000      	beq.n	800b340 <_write_r+0x20>
 800b33e:	6023      	str	r3, [r4, #0]
 800b340:	bd70      	pop	{r4, r5, r6, pc}
 800b342:	46c0      	nop			; (mov r8, r8)
 800b344:	20000450 	.word	0x20000450

0800b348 <_close_r>:
 800b348:	2300      	movs	r3, #0
 800b34a:	b570      	push	{r4, r5, r6, lr}
 800b34c:	4d06      	ldr	r5, [pc, #24]	; (800b368 <_close_r+0x20>)
 800b34e:	0004      	movs	r4, r0
 800b350:	0008      	movs	r0, r1
 800b352:	602b      	str	r3, [r5, #0]
 800b354:	f7f9 fb7c 	bl	8004a50 <_close>
 800b358:	1c43      	adds	r3, r0, #1
 800b35a:	d103      	bne.n	800b364 <_close_r+0x1c>
 800b35c:	682b      	ldr	r3, [r5, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d000      	beq.n	800b364 <_close_r+0x1c>
 800b362:	6023      	str	r3, [r4, #0]
 800b364:	bd70      	pop	{r4, r5, r6, pc}
 800b366:	46c0      	nop			; (mov r8, r8)
 800b368:	20000450 	.word	0x20000450

0800b36c <_fstat_r>:
 800b36c:	2300      	movs	r3, #0
 800b36e:	b570      	push	{r4, r5, r6, lr}
 800b370:	4d06      	ldr	r5, [pc, #24]	; (800b38c <_fstat_r+0x20>)
 800b372:	0004      	movs	r4, r0
 800b374:	0008      	movs	r0, r1
 800b376:	0011      	movs	r1, r2
 800b378:	602b      	str	r3, [r5, #0]
 800b37a:	f7f9 fb73 	bl	8004a64 <_fstat>
 800b37e:	1c43      	adds	r3, r0, #1
 800b380:	d103      	bne.n	800b38a <_fstat_r+0x1e>
 800b382:	682b      	ldr	r3, [r5, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d000      	beq.n	800b38a <_fstat_r+0x1e>
 800b388:	6023      	str	r3, [r4, #0]
 800b38a:	bd70      	pop	{r4, r5, r6, pc}
 800b38c:	20000450 	.word	0x20000450

0800b390 <_isatty_r>:
 800b390:	2300      	movs	r3, #0
 800b392:	b570      	push	{r4, r5, r6, lr}
 800b394:	4d06      	ldr	r5, [pc, #24]	; (800b3b0 <_isatty_r+0x20>)
 800b396:	0004      	movs	r4, r0
 800b398:	0008      	movs	r0, r1
 800b39a:	602b      	str	r3, [r5, #0]
 800b39c:	f7f9 fb70 	bl	8004a80 <_isatty>
 800b3a0:	1c43      	adds	r3, r0, #1
 800b3a2:	d103      	bne.n	800b3ac <_isatty_r+0x1c>
 800b3a4:	682b      	ldr	r3, [r5, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d000      	beq.n	800b3ac <_isatty_r+0x1c>
 800b3aa:	6023      	str	r3, [r4, #0]
 800b3ac:	bd70      	pop	{r4, r5, r6, pc}
 800b3ae:	46c0      	nop			; (mov r8, r8)
 800b3b0:	20000450 	.word	0x20000450

0800b3b4 <_lseek_r>:
 800b3b4:	b570      	push	{r4, r5, r6, lr}
 800b3b6:	0004      	movs	r4, r0
 800b3b8:	0008      	movs	r0, r1
 800b3ba:	0011      	movs	r1, r2
 800b3bc:	001a      	movs	r2, r3
 800b3be:	2300      	movs	r3, #0
 800b3c0:	4d05      	ldr	r5, [pc, #20]	; (800b3d8 <_lseek_r+0x24>)
 800b3c2:	602b      	str	r3, [r5, #0]
 800b3c4:	f7f9 fb65 	bl	8004a92 <_lseek>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d103      	bne.n	800b3d4 <_lseek_r+0x20>
 800b3cc:	682b      	ldr	r3, [r5, #0]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d000      	beq.n	800b3d4 <_lseek_r+0x20>
 800b3d2:	6023      	str	r3, [r4, #0]
 800b3d4:	bd70      	pop	{r4, r5, r6, pc}
 800b3d6:	46c0      	nop			; (mov r8, r8)
 800b3d8:	20000450 	.word	0x20000450

0800b3dc <_read_r>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	0004      	movs	r4, r0
 800b3e0:	0008      	movs	r0, r1
 800b3e2:	0011      	movs	r1, r2
 800b3e4:	001a      	movs	r2, r3
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	4d05      	ldr	r5, [pc, #20]	; (800b400 <_read_r+0x24>)
 800b3ea:	602b      	str	r3, [r5, #0]
 800b3ec:	f7f9 faf7 	bl	80049de <_read>
 800b3f0:	1c43      	adds	r3, r0, #1
 800b3f2:	d103      	bne.n	800b3fc <_read_r+0x20>
 800b3f4:	682b      	ldr	r3, [r5, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d000      	beq.n	800b3fc <_read_r+0x20>
 800b3fa:	6023      	str	r3, [r4, #0]
 800b3fc:	bd70      	pop	{r4, r5, r6, pc}
 800b3fe:	46c0      	nop			; (mov r8, r8)
 800b400:	20000450 	.word	0x20000450

0800b404 <pow>:
 800b404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b406:	001d      	movs	r5, r3
 800b408:	0014      	movs	r4, r2
 800b40a:	9000      	str	r0, [sp, #0]
 800b40c:	9101      	str	r1, [sp, #4]
 800b40e:	f000 f8b1 	bl	800b574 <__ieee754_pow>
 800b412:	4b54      	ldr	r3, [pc, #336]	; (800b564 <pow+0x160>)
 800b414:	0006      	movs	r6, r0
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	000f      	movs	r7, r1
 800b41a:	b25b      	sxtb	r3, r3
 800b41c:	3301      	adds	r3, #1
 800b41e:	d018      	beq.n	800b452 <pow+0x4e>
 800b420:	0022      	movs	r2, r4
 800b422:	002b      	movs	r3, r5
 800b424:	0020      	movs	r0, r4
 800b426:	0029      	movs	r1, r5
 800b428:	f7f7 fb22 	bl	8002a70 <__aeabi_dcmpun>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d110      	bne.n	800b452 <pow+0x4e>
 800b430:	9a00      	ldr	r2, [sp, #0]
 800b432:	9b01      	ldr	r3, [sp, #4]
 800b434:	0010      	movs	r0, r2
 800b436:	0019      	movs	r1, r3
 800b438:	f7f7 fb1a 	bl	8002a70 <__aeabi_dcmpun>
 800b43c:	2200      	movs	r2, #0
 800b43e:	2300      	movs	r3, #0
 800b440:	2800      	cmp	r0, #0
 800b442:	d00a      	beq.n	800b45a <pow+0x56>
 800b444:	0020      	movs	r0, r4
 800b446:	0029      	movs	r1, r5
 800b448:	f7f5 f800 	bl	800044c <__aeabi_dcmpeq>
 800b44c:	2800      	cmp	r0, #0
 800b44e:	d000      	beq.n	800b452 <pow+0x4e>
 800b450:	e084      	b.n	800b55c <pow+0x158>
 800b452:	0030      	movs	r0, r6
 800b454:	0039      	movs	r1, r7
 800b456:	b003      	add	sp, #12
 800b458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b45a:	9800      	ldr	r0, [sp, #0]
 800b45c:	9901      	ldr	r1, [sp, #4]
 800b45e:	f7f4 fff5 	bl	800044c <__aeabi_dcmpeq>
 800b462:	2800      	cmp	r0, #0
 800b464:	d01c      	beq.n	800b4a0 <pow+0x9c>
 800b466:	2200      	movs	r2, #0
 800b468:	2300      	movs	r3, #0
 800b46a:	0020      	movs	r0, r4
 800b46c:	0029      	movs	r1, r5
 800b46e:	f7f4 ffed 	bl	800044c <__aeabi_dcmpeq>
 800b472:	2800      	cmp	r0, #0
 800b474:	d172      	bne.n	800b55c <pow+0x158>
 800b476:	0020      	movs	r0, r4
 800b478:	0029      	movs	r1, r5
 800b47a:	f000 fe33 	bl	800c0e4 <finite>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d0e7      	beq.n	800b452 <pow+0x4e>
 800b482:	2200      	movs	r2, #0
 800b484:	2300      	movs	r3, #0
 800b486:	0020      	movs	r0, r4
 800b488:	0029      	movs	r1, r5
 800b48a:	f7f4 ffe5 	bl	8000458 <__aeabi_dcmplt>
 800b48e:	2800      	cmp	r0, #0
 800b490:	d0df      	beq.n	800b452 <pow+0x4e>
 800b492:	f7fd f839 	bl	8008508 <__errno>
 800b496:	2321      	movs	r3, #33	; 0x21
 800b498:	2600      	movs	r6, #0
 800b49a:	6003      	str	r3, [r0, #0]
 800b49c:	4f32      	ldr	r7, [pc, #200]	; (800b568 <pow+0x164>)
 800b49e:	e7d8      	b.n	800b452 <pow+0x4e>
 800b4a0:	0030      	movs	r0, r6
 800b4a2:	0039      	movs	r1, r7
 800b4a4:	f000 fe1e 	bl	800c0e4 <finite>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	d139      	bne.n	800b520 <pow+0x11c>
 800b4ac:	9800      	ldr	r0, [sp, #0]
 800b4ae:	9901      	ldr	r1, [sp, #4]
 800b4b0:	f000 fe18 	bl	800c0e4 <finite>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d033      	beq.n	800b520 <pow+0x11c>
 800b4b8:	0020      	movs	r0, r4
 800b4ba:	0029      	movs	r1, r5
 800b4bc:	f000 fe12 	bl	800c0e4 <finite>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d02d      	beq.n	800b520 <pow+0x11c>
 800b4c4:	0032      	movs	r2, r6
 800b4c6:	003b      	movs	r3, r7
 800b4c8:	0030      	movs	r0, r6
 800b4ca:	0039      	movs	r1, r7
 800b4cc:	f7f7 fad0 	bl	8002a70 <__aeabi_dcmpun>
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	d00c      	beq.n	800b4ee <pow+0xea>
 800b4d4:	f7fd f818 	bl	8008508 <__errno>
 800b4d8:	2321      	movs	r3, #33	; 0x21
 800b4da:	2200      	movs	r2, #0
 800b4dc:	6003      	str	r3, [r0, #0]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	0010      	movs	r0, r2
 800b4e2:	0019      	movs	r1, r3
 800b4e4:	f7f6 f8c0 	bl	8001668 <__aeabi_ddiv>
 800b4e8:	0006      	movs	r6, r0
 800b4ea:	000f      	movs	r7, r1
 800b4ec:	e7b1      	b.n	800b452 <pow+0x4e>
 800b4ee:	f7fd f80b 	bl	8008508 <__errno>
 800b4f2:	2322      	movs	r3, #34	; 0x22
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	6003      	str	r3, [r0, #0]
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9800      	ldr	r0, [sp, #0]
 800b4fc:	9901      	ldr	r1, [sp, #4]
 800b4fe:	f7f4 ffab 	bl	8000458 <__aeabi_dcmplt>
 800b502:	2600      	movs	r6, #0
 800b504:	2800      	cmp	r0, #0
 800b506:	d009      	beq.n	800b51c <pow+0x118>
 800b508:	0020      	movs	r0, r4
 800b50a:	0029      	movs	r1, r5
 800b50c:	f000 fdf8 	bl	800c100 <rint>
 800b510:	0022      	movs	r2, r4
 800b512:	002b      	movs	r3, r5
 800b514:	f7f4 ff9a 	bl	800044c <__aeabi_dcmpeq>
 800b518:	2800      	cmp	r0, #0
 800b51a:	d0bf      	beq.n	800b49c <pow+0x98>
 800b51c:	4f13      	ldr	r7, [pc, #76]	; (800b56c <pow+0x168>)
 800b51e:	e798      	b.n	800b452 <pow+0x4e>
 800b520:	2200      	movs	r2, #0
 800b522:	2300      	movs	r3, #0
 800b524:	0030      	movs	r0, r6
 800b526:	0039      	movs	r1, r7
 800b528:	f7f4 ff90 	bl	800044c <__aeabi_dcmpeq>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	d100      	bne.n	800b532 <pow+0x12e>
 800b530:	e78f      	b.n	800b452 <pow+0x4e>
 800b532:	9800      	ldr	r0, [sp, #0]
 800b534:	9901      	ldr	r1, [sp, #4]
 800b536:	f000 fdd5 	bl	800c0e4 <finite>
 800b53a:	2800      	cmp	r0, #0
 800b53c:	d100      	bne.n	800b540 <pow+0x13c>
 800b53e:	e788      	b.n	800b452 <pow+0x4e>
 800b540:	0020      	movs	r0, r4
 800b542:	0029      	movs	r1, r5
 800b544:	f000 fdce 	bl	800c0e4 <finite>
 800b548:	2800      	cmp	r0, #0
 800b54a:	d100      	bne.n	800b54e <pow+0x14a>
 800b54c:	e781      	b.n	800b452 <pow+0x4e>
 800b54e:	f7fc ffdb 	bl	8008508 <__errno>
 800b552:	2322      	movs	r3, #34	; 0x22
 800b554:	2600      	movs	r6, #0
 800b556:	2700      	movs	r7, #0
 800b558:	6003      	str	r3, [r0, #0]
 800b55a:	e77a      	b.n	800b452 <pow+0x4e>
 800b55c:	2600      	movs	r6, #0
 800b55e:	4f04      	ldr	r7, [pc, #16]	; (800b570 <pow+0x16c>)
 800b560:	e777      	b.n	800b452 <pow+0x4e>
 800b562:	46c0      	nop			; (mov r8, r8)
 800b564:	200001dc 	.word	0x200001dc
 800b568:	fff00000 	.word	0xfff00000
 800b56c:	7ff00000 	.word	0x7ff00000
 800b570:	3ff00000 	.word	0x3ff00000

0800b574 <__ieee754_pow>:
 800b574:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b576:	b095      	sub	sp, #84	; 0x54
 800b578:	9202      	str	r2, [sp, #8]
 800b57a:	9303      	str	r3, [sp, #12]
 800b57c:	9b03      	ldr	r3, [sp, #12]
 800b57e:	9a03      	ldr	r2, [sp, #12]
 800b580:	9304      	str	r3, [sp, #16]
 800b582:	9b02      	ldr	r3, [sp, #8]
 800b584:	0055      	lsls	r5, r2, #1
 800b586:	001a      	movs	r2, r3
 800b588:	086d      	lsrs	r5, r5, #1
 800b58a:	0007      	movs	r7, r0
 800b58c:	000e      	movs	r6, r1
 800b58e:	432a      	orrs	r2, r5
 800b590:	d101      	bne.n	800b596 <__ieee754_pow+0x22>
 800b592:	f000 fcb6 	bl	800bf02 <__ieee754_pow+0x98e>
 800b596:	4a82      	ldr	r2, [pc, #520]	; (800b7a0 <__ieee754_pow+0x22c>)
 800b598:	004c      	lsls	r4, r1, #1
 800b59a:	9108      	str	r1, [sp, #32]
 800b59c:	9000      	str	r0, [sp, #0]
 800b59e:	0864      	lsrs	r4, r4, #1
 800b5a0:	4294      	cmp	r4, r2
 800b5a2:	dc0d      	bgt.n	800b5c0 <__ieee754_pow+0x4c>
 800b5a4:	d104      	bne.n	800b5b0 <__ieee754_pow+0x3c>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	d110      	bne.n	800b5cc <__ieee754_pow+0x58>
 800b5aa:	42a5      	cmp	r5, r4
 800b5ac:	dd03      	ble.n	800b5b6 <__ieee754_pow+0x42>
 800b5ae:	e00d      	b.n	800b5cc <__ieee754_pow+0x58>
 800b5b0:	4a7b      	ldr	r2, [pc, #492]	; (800b7a0 <__ieee754_pow+0x22c>)
 800b5b2:	4295      	cmp	r5, r2
 800b5b4:	dc04      	bgt.n	800b5c0 <__ieee754_pow+0x4c>
 800b5b6:	4a7a      	ldr	r2, [pc, #488]	; (800b7a0 <__ieee754_pow+0x22c>)
 800b5b8:	4295      	cmp	r5, r2
 800b5ba:	d10d      	bne.n	800b5d8 <__ieee754_pow+0x64>
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d00b      	beq.n	800b5d8 <__ieee754_pow+0x64>
 800b5c0:	4b78      	ldr	r3, [pc, #480]	; (800b7a4 <__ieee754_pow+0x230>)
 800b5c2:	18e4      	adds	r4, r4, r3
 800b5c4:	4327      	orrs	r7, r4
 800b5c6:	d101      	bne.n	800b5cc <__ieee754_pow+0x58>
 800b5c8:	f000 fc9b 	bl	800bf02 <__ieee754_pow+0x98e>
 800b5cc:	4876      	ldr	r0, [pc, #472]	; (800b7a8 <__ieee754_pow+0x234>)
 800b5ce:	f000 fd91 	bl	800c0f4 <nan>
 800b5d2:	9000      	str	r0, [sp, #0]
 800b5d4:	9101      	str	r1, [sp, #4]
 800b5d6:	e092      	b.n	800b6fe <__ieee754_pow+0x18a>
 800b5d8:	2200      	movs	r2, #0
 800b5da:	9206      	str	r2, [sp, #24]
 800b5dc:	2e00      	cmp	r6, #0
 800b5de:	da69      	bge.n	800b6b4 <__ieee754_pow+0x140>
 800b5e0:	4a72      	ldr	r2, [pc, #456]	; (800b7ac <__ieee754_pow+0x238>)
 800b5e2:	4295      	cmp	r5, r2
 800b5e4:	dc64      	bgt.n	800b6b0 <__ieee754_pow+0x13c>
 800b5e6:	4a72      	ldr	r2, [pc, #456]	; (800b7b0 <__ieee754_pow+0x23c>)
 800b5e8:	4295      	cmp	r5, r2
 800b5ea:	dd11      	ble.n	800b610 <__ieee754_pow+0x9c>
 800b5ec:	4971      	ldr	r1, [pc, #452]	; (800b7b4 <__ieee754_pow+0x240>)
 800b5ee:	152a      	asrs	r2, r5, #20
 800b5f0:	1852      	adds	r2, r2, r1
 800b5f2:	2a14      	cmp	r2, #20
 800b5f4:	dd3c      	ble.n	800b670 <__ieee754_pow+0xfc>
 800b5f6:	2134      	movs	r1, #52	; 0x34
 800b5f8:	1a8a      	subs	r2, r1, r2
 800b5fa:	9902      	ldr	r1, [sp, #8]
 800b5fc:	40d1      	lsrs	r1, r2
 800b5fe:	0008      	movs	r0, r1
 800b600:	4090      	lsls	r0, r2
 800b602:	4298      	cmp	r0, r3
 800b604:	d104      	bne.n	800b610 <__ieee754_pow+0x9c>
 800b606:	2201      	movs	r2, #1
 800b608:	4011      	ands	r1, r2
 800b60a:	1892      	adds	r2, r2, r2
 800b60c:	1a52      	subs	r2, r2, r1
 800b60e:	9206      	str	r2, [sp, #24]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d03c      	beq.n	800b68e <__ieee754_pow+0x11a>
 800b614:	0038      	movs	r0, r7
 800b616:	0031      	movs	r1, r6
 800b618:	f000 fd60 	bl	800c0dc <fabs>
 800b61c:	9000      	str	r0, [sp, #0]
 800b61e:	9101      	str	r1, [sp, #4]
 800b620:	2f00      	cmp	r7, #0
 800b622:	d000      	beq.n	800b626 <__ieee754_pow+0xb2>
 800b624:	e094      	b.n	800b750 <__ieee754_pow+0x1dc>
 800b626:	2c00      	cmp	r4, #0
 800b628:	d005      	beq.n	800b636 <__ieee754_pow+0xc2>
 800b62a:	4a63      	ldr	r2, [pc, #396]	; (800b7b8 <__ieee754_pow+0x244>)
 800b62c:	00b3      	lsls	r3, r6, #2
 800b62e:	089b      	lsrs	r3, r3, #2
 800b630:	4293      	cmp	r3, r2
 800b632:	d000      	beq.n	800b636 <__ieee754_pow+0xc2>
 800b634:	e08c      	b.n	800b750 <__ieee754_pow+0x1dc>
 800b636:	9b04      	ldr	r3, [sp, #16]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	da07      	bge.n	800b64c <__ieee754_pow+0xd8>
 800b63c:	9a00      	ldr	r2, [sp, #0]
 800b63e:	9b01      	ldr	r3, [sp, #4]
 800b640:	2000      	movs	r0, #0
 800b642:	495d      	ldr	r1, [pc, #372]	; (800b7b8 <__ieee754_pow+0x244>)
 800b644:	f7f6 f810 	bl	8001668 <__aeabi_ddiv>
 800b648:	9000      	str	r0, [sp, #0]
 800b64a:	9101      	str	r1, [sp, #4]
 800b64c:	9b08      	ldr	r3, [sp, #32]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	da55      	bge.n	800b6fe <__ieee754_pow+0x18a>
 800b652:	4b54      	ldr	r3, [pc, #336]	; (800b7a4 <__ieee754_pow+0x230>)
 800b654:	18e4      	adds	r4, r4, r3
 800b656:	9b06      	ldr	r3, [sp, #24]
 800b658:	431c      	orrs	r4, r3
 800b65a:	d000      	beq.n	800b65e <__ieee754_pow+0xea>
 800b65c:	e06c      	b.n	800b738 <__ieee754_pow+0x1c4>
 800b65e:	9a00      	ldr	r2, [sp, #0]
 800b660:	9b01      	ldr	r3, [sp, #4]
 800b662:	0010      	movs	r0, r2
 800b664:	0019      	movs	r1, r3
 800b666:	f7f6 fe71 	bl	800234c <__aeabi_dsub>
 800b66a:	0002      	movs	r2, r0
 800b66c:	000b      	movs	r3, r1
 800b66e:	e01c      	b.n	800b6aa <__ieee754_pow+0x136>
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1cf      	bne.n	800b614 <__ieee754_pow+0xa0>
 800b674:	3314      	adds	r3, #20
 800b676:	1a9a      	subs	r2, r3, r2
 800b678:	002b      	movs	r3, r5
 800b67a:	4113      	asrs	r3, r2
 800b67c:	0019      	movs	r1, r3
 800b67e:	4091      	lsls	r1, r2
 800b680:	42a9      	cmp	r1, r5
 800b682:	d104      	bne.n	800b68e <__ieee754_pow+0x11a>
 800b684:	2201      	movs	r2, #1
 800b686:	4013      	ands	r3, r2
 800b688:	1892      	adds	r2, r2, r2
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	9306      	str	r3, [sp, #24]
 800b68e:	4b4a      	ldr	r3, [pc, #296]	; (800b7b8 <__ieee754_pow+0x244>)
 800b690:	429d      	cmp	r5, r3
 800b692:	d138      	bne.n	800b706 <__ieee754_pow+0x192>
 800b694:	0038      	movs	r0, r7
 800b696:	0031      	movs	r1, r6
 800b698:	9b04      	ldr	r3, [sp, #16]
 800b69a:	9000      	str	r0, [sp, #0]
 800b69c:	9101      	str	r1, [sp, #4]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	da2d      	bge.n	800b6fe <__ieee754_pow+0x18a>
 800b6a2:	003a      	movs	r2, r7
 800b6a4:	0033      	movs	r3, r6
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	4943      	ldr	r1, [pc, #268]	; (800b7b8 <__ieee754_pow+0x244>)
 800b6aa:	f7f5 ffdd 	bl	8001668 <__aeabi_ddiv>
 800b6ae:	e790      	b.n	800b5d2 <__ieee754_pow+0x5e>
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	9206      	str	r2, [sp, #24]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1ad      	bne.n	800b614 <__ieee754_pow+0xa0>
 800b6b8:	4b39      	ldr	r3, [pc, #228]	; (800b7a0 <__ieee754_pow+0x22c>)
 800b6ba:	429d      	cmp	r5, r3
 800b6bc:	d1e7      	bne.n	800b68e <__ieee754_pow+0x11a>
 800b6be:	4b39      	ldr	r3, [pc, #228]	; (800b7a4 <__ieee754_pow+0x230>)
 800b6c0:	18e3      	adds	r3, r4, r3
 800b6c2:	431f      	orrs	r7, r3
 800b6c4:	d101      	bne.n	800b6ca <__ieee754_pow+0x156>
 800b6c6:	f000 fc1c 	bl	800bf02 <__ieee754_pow+0x98e>
 800b6ca:	4b39      	ldr	r3, [pc, #228]	; (800b7b0 <__ieee754_pow+0x23c>)
 800b6cc:	429c      	cmp	r4, r3
 800b6ce:	dd0b      	ble.n	800b6e8 <__ieee754_pow+0x174>
 800b6d0:	9b02      	ldr	r3, [sp, #8]
 800b6d2:	9c03      	ldr	r4, [sp, #12]
 800b6d4:	9300      	str	r3, [sp, #0]
 800b6d6:	9401      	str	r4, [sp, #4]
 800b6d8:	9b04      	ldr	r3, [sp, #16]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	da0f      	bge.n	800b6fe <__ieee754_pow+0x18a>
 800b6de:	2300      	movs	r3, #0
 800b6e0:	2400      	movs	r4, #0
 800b6e2:	9300      	str	r3, [sp, #0]
 800b6e4:	9401      	str	r4, [sp, #4]
 800b6e6:	e00a      	b.n	800b6fe <__ieee754_pow+0x18a>
 800b6e8:	9b04      	ldr	r3, [sp, #16]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	daf7      	bge.n	800b6de <__ieee754_pow+0x16a>
 800b6ee:	2280      	movs	r2, #128	; 0x80
 800b6f0:	0612      	lsls	r2, r2, #24
 800b6f2:	4694      	mov	ip, r2
 800b6f4:	9b02      	ldr	r3, [sp, #8]
 800b6f6:	9300      	str	r3, [sp, #0]
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	4463      	add	r3, ip
 800b6fc:	9301      	str	r3, [sp, #4]
 800b6fe:	9800      	ldr	r0, [sp, #0]
 800b700:	9901      	ldr	r1, [sp, #4]
 800b702:	b015      	add	sp, #84	; 0x54
 800b704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b706:	2380      	movs	r3, #128	; 0x80
 800b708:	9a04      	ldr	r2, [sp, #16]
 800b70a:	05db      	lsls	r3, r3, #23
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d106      	bne.n	800b71e <__ieee754_pow+0x1aa>
 800b710:	003a      	movs	r2, r7
 800b712:	0033      	movs	r3, r6
 800b714:	0038      	movs	r0, r7
 800b716:	0031      	movs	r1, r6
 800b718:	f7f6 fbac 	bl	8001e74 <__aeabi_dmul>
 800b71c:	e759      	b.n	800b5d2 <__ieee754_pow+0x5e>
 800b71e:	4b27      	ldr	r3, [pc, #156]	; (800b7bc <__ieee754_pow+0x248>)
 800b720:	9a04      	ldr	r2, [sp, #16]
 800b722:	429a      	cmp	r2, r3
 800b724:	d000      	beq.n	800b728 <__ieee754_pow+0x1b4>
 800b726:	e775      	b.n	800b614 <__ieee754_pow+0xa0>
 800b728:	2e00      	cmp	r6, #0
 800b72a:	da00      	bge.n	800b72e <__ieee754_pow+0x1ba>
 800b72c:	e772      	b.n	800b614 <__ieee754_pow+0xa0>
 800b72e:	0038      	movs	r0, r7
 800b730:	0031      	movs	r1, r6
 800b732:	f000 fc1f 	bl	800bf74 <__ieee754_sqrt>
 800b736:	e74c      	b.n	800b5d2 <__ieee754_pow+0x5e>
 800b738:	9b06      	ldr	r3, [sp, #24]
 800b73a:	2b01      	cmp	r3, #1
 800b73c:	d1df      	bne.n	800b6fe <__ieee754_pow+0x18a>
 800b73e:	9800      	ldr	r0, [sp, #0]
 800b740:	2180      	movs	r1, #128	; 0x80
 800b742:	0002      	movs	r2, r0
 800b744:	9801      	ldr	r0, [sp, #4]
 800b746:	0609      	lsls	r1, r1, #24
 800b748:	1843      	adds	r3, r0, r1
 800b74a:	9200      	str	r2, [sp, #0]
 800b74c:	9301      	str	r3, [sp, #4]
 800b74e:	e7d6      	b.n	800b6fe <__ieee754_pow+0x18a>
 800b750:	0ff3      	lsrs	r3, r6, #31
 800b752:	3b01      	subs	r3, #1
 800b754:	9310      	str	r3, [sp, #64]	; 0x40
 800b756:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b758:	9b06      	ldr	r3, [sp, #24]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	d104      	bne.n	800b768 <__ieee754_pow+0x1f4>
 800b75e:	003a      	movs	r2, r7
 800b760:	0033      	movs	r3, r6
 800b762:	0038      	movs	r0, r7
 800b764:	0031      	movs	r1, r6
 800b766:	e77e      	b.n	800b666 <__ieee754_pow+0xf2>
 800b768:	4b15      	ldr	r3, [pc, #84]	; (800b7c0 <__ieee754_pow+0x24c>)
 800b76a:	429d      	cmp	r5, r3
 800b76c:	dc00      	bgt.n	800b770 <__ieee754_pow+0x1fc>
 800b76e:	e0f5      	b.n	800b95c <__ieee754_pow+0x3e8>
 800b770:	4b14      	ldr	r3, [pc, #80]	; (800b7c4 <__ieee754_pow+0x250>)
 800b772:	429d      	cmp	r5, r3
 800b774:	dd0a      	ble.n	800b78c <__ieee754_pow+0x218>
 800b776:	4b0e      	ldr	r3, [pc, #56]	; (800b7b0 <__ieee754_pow+0x23c>)
 800b778:	429c      	cmp	r4, r3
 800b77a:	dc0d      	bgt.n	800b798 <__ieee754_pow+0x224>
 800b77c:	9b04      	ldr	r3, [sp, #16]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	daad      	bge.n	800b6de <__ieee754_pow+0x16a>
 800b782:	4a11      	ldr	r2, [pc, #68]	; (800b7c8 <__ieee754_pow+0x254>)
 800b784:	4b11      	ldr	r3, [pc, #68]	; (800b7cc <__ieee754_pow+0x258>)
 800b786:	0010      	movs	r0, r2
 800b788:	0019      	movs	r1, r3
 800b78a:	e7c5      	b.n	800b718 <__ieee754_pow+0x1a4>
 800b78c:	4b10      	ldr	r3, [pc, #64]	; (800b7d0 <__ieee754_pow+0x25c>)
 800b78e:	429c      	cmp	r4, r3
 800b790:	ddf4      	ble.n	800b77c <__ieee754_pow+0x208>
 800b792:	4b09      	ldr	r3, [pc, #36]	; (800b7b8 <__ieee754_pow+0x244>)
 800b794:	429c      	cmp	r4, r3
 800b796:	dd1d      	ble.n	800b7d4 <__ieee754_pow+0x260>
 800b798:	9b04      	ldr	r3, [sp, #16]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	dcf1      	bgt.n	800b782 <__ieee754_pow+0x20e>
 800b79e:	e79e      	b.n	800b6de <__ieee754_pow+0x16a>
 800b7a0:	7ff00000 	.word	0x7ff00000
 800b7a4:	c0100000 	.word	0xc0100000
 800b7a8:	0800c7f8 	.word	0x0800c7f8
 800b7ac:	433fffff 	.word	0x433fffff
 800b7b0:	3fefffff 	.word	0x3fefffff
 800b7b4:	fffffc01 	.word	0xfffffc01
 800b7b8:	3ff00000 	.word	0x3ff00000
 800b7bc:	3fe00000 	.word	0x3fe00000
 800b7c0:	41e00000 	.word	0x41e00000
 800b7c4:	43f00000 	.word	0x43f00000
 800b7c8:	8800759c 	.word	0x8800759c
 800b7cc:	7e37e43c 	.word	0x7e37e43c
 800b7d0:	3feffffe 	.word	0x3feffffe
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	9800      	ldr	r0, [sp, #0]
 800b7d8:	9901      	ldr	r1, [sp, #4]
 800b7da:	4b52      	ldr	r3, [pc, #328]	; (800b924 <__ieee754_pow+0x3b0>)
 800b7dc:	f7f6 fdb6 	bl	800234c <__aeabi_dsub>
 800b7e0:	22c0      	movs	r2, #192	; 0xc0
 800b7e2:	4b51      	ldr	r3, [pc, #324]	; (800b928 <__ieee754_pow+0x3b4>)
 800b7e4:	05d2      	lsls	r2, r2, #23
 800b7e6:	0004      	movs	r4, r0
 800b7e8:	000d      	movs	r5, r1
 800b7ea:	f7f6 fb43 	bl	8001e74 <__aeabi_dmul>
 800b7ee:	4a4f      	ldr	r2, [pc, #316]	; (800b92c <__ieee754_pow+0x3b8>)
 800b7f0:	9000      	str	r0, [sp, #0]
 800b7f2:	9101      	str	r1, [sp, #4]
 800b7f4:	4b4e      	ldr	r3, [pc, #312]	; (800b930 <__ieee754_pow+0x3bc>)
 800b7f6:	0020      	movs	r0, r4
 800b7f8:	0029      	movs	r1, r5
 800b7fa:	f7f6 fb3b 	bl	8001e74 <__aeabi_dmul>
 800b7fe:	2200      	movs	r2, #0
 800b800:	9004      	str	r0, [sp, #16]
 800b802:	9105      	str	r1, [sp, #20]
 800b804:	4b4b      	ldr	r3, [pc, #300]	; (800b934 <__ieee754_pow+0x3c0>)
 800b806:	0020      	movs	r0, r4
 800b808:	0029      	movs	r1, r5
 800b80a:	f7f6 fb33 	bl	8001e74 <__aeabi_dmul>
 800b80e:	0002      	movs	r2, r0
 800b810:	000b      	movs	r3, r1
 800b812:	4849      	ldr	r0, [pc, #292]	; (800b938 <__ieee754_pow+0x3c4>)
 800b814:	4949      	ldr	r1, [pc, #292]	; (800b93c <__ieee754_pow+0x3c8>)
 800b816:	f7f6 fd99 	bl	800234c <__aeabi_dsub>
 800b81a:	0022      	movs	r2, r4
 800b81c:	002b      	movs	r3, r5
 800b81e:	f7f6 fb29 	bl	8001e74 <__aeabi_dmul>
 800b822:	0002      	movs	r2, r0
 800b824:	000b      	movs	r3, r1
 800b826:	2000      	movs	r0, #0
 800b828:	4945      	ldr	r1, [pc, #276]	; (800b940 <__ieee754_pow+0x3cc>)
 800b82a:	f7f6 fd8f 	bl	800234c <__aeabi_dsub>
 800b82e:	0022      	movs	r2, r4
 800b830:	0006      	movs	r6, r0
 800b832:	000f      	movs	r7, r1
 800b834:	002b      	movs	r3, r5
 800b836:	0020      	movs	r0, r4
 800b838:	0029      	movs	r1, r5
 800b83a:	f7f6 fb1b 	bl	8001e74 <__aeabi_dmul>
 800b83e:	0002      	movs	r2, r0
 800b840:	000b      	movs	r3, r1
 800b842:	0030      	movs	r0, r6
 800b844:	0039      	movs	r1, r7
 800b846:	f7f6 fb15 	bl	8001e74 <__aeabi_dmul>
 800b84a:	4a3e      	ldr	r2, [pc, #248]	; (800b944 <__ieee754_pow+0x3d0>)
 800b84c:	4b36      	ldr	r3, [pc, #216]	; (800b928 <__ieee754_pow+0x3b4>)
 800b84e:	f7f6 fb11 	bl	8001e74 <__aeabi_dmul>
 800b852:	0002      	movs	r2, r0
 800b854:	000b      	movs	r3, r1
 800b856:	9804      	ldr	r0, [sp, #16]
 800b858:	9905      	ldr	r1, [sp, #20]
 800b85a:	f7f6 fd77 	bl	800234c <__aeabi_dsub>
 800b85e:	0002      	movs	r2, r0
 800b860:	000b      	movs	r3, r1
 800b862:	0004      	movs	r4, r0
 800b864:	000d      	movs	r5, r1
 800b866:	9800      	ldr	r0, [sp, #0]
 800b868:	9901      	ldr	r1, [sp, #4]
 800b86a:	f7f5 fb93 	bl	8000f94 <__aeabi_dadd>
 800b86e:	9a00      	ldr	r2, [sp, #0]
 800b870:	9b01      	ldr	r3, [sp, #4]
 800b872:	2000      	movs	r0, #0
 800b874:	000f      	movs	r7, r1
 800b876:	0006      	movs	r6, r0
 800b878:	f7f6 fd68 	bl	800234c <__aeabi_dsub>
 800b87c:	0002      	movs	r2, r0
 800b87e:	000b      	movs	r3, r1
 800b880:	0020      	movs	r0, r4
 800b882:	0029      	movs	r1, r5
 800b884:	f7f6 fd62 	bl	800234c <__aeabi_dsub>
 800b888:	9b06      	ldr	r3, [sp, #24]
 800b88a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b88c:	3b01      	subs	r3, #1
 800b88e:	9004      	str	r0, [sp, #16]
 800b890:	9105      	str	r1, [sp, #20]
 800b892:	4313      	orrs	r3, r2
 800b894:	d000      	beq.n	800b898 <__ieee754_pow+0x324>
 800b896:	e1e0      	b.n	800bc5a <__ieee754_pow+0x6e6>
 800b898:	2300      	movs	r3, #0
 800b89a:	4c2b      	ldr	r4, [pc, #172]	; (800b948 <__ieee754_pow+0x3d4>)
 800b89c:	9300      	str	r3, [sp, #0]
 800b89e:	9401      	str	r4, [sp, #4]
 800b8a0:	9c02      	ldr	r4, [sp, #8]
 800b8a2:	9d03      	ldr	r5, [sp, #12]
 800b8a4:	9802      	ldr	r0, [sp, #8]
 800b8a6:	9903      	ldr	r1, [sp, #12]
 800b8a8:	2400      	movs	r4, #0
 800b8aa:	002b      	movs	r3, r5
 800b8ac:	0022      	movs	r2, r4
 800b8ae:	f7f6 fd4d 	bl	800234c <__aeabi_dsub>
 800b8b2:	0032      	movs	r2, r6
 800b8b4:	003b      	movs	r3, r7
 800b8b6:	f7f6 fadd 	bl	8001e74 <__aeabi_dmul>
 800b8ba:	9a02      	ldr	r2, [sp, #8]
 800b8bc:	9b03      	ldr	r3, [sp, #12]
 800b8be:	9006      	str	r0, [sp, #24]
 800b8c0:	9107      	str	r1, [sp, #28]
 800b8c2:	9804      	ldr	r0, [sp, #16]
 800b8c4:	9905      	ldr	r1, [sp, #20]
 800b8c6:	f7f6 fad5 	bl	8001e74 <__aeabi_dmul>
 800b8ca:	0002      	movs	r2, r0
 800b8cc:	000b      	movs	r3, r1
 800b8ce:	9806      	ldr	r0, [sp, #24]
 800b8d0:	9907      	ldr	r1, [sp, #28]
 800b8d2:	f7f5 fb5f 	bl	8000f94 <__aeabi_dadd>
 800b8d6:	0022      	movs	r2, r4
 800b8d8:	002b      	movs	r3, r5
 800b8da:	9004      	str	r0, [sp, #16]
 800b8dc:	9105      	str	r1, [sp, #20]
 800b8de:	0030      	movs	r0, r6
 800b8e0:	0039      	movs	r1, r7
 800b8e2:	f7f6 fac7 	bl	8001e74 <__aeabi_dmul>
 800b8e6:	0006      	movs	r6, r0
 800b8e8:	000f      	movs	r7, r1
 800b8ea:	000b      	movs	r3, r1
 800b8ec:	0002      	movs	r2, r0
 800b8ee:	9804      	ldr	r0, [sp, #16]
 800b8f0:	9905      	ldr	r1, [sp, #20]
 800b8f2:	9606      	str	r6, [sp, #24]
 800b8f4:	9707      	str	r7, [sp, #28]
 800b8f6:	f7f5 fb4d 	bl	8000f94 <__aeabi_dadd>
 800b8fa:	4b14      	ldr	r3, [pc, #80]	; (800b94c <__ieee754_pow+0x3d8>)
 800b8fc:	0005      	movs	r5, r0
 800b8fe:	000c      	movs	r4, r1
 800b900:	9108      	str	r1, [sp, #32]
 800b902:	4299      	cmp	r1, r3
 800b904:	dc00      	bgt.n	800b908 <__ieee754_pow+0x394>
 800b906:	e2da      	b.n	800bebe <__ieee754_pow+0x94a>
 800b908:	4b11      	ldr	r3, [pc, #68]	; (800b950 <__ieee754_pow+0x3dc>)
 800b90a:	18cb      	adds	r3, r1, r3
 800b90c:	4303      	orrs	r3, r0
 800b90e:	d100      	bne.n	800b912 <__ieee754_pow+0x39e>
 800b910:	e1dc      	b.n	800bccc <__ieee754_pow+0x758>
 800b912:	9800      	ldr	r0, [sp, #0]
 800b914:	9901      	ldr	r1, [sp, #4]
 800b916:	4a0f      	ldr	r2, [pc, #60]	; (800b954 <__ieee754_pow+0x3e0>)
 800b918:	4b0f      	ldr	r3, [pc, #60]	; (800b958 <__ieee754_pow+0x3e4>)
 800b91a:	f7f6 faab 	bl	8001e74 <__aeabi_dmul>
 800b91e:	4a0d      	ldr	r2, [pc, #52]	; (800b954 <__ieee754_pow+0x3e0>)
 800b920:	4b0d      	ldr	r3, [pc, #52]	; (800b958 <__ieee754_pow+0x3e4>)
 800b922:	e6f9      	b.n	800b718 <__ieee754_pow+0x1a4>
 800b924:	3ff00000 	.word	0x3ff00000
 800b928:	3ff71547 	.word	0x3ff71547
 800b92c:	f85ddf44 	.word	0xf85ddf44
 800b930:	3e54ae0b 	.word	0x3e54ae0b
 800b934:	3fd00000 	.word	0x3fd00000
 800b938:	55555555 	.word	0x55555555
 800b93c:	3fd55555 	.word	0x3fd55555
 800b940:	3fe00000 	.word	0x3fe00000
 800b944:	652b82fe 	.word	0x652b82fe
 800b948:	bff00000 	.word	0xbff00000
 800b94c:	408fffff 	.word	0x408fffff
 800b950:	bf700000 	.word	0xbf700000
 800b954:	8800759c 	.word	0x8800759c
 800b958:	7e37e43c 	.word	0x7e37e43c
 800b95c:	4bc0      	ldr	r3, [pc, #768]	; (800bc60 <__ieee754_pow+0x6ec>)
 800b95e:	2200      	movs	r2, #0
 800b960:	4233      	tst	r3, r6
 800b962:	d10a      	bne.n	800b97a <__ieee754_pow+0x406>
 800b964:	9800      	ldr	r0, [sp, #0]
 800b966:	9901      	ldr	r1, [sp, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	4bbe      	ldr	r3, [pc, #760]	; (800bc64 <__ieee754_pow+0x6f0>)
 800b96c:	f7f6 fa82 	bl	8001e74 <__aeabi_dmul>
 800b970:	2235      	movs	r2, #53	; 0x35
 800b972:	9000      	str	r0, [sp, #0]
 800b974:	9101      	str	r1, [sp, #4]
 800b976:	9c01      	ldr	r4, [sp, #4]
 800b978:	4252      	negs	r2, r2
 800b97a:	49bb      	ldr	r1, [pc, #748]	; (800bc68 <__ieee754_pow+0x6f4>)
 800b97c:	1523      	asrs	r3, r4, #20
 800b97e:	185b      	adds	r3, r3, r1
 800b980:	189b      	adds	r3, r3, r2
 800b982:	0324      	lsls	r4, r4, #12
 800b984:	4db9      	ldr	r5, [pc, #740]	; (800bc6c <__ieee754_pow+0x6f8>)
 800b986:	930d      	str	r3, [sp, #52]	; 0x34
 800b988:	4bb9      	ldr	r3, [pc, #740]	; (800bc70 <__ieee754_pow+0x6fc>)
 800b98a:	0b22      	lsrs	r2, r4, #12
 800b98c:	4315      	orrs	r5, r2
 800b98e:	2400      	movs	r4, #0
 800b990:	429a      	cmp	r2, r3
 800b992:	dd09      	ble.n	800b9a8 <__ieee754_pow+0x434>
 800b994:	4bb7      	ldr	r3, [pc, #732]	; (800bc74 <__ieee754_pow+0x700>)
 800b996:	3401      	adds	r4, #1
 800b998:	429a      	cmp	r2, r3
 800b99a:	dd05      	ble.n	800b9a8 <__ieee754_pow+0x434>
 800b99c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b99e:	191b      	adds	r3, r3, r4
 800b9a0:	2400      	movs	r4, #0
 800b9a2:	930d      	str	r3, [sp, #52]	; 0x34
 800b9a4:	4bb4      	ldr	r3, [pc, #720]	; (800bc78 <__ieee754_pow+0x704>)
 800b9a6:	18ed      	adds	r5, r5, r3
 800b9a8:	9800      	ldr	r0, [sp, #0]
 800b9aa:	9901      	ldr	r1, [sp, #4]
 800b9ac:	0029      	movs	r1, r5
 800b9ae:	00e3      	lsls	r3, r4, #3
 800b9b0:	9311      	str	r3, [sp, #68]	; 0x44
 800b9b2:	4bb2      	ldr	r3, [pc, #712]	; (800bc7c <__ieee754_pow+0x708>)
 800b9b4:	00e2      	lsls	r2, r4, #3
 800b9b6:	189b      	adds	r3, r3, r2
 800b9b8:	681a      	ldr	r2, [r3, #0]
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	900e      	str	r0, [sp, #56]	; 0x38
 800b9be:	910f      	str	r1, [sp, #60]	; 0x3c
 800b9c0:	920a      	str	r2, [sp, #40]	; 0x28
 800b9c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9c4:	f7f6 fcc2 	bl	800234c <__aeabi_dsub>
 800b9c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b9ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9cc:	0006      	movs	r6, r0
 800b9ce:	000f      	movs	r7, r1
 800b9d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b9d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b9d4:	f7f5 fade 	bl	8000f94 <__aeabi_dadd>
 800b9d8:	0002      	movs	r2, r0
 800b9da:	000b      	movs	r3, r1
 800b9dc:	2000      	movs	r0, #0
 800b9de:	49a3      	ldr	r1, [pc, #652]	; (800bc6c <__ieee754_pow+0x6f8>)
 800b9e0:	f7f5 fe42 	bl	8001668 <__aeabi_ddiv>
 800b9e4:	0002      	movs	r2, r0
 800b9e6:	000b      	movs	r3, r1
 800b9e8:	9012      	str	r0, [sp, #72]	; 0x48
 800b9ea:	9113      	str	r1, [sp, #76]	; 0x4c
 800b9ec:	0030      	movs	r0, r6
 800b9ee:	0039      	movs	r1, r7
 800b9f0:	f7f6 fa40 	bl	8001e74 <__aeabi_dmul>
 800b9f4:	9008      	str	r0, [sp, #32]
 800b9f6:	9109      	str	r1, [sp, #36]	; 0x24
 800b9f8:	9a08      	ldr	r2, [sp, #32]
 800b9fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9fc:	2180      	movs	r1, #128	; 0x80
 800b9fe:	9204      	str	r2, [sp, #16]
 800ba00:	9305      	str	r3, [sp, #20]
 800ba02:	2300      	movs	r3, #0
 800ba04:	0589      	lsls	r1, r1, #22
 800ba06:	106d      	asrs	r5, r5, #1
 800ba08:	430d      	orrs	r5, r1
 800ba0a:	2180      	movs	r1, #128	; 0x80
 800ba0c:	9304      	str	r3, [sp, #16]
 800ba0e:	9a04      	ldr	r2, [sp, #16]
 800ba10:	9b05      	ldr	r3, [sp, #20]
 800ba12:	9200      	str	r2, [sp, #0]
 800ba14:	9301      	str	r3, [sp, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	0309      	lsls	r1, r1, #12
 800ba1a:	186d      	adds	r5, r5, r1
 800ba1c:	04a1      	lsls	r1, r4, #18
 800ba1e:	186b      	adds	r3, r5, r1
 800ba20:	9800      	ldr	r0, [sp, #0]
 800ba22:	9901      	ldr	r1, [sp, #4]
 800ba24:	0014      	movs	r4, r2
 800ba26:	001d      	movs	r5, r3
 800ba28:	f7f6 fa24 	bl	8001e74 <__aeabi_dmul>
 800ba2c:	0002      	movs	r2, r0
 800ba2e:	000b      	movs	r3, r1
 800ba30:	0030      	movs	r0, r6
 800ba32:	0039      	movs	r1, r7
 800ba34:	f7f6 fc8a 	bl	800234c <__aeabi_dsub>
 800ba38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba3c:	0006      	movs	r6, r0
 800ba3e:	000f      	movs	r7, r1
 800ba40:	0020      	movs	r0, r4
 800ba42:	0029      	movs	r1, r5
 800ba44:	f7f6 fc82 	bl	800234c <__aeabi_dsub>
 800ba48:	0002      	movs	r2, r0
 800ba4a:	000b      	movs	r3, r1
 800ba4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ba4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ba50:	f7f6 fc7c 	bl	800234c <__aeabi_dsub>
 800ba54:	9a00      	ldr	r2, [sp, #0]
 800ba56:	9b01      	ldr	r3, [sp, #4]
 800ba58:	f7f6 fa0c 	bl	8001e74 <__aeabi_dmul>
 800ba5c:	0002      	movs	r2, r0
 800ba5e:	000b      	movs	r3, r1
 800ba60:	0030      	movs	r0, r6
 800ba62:	0039      	movs	r1, r7
 800ba64:	f7f6 fc72 	bl	800234c <__aeabi_dsub>
 800ba68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba6c:	f7f6 fa02 	bl	8001e74 <__aeabi_dmul>
 800ba70:	9a08      	ldr	r2, [sp, #32]
 800ba72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba74:	900a      	str	r0, [sp, #40]	; 0x28
 800ba76:	910b      	str	r1, [sp, #44]	; 0x2c
 800ba78:	0010      	movs	r0, r2
 800ba7a:	0019      	movs	r1, r3
 800ba7c:	f7f6 f9fa 	bl	8001e74 <__aeabi_dmul>
 800ba80:	0006      	movs	r6, r0
 800ba82:	000f      	movs	r7, r1
 800ba84:	4a7e      	ldr	r2, [pc, #504]	; (800bc80 <__ieee754_pow+0x70c>)
 800ba86:	4b7f      	ldr	r3, [pc, #508]	; (800bc84 <__ieee754_pow+0x710>)
 800ba88:	f7f6 f9f4 	bl	8001e74 <__aeabi_dmul>
 800ba8c:	4a7e      	ldr	r2, [pc, #504]	; (800bc88 <__ieee754_pow+0x714>)
 800ba8e:	4b7f      	ldr	r3, [pc, #508]	; (800bc8c <__ieee754_pow+0x718>)
 800ba90:	f7f5 fa80 	bl	8000f94 <__aeabi_dadd>
 800ba94:	0032      	movs	r2, r6
 800ba96:	003b      	movs	r3, r7
 800ba98:	f7f6 f9ec 	bl	8001e74 <__aeabi_dmul>
 800ba9c:	4a7c      	ldr	r2, [pc, #496]	; (800bc90 <__ieee754_pow+0x71c>)
 800ba9e:	4b7d      	ldr	r3, [pc, #500]	; (800bc94 <__ieee754_pow+0x720>)
 800baa0:	f7f5 fa78 	bl	8000f94 <__aeabi_dadd>
 800baa4:	0032      	movs	r2, r6
 800baa6:	003b      	movs	r3, r7
 800baa8:	f7f6 f9e4 	bl	8001e74 <__aeabi_dmul>
 800baac:	4a7a      	ldr	r2, [pc, #488]	; (800bc98 <__ieee754_pow+0x724>)
 800baae:	4b7b      	ldr	r3, [pc, #492]	; (800bc9c <__ieee754_pow+0x728>)
 800bab0:	f7f5 fa70 	bl	8000f94 <__aeabi_dadd>
 800bab4:	0032      	movs	r2, r6
 800bab6:	003b      	movs	r3, r7
 800bab8:	f7f6 f9dc 	bl	8001e74 <__aeabi_dmul>
 800babc:	4a78      	ldr	r2, [pc, #480]	; (800bca0 <__ieee754_pow+0x72c>)
 800babe:	4b79      	ldr	r3, [pc, #484]	; (800bca4 <__ieee754_pow+0x730>)
 800bac0:	f7f5 fa68 	bl	8000f94 <__aeabi_dadd>
 800bac4:	0032      	movs	r2, r6
 800bac6:	003b      	movs	r3, r7
 800bac8:	f7f6 f9d4 	bl	8001e74 <__aeabi_dmul>
 800bacc:	4a76      	ldr	r2, [pc, #472]	; (800bca8 <__ieee754_pow+0x734>)
 800bace:	4b77      	ldr	r3, [pc, #476]	; (800bcac <__ieee754_pow+0x738>)
 800bad0:	f7f5 fa60 	bl	8000f94 <__aeabi_dadd>
 800bad4:	0032      	movs	r2, r6
 800bad6:	0004      	movs	r4, r0
 800bad8:	000d      	movs	r5, r1
 800bada:	003b      	movs	r3, r7
 800badc:	0030      	movs	r0, r6
 800bade:	0039      	movs	r1, r7
 800bae0:	f7f6 f9c8 	bl	8001e74 <__aeabi_dmul>
 800bae4:	0002      	movs	r2, r0
 800bae6:	000b      	movs	r3, r1
 800bae8:	0020      	movs	r0, r4
 800baea:	0029      	movs	r1, r5
 800baec:	f7f6 f9c2 	bl	8001e74 <__aeabi_dmul>
 800baf0:	9a00      	ldr	r2, [sp, #0]
 800baf2:	9b01      	ldr	r3, [sp, #4]
 800baf4:	0004      	movs	r4, r0
 800baf6:	000d      	movs	r5, r1
 800baf8:	9808      	ldr	r0, [sp, #32]
 800bafa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bafc:	f7f5 fa4a 	bl	8000f94 <__aeabi_dadd>
 800bb00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb04:	f7f6 f9b6 	bl	8001e74 <__aeabi_dmul>
 800bb08:	0022      	movs	r2, r4
 800bb0a:	002b      	movs	r3, r5
 800bb0c:	f7f5 fa42 	bl	8000f94 <__aeabi_dadd>
 800bb10:	9a00      	ldr	r2, [sp, #0]
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	900e      	str	r0, [sp, #56]	; 0x38
 800bb16:	910f      	str	r1, [sp, #60]	; 0x3c
 800bb18:	0010      	movs	r0, r2
 800bb1a:	0019      	movs	r1, r3
 800bb1c:	f7f6 f9aa 	bl	8001e74 <__aeabi_dmul>
 800bb20:	2200      	movs	r2, #0
 800bb22:	4b63      	ldr	r3, [pc, #396]	; (800bcb0 <__ieee754_pow+0x73c>)
 800bb24:	0004      	movs	r4, r0
 800bb26:	000d      	movs	r5, r1
 800bb28:	f7f5 fa34 	bl	8000f94 <__aeabi_dadd>
 800bb2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb30:	f7f5 fa30 	bl	8000f94 <__aeabi_dadd>
 800bb34:	9e04      	ldr	r6, [sp, #16]
 800bb36:	000f      	movs	r7, r1
 800bb38:	0032      	movs	r2, r6
 800bb3a:	000b      	movs	r3, r1
 800bb3c:	9800      	ldr	r0, [sp, #0]
 800bb3e:	9901      	ldr	r1, [sp, #4]
 800bb40:	f7f6 f998 	bl	8001e74 <__aeabi_dmul>
 800bb44:	2200      	movs	r2, #0
 800bb46:	9000      	str	r0, [sp, #0]
 800bb48:	9101      	str	r1, [sp, #4]
 800bb4a:	4b59      	ldr	r3, [pc, #356]	; (800bcb0 <__ieee754_pow+0x73c>)
 800bb4c:	0030      	movs	r0, r6
 800bb4e:	0039      	movs	r1, r7
 800bb50:	f7f6 fbfc 	bl	800234c <__aeabi_dsub>
 800bb54:	0022      	movs	r2, r4
 800bb56:	002b      	movs	r3, r5
 800bb58:	f7f6 fbf8 	bl	800234c <__aeabi_dsub>
 800bb5c:	0002      	movs	r2, r0
 800bb5e:	000b      	movs	r3, r1
 800bb60:	980e      	ldr	r0, [sp, #56]	; 0x38
 800bb62:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bb64:	f7f6 fbf2 	bl	800234c <__aeabi_dsub>
 800bb68:	9a08      	ldr	r2, [sp, #32]
 800bb6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb6c:	f7f6 f982 	bl	8001e74 <__aeabi_dmul>
 800bb70:	0032      	movs	r2, r6
 800bb72:	0004      	movs	r4, r0
 800bb74:	000d      	movs	r5, r1
 800bb76:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bb78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb7a:	003b      	movs	r3, r7
 800bb7c:	f7f6 f97a 	bl	8001e74 <__aeabi_dmul>
 800bb80:	0002      	movs	r2, r0
 800bb82:	000b      	movs	r3, r1
 800bb84:	0020      	movs	r0, r4
 800bb86:	0029      	movs	r1, r5
 800bb88:	f7f5 fa04 	bl	8000f94 <__aeabi_dadd>
 800bb8c:	0004      	movs	r4, r0
 800bb8e:	000d      	movs	r5, r1
 800bb90:	0002      	movs	r2, r0
 800bb92:	000b      	movs	r3, r1
 800bb94:	9800      	ldr	r0, [sp, #0]
 800bb96:	9901      	ldr	r1, [sp, #4]
 800bb98:	f7f5 f9fc 	bl	8000f94 <__aeabi_dadd>
 800bb9c:	22e0      	movs	r2, #224	; 0xe0
 800bb9e:	9e04      	ldr	r6, [sp, #16]
 800bba0:	4b44      	ldr	r3, [pc, #272]	; (800bcb4 <__ieee754_pow+0x740>)
 800bba2:	0030      	movs	r0, r6
 800bba4:	0612      	lsls	r2, r2, #24
 800bba6:	000f      	movs	r7, r1
 800bba8:	f7f6 f964 	bl	8001e74 <__aeabi_dmul>
 800bbac:	9008      	str	r0, [sp, #32]
 800bbae:	9109      	str	r1, [sp, #36]	; 0x24
 800bbb0:	9a00      	ldr	r2, [sp, #0]
 800bbb2:	9b01      	ldr	r3, [sp, #4]
 800bbb4:	0030      	movs	r0, r6
 800bbb6:	0039      	movs	r1, r7
 800bbb8:	f7f6 fbc8 	bl	800234c <__aeabi_dsub>
 800bbbc:	0002      	movs	r2, r0
 800bbbe:	000b      	movs	r3, r1
 800bbc0:	0020      	movs	r0, r4
 800bbc2:	0029      	movs	r1, r5
 800bbc4:	f7f6 fbc2 	bl	800234c <__aeabi_dsub>
 800bbc8:	4a3b      	ldr	r2, [pc, #236]	; (800bcb8 <__ieee754_pow+0x744>)
 800bbca:	4b3a      	ldr	r3, [pc, #232]	; (800bcb4 <__ieee754_pow+0x740>)
 800bbcc:	f7f6 f952 	bl	8001e74 <__aeabi_dmul>
 800bbd0:	4a3a      	ldr	r2, [pc, #232]	; (800bcbc <__ieee754_pow+0x748>)
 800bbd2:	0004      	movs	r4, r0
 800bbd4:	000d      	movs	r5, r1
 800bbd6:	0030      	movs	r0, r6
 800bbd8:	0039      	movs	r1, r7
 800bbda:	4b39      	ldr	r3, [pc, #228]	; (800bcc0 <__ieee754_pow+0x74c>)
 800bbdc:	f7f6 f94a 	bl	8001e74 <__aeabi_dmul>
 800bbe0:	0002      	movs	r2, r0
 800bbe2:	000b      	movs	r3, r1
 800bbe4:	0020      	movs	r0, r4
 800bbe6:	0029      	movs	r1, r5
 800bbe8:	f7f5 f9d4 	bl	8000f94 <__aeabi_dadd>
 800bbec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bbee:	4b35      	ldr	r3, [pc, #212]	; (800bcc4 <__ieee754_pow+0x750>)
 800bbf0:	189b      	adds	r3, r3, r2
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	f7f5 f9cd 	bl	8000f94 <__aeabi_dadd>
 800bbfa:	900a      	str	r0, [sp, #40]	; 0x28
 800bbfc:	910b      	str	r1, [sp, #44]	; 0x2c
 800bbfe:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bc00:	f7f6 ff8a 	bl	8002b18 <__aeabi_i2d>
 800bc04:	0004      	movs	r4, r0
 800bc06:	000d      	movs	r5, r1
 800bc08:	9808      	ldr	r0, [sp, #32]
 800bc0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bc0e:	4b2e      	ldr	r3, [pc, #184]	; (800bcc8 <__ieee754_pow+0x754>)
 800bc10:	189b      	adds	r3, r3, r2
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	9200      	str	r2, [sp, #0]
 800bc18:	9301      	str	r3, [sp, #4]
 800bc1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc1e:	f7f5 f9b9 	bl	8000f94 <__aeabi_dadd>
 800bc22:	9a00      	ldr	r2, [sp, #0]
 800bc24:	9b01      	ldr	r3, [sp, #4]
 800bc26:	f7f5 f9b5 	bl	8000f94 <__aeabi_dadd>
 800bc2a:	0022      	movs	r2, r4
 800bc2c:	002b      	movs	r3, r5
 800bc2e:	f7f5 f9b1 	bl	8000f94 <__aeabi_dadd>
 800bc32:	9804      	ldr	r0, [sp, #16]
 800bc34:	0022      	movs	r2, r4
 800bc36:	002b      	movs	r3, r5
 800bc38:	0006      	movs	r6, r0
 800bc3a:	000f      	movs	r7, r1
 800bc3c:	f7f6 fb86 	bl	800234c <__aeabi_dsub>
 800bc40:	9a00      	ldr	r2, [sp, #0]
 800bc42:	9b01      	ldr	r3, [sp, #4]
 800bc44:	f7f6 fb82 	bl	800234c <__aeabi_dsub>
 800bc48:	9a08      	ldr	r2, [sp, #32]
 800bc4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc4c:	f7f6 fb7e 	bl	800234c <__aeabi_dsub>
 800bc50:	0002      	movs	r2, r0
 800bc52:	000b      	movs	r3, r1
 800bc54:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bc56:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc58:	e614      	b.n	800b884 <__ieee754_pow+0x310>
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	4c03      	ldr	r4, [pc, #12]	; (800bc6c <__ieee754_pow+0x6f8>)
 800bc5e:	e61d      	b.n	800b89c <__ieee754_pow+0x328>
 800bc60:	7ff00000 	.word	0x7ff00000
 800bc64:	43400000 	.word	0x43400000
 800bc68:	fffffc01 	.word	0xfffffc01
 800bc6c:	3ff00000 	.word	0x3ff00000
 800bc70:	0003988e 	.word	0x0003988e
 800bc74:	000bb679 	.word	0x000bb679
 800bc78:	fff00000 	.word	0xfff00000
 800bc7c:	0800c968 	.word	0x0800c968
 800bc80:	4a454eef 	.word	0x4a454eef
 800bc84:	3fca7e28 	.word	0x3fca7e28
 800bc88:	93c9db65 	.word	0x93c9db65
 800bc8c:	3fcd864a 	.word	0x3fcd864a
 800bc90:	a91d4101 	.word	0xa91d4101
 800bc94:	3fd17460 	.word	0x3fd17460
 800bc98:	518f264d 	.word	0x518f264d
 800bc9c:	3fd55555 	.word	0x3fd55555
 800bca0:	db6fabff 	.word	0xdb6fabff
 800bca4:	3fdb6db6 	.word	0x3fdb6db6
 800bca8:	33333303 	.word	0x33333303
 800bcac:	3fe33333 	.word	0x3fe33333
 800bcb0:	40080000 	.word	0x40080000
 800bcb4:	3feec709 	.word	0x3feec709
 800bcb8:	dc3a03fd 	.word	0xdc3a03fd
 800bcbc:	145b01f5 	.word	0x145b01f5
 800bcc0:	be3e2fe0 	.word	0xbe3e2fe0
 800bcc4:	0800c988 	.word	0x0800c988
 800bcc8:	0800c978 	.word	0x0800c978
 800bccc:	4a8f      	ldr	r2, [pc, #572]	; (800bf0c <__ieee754_pow+0x998>)
 800bcce:	4b90      	ldr	r3, [pc, #576]	; (800bf10 <__ieee754_pow+0x99c>)
 800bcd0:	9804      	ldr	r0, [sp, #16]
 800bcd2:	9905      	ldr	r1, [sp, #20]
 800bcd4:	f7f5 f95e 	bl	8000f94 <__aeabi_dadd>
 800bcd8:	0032      	movs	r2, r6
 800bcda:	9002      	str	r0, [sp, #8]
 800bcdc:	9103      	str	r1, [sp, #12]
 800bcde:	003b      	movs	r3, r7
 800bce0:	0028      	movs	r0, r5
 800bce2:	0021      	movs	r1, r4
 800bce4:	f7f6 fb32 	bl	800234c <__aeabi_dsub>
 800bce8:	0002      	movs	r2, r0
 800bcea:	000b      	movs	r3, r1
 800bcec:	9802      	ldr	r0, [sp, #8]
 800bcee:	9903      	ldr	r1, [sp, #12]
 800bcf0:	f7f4 fbc6 	bl	8000480 <__aeabi_dcmpgt>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	d000      	beq.n	800bcfa <__ieee754_pow+0x786>
 800bcf8:	e60b      	b.n	800b912 <__ieee754_pow+0x39e>
 800bcfa:	2100      	movs	r1, #0
 800bcfc:	4a85      	ldr	r2, [pc, #532]	; (800bf14 <__ieee754_pow+0x9a0>)
 800bcfe:	0063      	lsls	r3, r4, #1
 800bd00:	085b      	lsrs	r3, r3, #1
 800bd02:	9102      	str	r1, [sp, #8]
 800bd04:	4293      	cmp	r3, r2
 800bd06:	dd25      	ble.n	800bd54 <__ieee754_pow+0x7e0>
 800bd08:	4a83      	ldr	r2, [pc, #524]	; (800bf18 <__ieee754_pow+0x9a4>)
 800bd0a:	151b      	asrs	r3, r3, #20
 800bd0c:	189b      	adds	r3, r3, r2
 800bd0e:	2280      	movs	r2, #128	; 0x80
 800bd10:	0352      	lsls	r2, r2, #13
 800bd12:	4694      	mov	ip, r2
 800bd14:	411a      	asrs	r2, r3
 800bd16:	1914      	adds	r4, r2, r4
 800bd18:	4b80      	ldr	r3, [pc, #512]	; (800bf1c <__ieee754_pow+0x9a8>)
 800bd1a:	0060      	lsls	r0, r4, #1
 800bd1c:	4d80      	ldr	r5, [pc, #512]	; (800bf20 <__ieee754_pow+0x9ac>)
 800bd1e:	0d40      	lsrs	r0, r0, #21
 800bd20:	18c0      	adds	r0, r0, r3
 800bd22:	4105      	asrs	r5, r0
 800bd24:	0021      	movs	r1, r4
 800bd26:	43a9      	bics	r1, r5
 800bd28:	000b      	movs	r3, r1
 800bd2a:	4661      	mov	r1, ip
 800bd2c:	0324      	lsls	r4, r4, #12
 800bd2e:	0b24      	lsrs	r4, r4, #12
 800bd30:	4321      	orrs	r1, r4
 800bd32:	2414      	movs	r4, #20
 800bd34:	1a20      	subs	r0, r4, r0
 800bd36:	4101      	asrs	r1, r0
 800bd38:	9102      	str	r1, [sp, #8]
 800bd3a:	9908      	ldr	r1, [sp, #32]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	2900      	cmp	r1, #0
 800bd40:	da02      	bge.n	800bd48 <__ieee754_pow+0x7d4>
 800bd42:	9902      	ldr	r1, [sp, #8]
 800bd44:	4249      	negs	r1, r1
 800bd46:	9102      	str	r1, [sp, #8]
 800bd48:	0030      	movs	r0, r6
 800bd4a:	0039      	movs	r1, r7
 800bd4c:	f7f6 fafe 	bl	800234c <__aeabi_dsub>
 800bd50:	9006      	str	r0, [sp, #24]
 800bd52:	9107      	str	r1, [sp, #28]
 800bd54:	9a04      	ldr	r2, [sp, #16]
 800bd56:	9b05      	ldr	r3, [sp, #20]
 800bd58:	9806      	ldr	r0, [sp, #24]
 800bd5a:	9907      	ldr	r1, [sp, #28]
 800bd5c:	2600      	movs	r6, #0
 800bd5e:	f7f5 f919 	bl	8000f94 <__aeabi_dadd>
 800bd62:	2200      	movs	r2, #0
 800bd64:	0030      	movs	r0, r6
 800bd66:	4b6f      	ldr	r3, [pc, #444]	; (800bf24 <__ieee754_pow+0x9b0>)
 800bd68:	000f      	movs	r7, r1
 800bd6a:	f7f6 f883 	bl	8001e74 <__aeabi_dmul>
 800bd6e:	9a06      	ldr	r2, [sp, #24]
 800bd70:	9b07      	ldr	r3, [sp, #28]
 800bd72:	9008      	str	r0, [sp, #32]
 800bd74:	9109      	str	r1, [sp, #36]	; 0x24
 800bd76:	0030      	movs	r0, r6
 800bd78:	0039      	movs	r1, r7
 800bd7a:	f7f6 fae7 	bl	800234c <__aeabi_dsub>
 800bd7e:	0002      	movs	r2, r0
 800bd80:	000b      	movs	r3, r1
 800bd82:	9804      	ldr	r0, [sp, #16]
 800bd84:	9905      	ldr	r1, [sp, #20]
 800bd86:	f7f6 fae1 	bl	800234c <__aeabi_dsub>
 800bd8a:	4a67      	ldr	r2, [pc, #412]	; (800bf28 <__ieee754_pow+0x9b4>)
 800bd8c:	4b67      	ldr	r3, [pc, #412]	; (800bf2c <__ieee754_pow+0x9b8>)
 800bd8e:	f7f6 f871 	bl	8001e74 <__aeabi_dmul>
 800bd92:	4a67      	ldr	r2, [pc, #412]	; (800bf30 <__ieee754_pow+0x9bc>)
 800bd94:	0004      	movs	r4, r0
 800bd96:	000d      	movs	r5, r1
 800bd98:	0030      	movs	r0, r6
 800bd9a:	0039      	movs	r1, r7
 800bd9c:	4b65      	ldr	r3, [pc, #404]	; (800bf34 <__ieee754_pow+0x9c0>)
 800bd9e:	f7f6 f869 	bl	8001e74 <__aeabi_dmul>
 800bda2:	0002      	movs	r2, r0
 800bda4:	000b      	movs	r3, r1
 800bda6:	0020      	movs	r0, r4
 800bda8:	0029      	movs	r1, r5
 800bdaa:	f7f5 f8f3 	bl	8000f94 <__aeabi_dadd>
 800bdae:	0004      	movs	r4, r0
 800bdb0:	000d      	movs	r5, r1
 800bdb2:	0002      	movs	r2, r0
 800bdb4:	000b      	movs	r3, r1
 800bdb6:	9808      	ldr	r0, [sp, #32]
 800bdb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bdba:	f7f5 f8eb 	bl	8000f94 <__aeabi_dadd>
 800bdbe:	9a08      	ldr	r2, [sp, #32]
 800bdc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdc2:	0006      	movs	r6, r0
 800bdc4:	000f      	movs	r7, r1
 800bdc6:	f7f6 fac1 	bl	800234c <__aeabi_dsub>
 800bdca:	0002      	movs	r2, r0
 800bdcc:	000b      	movs	r3, r1
 800bdce:	0020      	movs	r0, r4
 800bdd0:	0029      	movs	r1, r5
 800bdd2:	f7f6 fabb 	bl	800234c <__aeabi_dsub>
 800bdd6:	0032      	movs	r2, r6
 800bdd8:	9004      	str	r0, [sp, #16]
 800bdda:	9105      	str	r1, [sp, #20]
 800bddc:	003b      	movs	r3, r7
 800bdde:	0030      	movs	r0, r6
 800bde0:	0039      	movs	r1, r7
 800bde2:	f7f6 f847 	bl	8001e74 <__aeabi_dmul>
 800bde6:	0004      	movs	r4, r0
 800bde8:	000d      	movs	r5, r1
 800bdea:	4a53      	ldr	r2, [pc, #332]	; (800bf38 <__ieee754_pow+0x9c4>)
 800bdec:	4b53      	ldr	r3, [pc, #332]	; (800bf3c <__ieee754_pow+0x9c8>)
 800bdee:	f7f6 f841 	bl	8001e74 <__aeabi_dmul>
 800bdf2:	4a53      	ldr	r2, [pc, #332]	; (800bf40 <__ieee754_pow+0x9cc>)
 800bdf4:	4b53      	ldr	r3, [pc, #332]	; (800bf44 <__ieee754_pow+0x9d0>)
 800bdf6:	f7f6 faa9 	bl	800234c <__aeabi_dsub>
 800bdfa:	0022      	movs	r2, r4
 800bdfc:	002b      	movs	r3, r5
 800bdfe:	f7f6 f839 	bl	8001e74 <__aeabi_dmul>
 800be02:	4a51      	ldr	r2, [pc, #324]	; (800bf48 <__ieee754_pow+0x9d4>)
 800be04:	4b51      	ldr	r3, [pc, #324]	; (800bf4c <__ieee754_pow+0x9d8>)
 800be06:	f7f5 f8c5 	bl	8000f94 <__aeabi_dadd>
 800be0a:	0022      	movs	r2, r4
 800be0c:	002b      	movs	r3, r5
 800be0e:	f7f6 f831 	bl	8001e74 <__aeabi_dmul>
 800be12:	4a4f      	ldr	r2, [pc, #316]	; (800bf50 <__ieee754_pow+0x9dc>)
 800be14:	4b4f      	ldr	r3, [pc, #316]	; (800bf54 <__ieee754_pow+0x9e0>)
 800be16:	f7f6 fa99 	bl	800234c <__aeabi_dsub>
 800be1a:	0022      	movs	r2, r4
 800be1c:	002b      	movs	r3, r5
 800be1e:	f7f6 f829 	bl	8001e74 <__aeabi_dmul>
 800be22:	4a4d      	ldr	r2, [pc, #308]	; (800bf58 <__ieee754_pow+0x9e4>)
 800be24:	4b4d      	ldr	r3, [pc, #308]	; (800bf5c <__ieee754_pow+0x9e8>)
 800be26:	f7f5 f8b5 	bl	8000f94 <__aeabi_dadd>
 800be2a:	0022      	movs	r2, r4
 800be2c:	002b      	movs	r3, r5
 800be2e:	f7f6 f821 	bl	8001e74 <__aeabi_dmul>
 800be32:	0002      	movs	r2, r0
 800be34:	000b      	movs	r3, r1
 800be36:	0030      	movs	r0, r6
 800be38:	0039      	movs	r1, r7
 800be3a:	f7f6 fa87 	bl	800234c <__aeabi_dsub>
 800be3e:	0004      	movs	r4, r0
 800be40:	000d      	movs	r5, r1
 800be42:	0002      	movs	r2, r0
 800be44:	000b      	movs	r3, r1
 800be46:	0030      	movs	r0, r6
 800be48:	0039      	movs	r1, r7
 800be4a:	f7f6 f813 	bl	8001e74 <__aeabi_dmul>
 800be4e:	2380      	movs	r3, #128	; 0x80
 800be50:	9006      	str	r0, [sp, #24]
 800be52:	9107      	str	r1, [sp, #28]
 800be54:	2200      	movs	r2, #0
 800be56:	0020      	movs	r0, r4
 800be58:	0029      	movs	r1, r5
 800be5a:	05db      	lsls	r3, r3, #23
 800be5c:	f7f6 fa76 	bl	800234c <__aeabi_dsub>
 800be60:	0002      	movs	r2, r0
 800be62:	000b      	movs	r3, r1
 800be64:	9806      	ldr	r0, [sp, #24]
 800be66:	9907      	ldr	r1, [sp, #28]
 800be68:	f7f5 fbfe 	bl	8001668 <__aeabi_ddiv>
 800be6c:	9a04      	ldr	r2, [sp, #16]
 800be6e:	9b05      	ldr	r3, [sp, #20]
 800be70:	0004      	movs	r4, r0
 800be72:	000d      	movs	r5, r1
 800be74:	0030      	movs	r0, r6
 800be76:	0039      	movs	r1, r7
 800be78:	f7f5 fffc 	bl	8001e74 <__aeabi_dmul>
 800be7c:	9a04      	ldr	r2, [sp, #16]
 800be7e:	9b05      	ldr	r3, [sp, #20]
 800be80:	f7f5 f888 	bl	8000f94 <__aeabi_dadd>
 800be84:	0002      	movs	r2, r0
 800be86:	000b      	movs	r3, r1
 800be88:	0020      	movs	r0, r4
 800be8a:	0029      	movs	r1, r5
 800be8c:	f7f6 fa5e 	bl	800234c <__aeabi_dsub>
 800be90:	0032      	movs	r2, r6
 800be92:	003b      	movs	r3, r7
 800be94:	f7f6 fa5a 	bl	800234c <__aeabi_dsub>
 800be98:	0002      	movs	r2, r0
 800be9a:	000b      	movs	r3, r1
 800be9c:	2000      	movs	r0, #0
 800be9e:	4930      	ldr	r1, [pc, #192]	; (800bf60 <__ieee754_pow+0x9ec>)
 800bea0:	f7f6 fa54 	bl	800234c <__aeabi_dsub>
 800bea4:	9b02      	ldr	r3, [sp, #8]
 800bea6:	051b      	lsls	r3, r3, #20
 800bea8:	185b      	adds	r3, r3, r1
 800beaa:	151a      	asrs	r2, r3, #20
 800beac:	2a00      	cmp	r2, #0
 800beae:	dc26      	bgt.n	800befe <__ieee754_pow+0x98a>
 800beb0:	9a02      	ldr	r2, [sp, #8]
 800beb2:	f000 f9ad 	bl	800c210 <scalbn>
 800beb6:	9a00      	ldr	r2, [sp, #0]
 800beb8:	9b01      	ldr	r3, [sp, #4]
 800beba:	f7ff fc2d 	bl	800b718 <__ieee754_pow+0x1a4>
 800bebe:	4a29      	ldr	r2, [pc, #164]	; (800bf64 <__ieee754_pow+0x9f0>)
 800bec0:	004b      	lsls	r3, r1, #1
 800bec2:	085b      	lsrs	r3, r3, #1
 800bec4:	4293      	cmp	r3, r2
 800bec6:	dc00      	bgt.n	800beca <__ieee754_pow+0x956>
 800bec8:	e717      	b.n	800bcfa <__ieee754_pow+0x786>
 800beca:	4b27      	ldr	r3, [pc, #156]	; (800bf68 <__ieee754_pow+0x9f4>)
 800becc:	18cb      	adds	r3, r1, r3
 800bece:	4303      	orrs	r3, r0
 800bed0:	d009      	beq.n	800bee6 <__ieee754_pow+0x972>
 800bed2:	9800      	ldr	r0, [sp, #0]
 800bed4:	9901      	ldr	r1, [sp, #4]
 800bed6:	4a25      	ldr	r2, [pc, #148]	; (800bf6c <__ieee754_pow+0x9f8>)
 800bed8:	4b25      	ldr	r3, [pc, #148]	; (800bf70 <__ieee754_pow+0x9fc>)
 800beda:	f7f5 ffcb 	bl	8001e74 <__aeabi_dmul>
 800bede:	4a23      	ldr	r2, [pc, #140]	; (800bf6c <__ieee754_pow+0x9f8>)
 800bee0:	4b23      	ldr	r3, [pc, #140]	; (800bf70 <__ieee754_pow+0x9fc>)
 800bee2:	f7ff fc19 	bl	800b718 <__ieee754_pow+0x1a4>
 800bee6:	0032      	movs	r2, r6
 800bee8:	003b      	movs	r3, r7
 800beea:	f7f6 fa2f 	bl	800234c <__aeabi_dsub>
 800beee:	9a04      	ldr	r2, [sp, #16]
 800bef0:	9b05      	ldr	r3, [sp, #20]
 800bef2:	f7f4 facf 	bl	8000494 <__aeabi_dcmpge>
 800bef6:	2800      	cmp	r0, #0
 800bef8:	d100      	bne.n	800befc <__ieee754_pow+0x988>
 800befa:	e6fe      	b.n	800bcfa <__ieee754_pow+0x786>
 800befc:	e7e9      	b.n	800bed2 <__ieee754_pow+0x95e>
 800befe:	0019      	movs	r1, r3
 800bf00:	e7d9      	b.n	800beb6 <__ieee754_pow+0x942>
 800bf02:	2300      	movs	r3, #0
 800bf04:	4c16      	ldr	r4, [pc, #88]	; (800bf60 <__ieee754_pow+0x9ec>)
 800bf06:	f7ff fbec 	bl	800b6e2 <__ieee754_pow+0x16e>
 800bf0a:	46c0      	nop			; (mov r8, r8)
 800bf0c:	652b82fe 	.word	0x652b82fe
 800bf10:	3c971547 	.word	0x3c971547
 800bf14:	3fe00000 	.word	0x3fe00000
 800bf18:	fffffc02 	.word	0xfffffc02
 800bf1c:	fffffc01 	.word	0xfffffc01
 800bf20:	000fffff 	.word	0x000fffff
 800bf24:	3fe62e43 	.word	0x3fe62e43
 800bf28:	fefa39ef 	.word	0xfefa39ef
 800bf2c:	3fe62e42 	.word	0x3fe62e42
 800bf30:	0ca86c39 	.word	0x0ca86c39
 800bf34:	be205c61 	.word	0xbe205c61
 800bf38:	72bea4d0 	.word	0x72bea4d0
 800bf3c:	3e663769 	.word	0x3e663769
 800bf40:	c5d26bf1 	.word	0xc5d26bf1
 800bf44:	3ebbbd41 	.word	0x3ebbbd41
 800bf48:	af25de2c 	.word	0xaf25de2c
 800bf4c:	3f11566a 	.word	0x3f11566a
 800bf50:	16bebd93 	.word	0x16bebd93
 800bf54:	3f66c16c 	.word	0x3f66c16c
 800bf58:	5555553e 	.word	0x5555553e
 800bf5c:	3fc55555 	.word	0x3fc55555
 800bf60:	3ff00000 	.word	0x3ff00000
 800bf64:	4090cbff 	.word	0x4090cbff
 800bf68:	3f6f3400 	.word	0x3f6f3400
 800bf6c:	c2f8f359 	.word	0xc2f8f359
 800bf70:	01a56e1f 	.word	0x01a56e1f

0800bf74 <__ieee754_sqrt>:
 800bf74:	4b56      	ldr	r3, [pc, #344]	; (800c0d0 <__ieee754_sqrt+0x15c>)
 800bf76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf78:	0002      	movs	r2, r0
 800bf7a:	0005      	movs	r5, r0
 800bf7c:	0018      	movs	r0, r3
 800bf7e:	000c      	movs	r4, r1
 800bf80:	b085      	sub	sp, #20
 800bf82:	4008      	ands	r0, r1
 800bf84:	4298      	cmp	r0, r3
 800bf86:	d10f      	bne.n	800bfa8 <__ieee754_sqrt+0x34>
 800bf88:	000b      	movs	r3, r1
 800bf8a:	0028      	movs	r0, r5
 800bf8c:	f7f5 ff72 	bl	8001e74 <__aeabi_dmul>
 800bf90:	0002      	movs	r2, r0
 800bf92:	000b      	movs	r3, r1
 800bf94:	0028      	movs	r0, r5
 800bf96:	0021      	movs	r1, r4
 800bf98:	f7f4 fffc 	bl	8000f94 <__aeabi_dadd>
 800bf9c:	0005      	movs	r5, r0
 800bf9e:	000c      	movs	r4, r1
 800bfa0:	0028      	movs	r0, r5
 800bfa2:	0021      	movs	r1, r4
 800bfa4:	b005      	add	sp, #20
 800bfa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfa8:	2900      	cmp	r1, #0
 800bfaa:	dc10      	bgt.n	800bfce <__ieee754_sqrt+0x5a>
 800bfac:	004b      	lsls	r3, r1, #1
 800bfae:	085b      	lsrs	r3, r3, #1
 800bfb0:	432b      	orrs	r3, r5
 800bfb2:	d0f5      	beq.n	800bfa0 <__ieee754_sqrt+0x2c>
 800bfb4:	2000      	movs	r0, #0
 800bfb6:	4281      	cmp	r1, r0
 800bfb8:	d100      	bne.n	800bfbc <__ieee754_sqrt+0x48>
 800bfba:	e080      	b.n	800c0be <__ieee754_sqrt+0x14a>
 800bfbc:	000b      	movs	r3, r1
 800bfbe:	0028      	movs	r0, r5
 800bfc0:	f7f6 f9c4 	bl	800234c <__aeabi_dsub>
 800bfc4:	0002      	movs	r2, r0
 800bfc6:	000b      	movs	r3, r1
 800bfc8:	f7f5 fb4e 	bl	8001668 <__aeabi_ddiv>
 800bfcc:	e7e6      	b.n	800bf9c <__ieee754_sqrt+0x28>
 800bfce:	1508      	asrs	r0, r1, #20
 800bfd0:	d075      	beq.n	800c0be <__ieee754_sqrt+0x14a>
 800bfd2:	4b40      	ldr	r3, [pc, #256]	; (800c0d4 <__ieee754_sqrt+0x160>)
 800bfd4:	0309      	lsls	r1, r1, #12
 800bfd6:	18c4      	adds	r4, r0, r3
 800bfd8:	2380      	movs	r3, #128	; 0x80
 800bfda:	0b09      	lsrs	r1, r1, #12
 800bfdc:	035b      	lsls	r3, r3, #13
 800bfde:	4319      	orrs	r1, r3
 800bfe0:	07c3      	lsls	r3, r0, #31
 800bfe2:	d403      	bmi.n	800bfec <__ieee754_sqrt+0x78>
 800bfe4:	0fd3      	lsrs	r3, r2, #31
 800bfe6:	0049      	lsls	r1, r1, #1
 800bfe8:	18c9      	adds	r1, r1, r3
 800bfea:	0052      	lsls	r2, r2, #1
 800bfec:	1063      	asrs	r3, r4, #1
 800bfee:	2400      	movs	r4, #0
 800bff0:	0049      	lsls	r1, r1, #1
 800bff2:	9303      	str	r3, [sp, #12]
 800bff4:	0fd3      	lsrs	r3, r2, #31
 800bff6:	18cb      	adds	r3, r1, r3
 800bff8:	2180      	movs	r1, #128	; 0x80
 800bffa:	2516      	movs	r5, #22
 800bffc:	0020      	movs	r0, r4
 800bffe:	0052      	lsls	r2, r2, #1
 800c000:	0389      	lsls	r1, r1, #14
 800c002:	1846      	adds	r6, r0, r1
 800c004:	429e      	cmp	r6, r3
 800c006:	dc02      	bgt.n	800c00e <__ieee754_sqrt+0x9a>
 800c008:	1870      	adds	r0, r6, r1
 800c00a:	1b9b      	subs	r3, r3, r6
 800c00c:	1864      	adds	r4, r4, r1
 800c00e:	0fd6      	lsrs	r6, r2, #31
 800c010:	005b      	lsls	r3, r3, #1
 800c012:	3d01      	subs	r5, #1
 800c014:	18f3      	adds	r3, r6, r3
 800c016:	0052      	lsls	r2, r2, #1
 800c018:	0849      	lsrs	r1, r1, #1
 800c01a:	2d00      	cmp	r5, #0
 800c01c:	d1f1      	bne.n	800c002 <__ieee754_sqrt+0x8e>
 800c01e:	2620      	movs	r6, #32
 800c020:	2780      	movs	r7, #128	; 0x80
 800c022:	0029      	movs	r1, r5
 800c024:	9601      	str	r6, [sp, #4]
 800c026:	063f      	lsls	r7, r7, #24
 800c028:	197e      	adds	r6, r7, r5
 800c02a:	46b4      	mov	ip, r6
 800c02c:	4283      	cmp	r3, r0
 800c02e:	dc02      	bgt.n	800c036 <__ieee754_sqrt+0xc2>
 800c030:	d114      	bne.n	800c05c <__ieee754_sqrt+0xe8>
 800c032:	4296      	cmp	r6, r2
 800c034:	d812      	bhi.n	800c05c <__ieee754_sqrt+0xe8>
 800c036:	4665      	mov	r5, ip
 800c038:	4666      	mov	r6, ip
 800c03a:	19ed      	adds	r5, r5, r7
 800c03c:	9002      	str	r0, [sp, #8]
 800c03e:	2e00      	cmp	r6, #0
 800c040:	da03      	bge.n	800c04a <__ieee754_sqrt+0xd6>
 800c042:	43ee      	mvns	r6, r5
 800c044:	0ff6      	lsrs	r6, r6, #31
 800c046:	1986      	adds	r6, r0, r6
 800c048:	9602      	str	r6, [sp, #8]
 800c04a:	1a1b      	subs	r3, r3, r0
 800c04c:	4562      	cmp	r2, ip
 800c04e:	4180      	sbcs	r0, r0
 800c050:	4240      	negs	r0, r0
 800c052:	1a1b      	subs	r3, r3, r0
 800c054:	4660      	mov	r0, ip
 800c056:	1a12      	subs	r2, r2, r0
 800c058:	9802      	ldr	r0, [sp, #8]
 800c05a:	19c9      	adds	r1, r1, r7
 800c05c:	0fd6      	lsrs	r6, r2, #31
 800c05e:	005b      	lsls	r3, r3, #1
 800c060:	18f3      	adds	r3, r6, r3
 800c062:	9e01      	ldr	r6, [sp, #4]
 800c064:	0052      	lsls	r2, r2, #1
 800c066:	3e01      	subs	r6, #1
 800c068:	087f      	lsrs	r7, r7, #1
 800c06a:	9601      	str	r6, [sp, #4]
 800c06c:	2e00      	cmp	r6, #0
 800c06e:	d1db      	bne.n	800c028 <__ieee754_sqrt+0xb4>
 800c070:	4313      	orrs	r3, r2
 800c072:	d003      	beq.n	800c07c <__ieee754_sqrt+0x108>
 800c074:	1c4b      	adds	r3, r1, #1
 800c076:	d127      	bne.n	800c0c8 <__ieee754_sqrt+0x154>
 800c078:	0031      	movs	r1, r6
 800c07a:	3401      	adds	r4, #1
 800c07c:	4b16      	ldr	r3, [pc, #88]	; (800c0d8 <__ieee754_sqrt+0x164>)
 800c07e:	1060      	asrs	r0, r4, #1
 800c080:	18c0      	adds	r0, r0, r3
 800c082:	0849      	lsrs	r1, r1, #1
 800c084:	07e3      	lsls	r3, r4, #31
 800c086:	d502      	bpl.n	800c08e <__ieee754_sqrt+0x11a>
 800c088:	2380      	movs	r3, #128	; 0x80
 800c08a:	061b      	lsls	r3, r3, #24
 800c08c:	4319      	orrs	r1, r3
 800c08e:	9b03      	ldr	r3, [sp, #12]
 800c090:	000d      	movs	r5, r1
 800c092:	051c      	lsls	r4, r3, #20
 800c094:	1823      	adds	r3, r4, r0
 800c096:	001c      	movs	r4, r3
 800c098:	e782      	b.n	800bfa0 <__ieee754_sqrt+0x2c>
 800c09a:	0ad1      	lsrs	r1, r2, #11
 800c09c:	3b15      	subs	r3, #21
 800c09e:	0552      	lsls	r2, r2, #21
 800c0a0:	2900      	cmp	r1, #0
 800c0a2:	d0fa      	beq.n	800c09a <__ieee754_sqrt+0x126>
 800c0a4:	2480      	movs	r4, #128	; 0x80
 800c0a6:	0364      	lsls	r4, r4, #13
 800c0a8:	4221      	tst	r1, r4
 800c0aa:	d00a      	beq.n	800c0c2 <__ieee754_sqrt+0x14e>
 800c0ac:	2420      	movs	r4, #32
 800c0ae:	0016      	movs	r6, r2
 800c0b0:	1a24      	subs	r4, r4, r0
 800c0b2:	40e6      	lsrs	r6, r4
 800c0b4:	1e45      	subs	r5, r0, #1
 800c0b6:	4082      	lsls	r2, r0
 800c0b8:	4331      	orrs	r1, r6
 800c0ba:	1b58      	subs	r0, r3, r5
 800c0bc:	e789      	b.n	800bfd2 <__ieee754_sqrt+0x5e>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	e7ee      	b.n	800c0a0 <__ieee754_sqrt+0x12c>
 800c0c2:	0049      	lsls	r1, r1, #1
 800c0c4:	3001      	adds	r0, #1
 800c0c6:	e7ef      	b.n	800c0a8 <__ieee754_sqrt+0x134>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	3101      	adds	r1, #1
 800c0cc:	4399      	bics	r1, r3
 800c0ce:	e7d5      	b.n	800c07c <__ieee754_sqrt+0x108>
 800c0d0:	7ff00000 	.word	0x7ff00000
 800c0d4:	fffffc01 	.word	0xfffffc01
 800c0d8:	3fe00000 	.word	0x3fe00000

0800c0dc <fabs>:
 800c0dc:	004b      	lsls	r3, r1, #1
 800c0de:	0859      	lsrs	r1, r3, #1
 800c0e0:	4770      	bx	lr
	...

0800c0e4 <finite>:
 800c0e4:	4b02      	ldr	r3, [pc, #8]	; (800c0f0 <finite+0xc>)
 800c0e6:	0048      	lsls	r0, r1, #1
 800c0e8:	0840      	lsrs	r0, r0, #1
 800c0ea:	18c0      	adds	r0, r0, r3
 800c0ec:	0fc0      	lsrs	r0, r0, #31
 800c0ee:	4770      	bx	lr
 800c0f0:	80100000 	.word	0x80100000

0800c0f4 <nan>:
 800c0f4:	2000      	movs	r0, #0
 800c0f6:	4901      	ldr	r1, [pc, #4]	; (800c0fc <nan+0x8>)
 800c0f8:	4770      	bx	lr
 800c0fa:	46c0      	nop			; (mov r8, r8)
 800c0fc:	7ff80000 	.word	0x7ff80000

0800c100 <rint>:
 800c100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c102:	004a      	lsls	r2, r1, #1
 800c104:	4e3e      	ldr	r6, [pc, #248]	; (800c200 <rint+0x100>)
 800c106:	0d52      	lsrs	r2, r2, #21
 800c108:	b085      	sub	sp, #20
 800c10a:	1996      	adds	r6, r2, r6
 800c10c:	000d      	movs	r5, r1
 800c10e:	0003      	movs	r3, r0
 800c110:	9101      	str	r1, [sp, #4]
 800c112:	0fcc      	lsrs	r4, r1, #31
 800c114:	2e13      	cmp	r6, #19
 800c116:	dc57      	bgt.n	800c1c8 <rint+0xc8>
 800c118:	2e00      	cmp	r6, #0
 800c11a:	da2a      	bge.n	800c172 <rint+0x72>
 800c11c:	004a      	lsls	r2, r1, #1
 800c11e:	0852      	lsrs	r2, r2, #1
 800c120:	4302      	orrs	r2, r0
 800c122:	d024      	beq.n	800c16e <rint+0x6e>
 800c124:	030a      	lsls	r2, r1, #12
 800c126:	0b12      	lsrs	r2, r2, #12
 800c128:	4302      	orrs	r2, r0
 800c12a:	4253      	negs	r3, r2
 800c12c:	4313      	orrs	r3, r2
 800c12e:	2280      	movs	r2, #128	; 0x80
 800c130:	0c4d      	lsrs	r5, r1, #17
 800c132:	0312      	lsls	r2, r2, #12
 800c134:	0b1b      	lsrs	r3, r3, #12
 800c136:	4013      	ands	r3, r2
 800c138:	046d      	lsls	r5, r5, #17
 800c13a:	432b      	orrs	r3, r5
 800c13c:	0019      	movs	r1, r3
 800c13e:	4b31      	ldr	r3, [pc, #196]	; (800c204 <rint+0x104>)
 800c140:	00e2      	lsls	r2, r4, #3
 800c142:	189b      	adds	r3, r3, r2
 800c144:	681e      	ldr	r6, [r3, #0]
 800c146:	685f      	ldr	r7, [r3, #4]
 800c148:	0002      	movs	r2, r0
 800c14a:	000b      	movs	r3, r1
 800c14c:	0030      	movs	r0, r6
 800c14e:	0039      	movs	r1, r7
 800c150:	f7f4 ff20 	bl	8000f94 <__aeabi_dadd>
 800c154:	9002      	str	r0, [sp, #8]
 800c156:	9103      	str	r1, [sp, #12]
 800c158:	9802      	ldr	r0, [sp, #8]
 800c15a:	9903      	ldr	r1, [sp, #12]
 800c15c:	003b      	movs	r3, r7
 800c15e:	0032      	movs	r2, r6
 800c160:	f7f6 f8f4 	bl	800234c <__aeabi_dsub>
 800c164:	004b      	lsls	r3, r1, #1
 800c166:	085b      	lsrs	r3, r3, #1
 800c168:	07e4      	lsls	r4, r4, #31
 800c16a:	4323      	orrs	r3, r4
 800c16c:	0019      	movs	r1, r3
 800c16e:	b005      	add	sp, #20
 800c170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c172:	4a25      	ldr	r2, [pc, #148]	; (800c208 <rint+0x108>)
 800c174:	4132      	asrs	r2, r6
 800c176:	0017      	movs	r7, r2
 800c178:	400f      	ands	r7, r1
 800c17a:	4307      	orrs	r7, r0
 800c17c:	d0f7      	beq.n	800c16e <rint+0x6e>
 800c17e:	0852      	lsrs	r2, r2, #1
 800c180:	0011      	movs	r1, r2
 800c182:	4029      	ands	r1, r5
 800c184:	430b      	orrs	r3, r1
 800c186:	d00a      	beq.n	800c19e <rint+0x9e>
 800c188:	2300      	movs	r3, #0
 800c18a:	2e13      	cmp	r6, #19
 800c18c:	d101      	bne.n	800c192 <rint+0x92>
 800c18e:	2380      	movs	r3, #128	; 0x80
 800c190:	061b      	lsls	r3, r3, #24
 800c192:	2780      	movs	r7, #128	; 0x80
 800c194:	02ff      	lsls	r7, r7, #11
 800c196:	4137      	asrs	r7, r6
 800c198:	4395      	bics	r5, r2
 800c19a:	432f      	orrs	r7, r5
 800c19c:	9701      	str	r7, [sp, #4]
 800c19e:	9901      	ldr	r1, [sp, #4]
 800c1a0:	001a      	movs	r2, r3
 800c1a2:	000b      	movs	r3, r1
 800c1a4:	4917      	ldr	r1, [pc, #92]	; (800c204 <rint+0x104>)
 800c1a6:	00e4      	lsls	r4, r4, #3
 800c1a8:	190c      	adds	r4, r1, r4
 800c1aa:	6865      	ldr	r5, [r4, #4]
 800c1ac:	6824      	ldr	r4, [r4, #0]
 800c1ae:	0020      	movs	r0, r4
 800c1b0:	0029      	movs	r1, r5
 800c1b2:	f7f4 feef 	bl	8000f94 <__aeabi_dadd>
 800c1b6:	9002      	str	r0, [sp, #8]
 800c1b8:	9103      	str	r1, [sp, #12]
 800c1ba:	9802      	ldr	r0, [sp, #8]
 800c1bc:	9903      	ldr	r1, [sp, #12]
 800c1be:	0022      	movs	r2, r4
 800c1c0:	002b      	movs	r3, r5
 800c1c2:	f7f6 f8c3 	bl	800234c <__aeabi_dsub>
 800c1c6:	e7d2      	b.n	800c16e <rint+0x6e>
 800c1c8:	2e33      	cmp	r6, #51	; 0x33
 800c1ca:	dd08      	ble.n	800c1de <rint+0xde>
 800c1cc:	2380      	movs	r3, #128	; 0x80
 800c1ce:	00db      	lsls	r3, r3, #3
 800c1d0:	429e      	cmp	r6, r3
 800c1d2:	d1cc      	bne.n	800c16e <rint+0x6e>
 800c1d4:	0002      	movs	r2, r0
 800c1d6:	000b      	movs	r3, r1
 800c1d8:	f7f4 fedc 	bl	8000f94 <__aeabi_dadd>
 800c1dc:	e7c7      	b.n	800c16e <rint+0x6e>
 800c1de:	2601      	movs	r6, #1
 800c1e0:	4d0a      	ldr	r5, [pc, #40]	; (800c20c <rint+0x10c>)
 800c1e2:	4276      	negs	r6, r6
 800c1e4:	1952      	adds	r2, r2, r5
 800c1e6:	40d6      	lsrs	r6, r2
 800c1e8:	4206      	tst	r6, r0
 800c1ea:	d0c0      	beq.n	800c16e <rint+0x6e>
 800c1ec:	0876      	lsrs	r6, r6, #1
 800c1ee:	4206      	tst	r6, r0
 800c1f0:	d0d5      	beq.n	800c19e <rint+0x9e>
 800c1f2:	2180      	movs	r1, #128	; 0x80
 800c1f4:	05c9      	lsls	r1, r1, #23
 800c1f6:	4111      	asrs	r1, r2
 800c1f8:	43b3      	bics	r3, r6
 800c1fa:	430b      	orrs	r3, r1
 800c1fc:	e7cf      	b.n	800c19e <rint+0x9e>
 800c1fe:	46c0      	nop			; (mov r8, r8)
 800c200:	fffffc01 	.word	0xfffffc01
 800c204:	0800c998 	.word	0x0800c998
 800c208:	000fffff 	.word	0x000fffff
 800c20c:	fffffbed 	.word	0xfffffbed

0800c210 <scalbn>:
 800c210:	004b      	lsls	r3, r1, #1
 800c212:	b570      	push	{r4, r5, r6, lr}
 800c214:	0d5b      	lsrs	r3, r3, #21
 800c216:	0014      	movs	r4, r2
 800c218:	000a      	movs	r2, r1
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d10d      	bne.n	800c23a <scalbn+0x2a>
 800c21e:	004b      	lsls	r3, r1, #1
 800c220:	085b      	lsrs	r3, r3, #1
 800c222:	4303      	orrs	r3, r0
 800c224:	d010      	beq.n	800c248 <scalbn+0x38>
 800c226:	4b27      	ldr	r3, [pc, #156]	; (800c2c4 <scalbn+0xb4>)
 800c228:	2200      	movs	r2, #0
 800c22a:	f7f5 fe23 	bl	8001e74 <__aeabi_dmul>
 800c22e:	4b26      	ldr	r3, [pc, #152]	; (800c2c8 <scalbn+0xb8>)
 800c230:	429c      	cmp	r4, r3
 800c232:	da0a      	bge.n	800c24a <scalbn+0x3a>
 800c234:	4a25      	ldr	r2, [pc, #148]	; (800c2cc <scalbn+0xbc>)
 800c236:	4b26      	ldr	r3, [pc, #152]	; (800c2d0 <scalbn+0xc0>)
 800c238:	e019      	b.n	800c26e <scalbn+0x5e>
 800c23a:	4d26      	ldr	r5, [pc, #152]	; (800c2d4 <scalbn+0xc4>)
 800c23c:	42ab      	cmp	r3, r5
 800c23e:	d108      	bne.n	800c252 <scalbn+0x42>
 800c240:	0002      	movs	r2, r0
 800c242:	000b      	movs	r3, r1
 800c244:	f7f4 fea6 	bl	8000f94 <__aeabi_dadd>
 800c248:	bd70      	pop	{r4, r5, r6, pc}
 800c24a:	000a      	movs	r2, r1
 800c24c:	004b      	lsls	r3, r1, #1
 800c24e:	0d5b      	lsrs	r3, r3, #21
 800c250:	3b36      	subs	r3, #54	; 0x36
 800c252:	4d21      	ldr	r5, [pc, #132]	; (800c2d8 <scalbn+0xc8>)
 800c254:	18e3      	adds	r3, r4, r3
 800c256:	42ab      	cmp	r3, r5
 800c258:	dd0c      	ble.n	800c274 <scalbn+0x64>
 800c25a:	4c20      	ldr	r4, [pc, #128]	; (800c2dc <scalbn+0xcc>)
 800c25c:	4d20      	ldr	r5, [pc, #128]	; (800c2e0 <scalbn+0xd0>)
 800c25e:	2900      	cmp	r1, #0
 800c260:	da01      	bge.n	800c266 <scalbn+0x56>
 800c262:	4c1e      	ldr	r4, [pc, #120]	; (800c2dc <scalbn+0xcc>)
 800c264:	4d1f      	ldr	r5, [pc, #124]	; (800c2e4 <scalbn+0xd4>)
 800c266:	0020      	movs	r0, r4
 800c268:	0029      	movs	r1, r5
 800c26a:	4a1c      	ldr	r2, [pc, #112]	; (800c2dc <scalbn+0xcc>)
 800c26c:	4b1c      	ldr	r3, [pc, #112]	; (800c2e0 <scalbn+0xd0>)
 800c26e:	f7f5 fe01 	bl	8001e74 <__aeabi_dmul>
 800c272:	e7e9      	b.n	800c248 <scalbn+0x38>
 800c274:	2b00      	cmp	r3, #0
 800c276:	dd05      	ble.n	800c284 <scalbn+0x74>
 800c278:	4c1b      	ldr	r4, [pc, #108]	; (800c2e8 <scalbn+0xd8>)
 800c27a:	051b      	lsls	r3, r3, #20
 800c27c:	4022      	ands	r2, r4
 800c27e:	431a      	orrs	r2, r3
 800c280:	0011      	movs	r1, r2
 800c282:	e7e1      	b.n	800c248 <scalbn+0x38>
 800c284:	001d      	movs	r5, r3
 800c286:	3535      	adds	r5, #53	; 0x35
 800c288:	da13      	bge.n	800c2b2 <scalbn+0xa2>
 800c28a:	4a18      	ldr	r2, [pc, #96]	; (800c2ec <scalbn+0xdc>)
 800c28c:	0fcb      	lsrs	r3, r1, #31
 800c28e:	4294      	cmp	r4, r2
 800c290:	dd08      	ble.n	800c2a4 <scalbn+0x94>
 800c292:	4812      	ldr	r0, [pc, #72]	; (800c2dc <scalbn+0xcc>)
 800c294:	4912      	ldr	r1, [pc, #72]	; (800c2e0 <scalbn+0xd0>)
 800c296:	2b00      	cmp	r3, #0
 800c298:	d001      	beq.n	800c29e <scalbn+0x8e>
 800c29a:	4810      	ldr	r0, [pc, #64]	; (800c2dc <scalbn+0xcc>)
 800c29c:	4911      	ldr	r1, [pc, #68]	; (800c2e4 <scalbn+0xd4>)
 800c29e:	4a0f      	ldr	r2, [pc, #60]	; (800c2dc <scalbn+0xcc>)
 800c2a0:	4b0f      	ldr	r3, [pc, #60]	; (800c2e0 <scalbn+0xd0>)
 800c2a2:	e7e4      	b.n	800c26e <scalbn+0x5e>
 800c2a4:	4809      	ldr	r0, [pc, #36]	; (800c2cc <scalbn+0xbc>)
 800c2a6:	490a      	ldr	r1, [pc, #40]	; (800c2d0 <scalbn+0xc0>)
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d0c3      	beq.n	800c234 <scalbn+0x24>
 800c2ac:	4807      	ldr	r0, [pc, #28]	; (800c2cc <scalbn+0xbc>)
 800c2ae:	4910      	ldr	r1, [pc, #64]	; (800c2f0 <scalbn+0xe0>)
 800c2b0:	e7c0      	b.n	800c234 <scalbn+0x24>
 800c2b2:	4c0d      	ldr	r4, [pc, #52]	; (800c2e8 <scalbn+0xd8>)
 800c2b4:	3336      	adds	r3, #54	; 0x36
 800c2b6:	4022      	ands	r2, r4
 800c2b8:	051b      	lsls	r3, r3, #20
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	0019      	movs	r1, r3
 800c2be:	2200      	movs	r2, #0
 800c2c0:	4b0c      	ldr	r3, [pc, #48]	; (800c2f4 <scalbn+0xe4>)
 800c2c2:	e7d4      	b.n	800c26e <scalbn+0x5e>
 800c2c4:	43500000 	.word	0x43500000
 800c2c8:	ffff3cb0 	.word	0xffff3cb0
 800c2cc:	c2f8f359 	.word	0xc2f8f359
 800c2d0:	01a56e1f 	.word	0x01a56e1f
 800c2d4:	000007ff 	.word	0x000007ff
 800c2d8:	000007fe 	.word	0x000007fe
 800c2dc:	8800759c 	.word	0x8800759c
 800c2e0:	7e37e43c 	.word	0x7e37e43c
 800c2e4:	fe37e43c 	.word	0xfe37e43c
 800c2e8:	800fffff 	.word	0x800fffff
 800c2ec:	0000c350 	.word	0x0000c350
 800c2f0:	81a56e1f 	.word	0x81a56e1f
 800c2f4:	3c900000 	.word	0x3c900000

0800c2f8 <_init>:
 800c2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fa:	46c0      	nop			; (mov r8, r8)
 800c2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2fe:	bc08      	pop	{r3}
 800c300:	469e      	mov	lr, r3
 800c302:	4770      	bx	lr

0800c304 <_fini>:
 800c304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c306:	46c0      	nop			; (mov r8, r8)
 800c308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c30a:	bc08      	pop	{r3}
 800c30c:	469e      	mov	lr, r3
 800c30e:	4770      	bx	lr
