library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_unsigned.all;

--Entity
entity Add4 is port (
   Data1,Data2 : in std_logic;
   Cin         : in std_logic;
   Cout        : out std_logic;
   Sum         : out std_logic );
end Add4;

--Architecture
architecture RTL of Add4 is 
    begin
       Sum <= Data1 XOR Data2 XOR Cin;
       Cout <= (Data1 AND Data2) OR (Cin AND Data1) OR (Cin AND Data2);
 
end RTL;