// Seed: 3369143371
module module_0 #(
    parameter id_4 = 32'd46
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2
);
  parameter id_4 = 1;
  reg [1 : 1] id_5 = 1'h0;
  wire id_6;
  ;
  always @(id_6) begin : LABEL_0
    id_5 <= 1'b0;
  end
  parameter id_7 = -1;
  always @(id_2) begin : LABEL_1
    disable id_8;
  end
  logic [7:0] id_9;
  ;
  assign id_9[!(id_4)] = 1'h0;
endmodule
module module_1 #(
    parameter id_14 = 32'd37,
    parameter id_18 = 32'd53
) (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input wand id_6,
    output wire id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire id_10
    , id_21,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    output wire _id_14,
    input supply1 id_15,
    output wor id_16,
    input wire id_17,
    output supply1 _id_18,
    input wor id_19
);
  logic [id_14  ==  -1 : id_18] id_22;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_23;
endmodule
