<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.2" vendor="numato.com" name="Mimas_AU_Plus_dev_VA0.0" display_name="Mimas_AU_Plus_dev_VA0.0" url="www.numato.com/" preset_file="preset.xml" supports_ced="false">
<images>
  <image name="Mimas_AU_Plus.jpg" display_name="Mimas AU Plus Development Board" sub_type="board">
    <description>Mimas AU Plus Development Board File Image</description>
  </image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0</revision>
</compatible_board_revisions> 
<file_version>1.0</file_version>
<description>Mimas AU Plus FPGA Development Board</description>
<components>
  <component name="part0" display_name="Mimas AU Plus Development Board" type="fpga" part_name="xcau7p-sbvc484-1-i" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.numato.com/">
    <description>FPGA part on the board</description>
    <interfaces> 

     <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <description>Reset Button</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
		<port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
		<parameters>
          <parameter name="rst_polarity" value="1" />
        </parameters>
      </interface>
	  

     <interface mode="slave" name="diff_sys_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="diff_sys_clock">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

     <interface mode="slave" name="fixed_ddr4_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_ddr4_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_ddr4_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_ddr4_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

    

    <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      
      	  <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
        <description>Secondary interface to communicate with ethernet phy. </description>
		<port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

	<interface mode="master" name="eth_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard">
	<preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="eth_rgmii" order="0"/>
        </preferred_ips>
        <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
		<port_maps>
          <port_map logical_port="TD" physical_port="eth_txd" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_txd_0"/> 
              <pin_map port_index="1" component_pin="eth_txd_1"/> 
              <pin_map port_index="2" component_pin="eth_txd_2"/> 
              <pin_map port_index="3" component_pin="eth_txd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_CTL" physical_port="eth_tx_ctl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TXC" physical_port="eth_tx_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_clk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RD" physical_port="eth_rxd" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rxd_0"/> 
              <pin_map port_index="1" component_pin="eth_rxd_1"/> 
              <pin_map port_index="2" component_pin="eth_rxd_2"/> 
              <pin_map port_index="3" component_pin="eth_rxd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_CTL" physical_port="eth_rx_ctl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXC" physical_port="eth_rx_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface> 


	  	  	  <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <description>Onboard Reset Button</description>
		  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


        <interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="ddr4_rtl_0_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_act_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="ddr4_rtl_0_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_adr[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_adr[1]"/>
                <pin_map port_index="2" component_pin="ddr4_rtl_0_adr[2]"/>
                <pin_map port_index="3" component_pin="ddr4_rtl_0_adr[3]"/>
                <pin_map port_index="4" component_pin="ddr4_rtl_0_adr[4]"/>
                <pin_map port_index="5" component_pin="ddr4_rtl_0_adr[5]"/>
                <pin_map port_index="6" component_pin="ddr4_rtl_0_adr[6]"/>
                <pin_map port_index="7" component_pin="ddr4_rtl_0_adr[7]"/>
                <pin_map port_index="8" component_pin="ddr4_rtl_0_adr[8]"/>
                <pin_map port_index="9" component_pin="ddr4_rtl_0_adr[9]"/>
                <pin_map port_index="10" component_pin="ddr4_rtl_0_adr[10]"/>
                <pin_map port_index="11" component_pin="ddr4_rtl_0_adr[11]"/>
                <pin_map port_index="12" component_pin="ddr4_rtl_0_adr[12]"/>
                <pin_map port_index="13" component_pin="ddr4_rtl_0_adr[13]"/>
                <pin_map port_index="14" component_pin="ddr4_rtl_0_adr[14]"/>
                <pin_map port_index="15" component_pin="ddr4_rtl_0_adr[15]"/>
                <pin_map port_index="16" component_pin="ddr4_rtl_0_adr[16]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="ddr4_rtl_0_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ba[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_ba[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="ddr4_rtl_0_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_bg[0]"/>
              </pin_maps>
            </port_map>
           <port_map logical_port="CK_C" physical_port="ddr4_rtl_0_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ck_c[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="ddr4_rtl_0_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ck_t[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="ddr4_rtl_0_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_cke[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="ddr4_rtl_0_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_cs_n[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="ddr4_rtl_0_dm_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dm_n[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dm_n[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin= "ddr4_rtl_0_dq[0]"/>
                <pin_map port_index="1" component_pin= "ddr4_rtl_0_dq[1]"/>
                <pin_map port_index="2" component_pin= "ddr4_rtl_0_dq[2]"/>
                <pin_map port_index="3" component_pin= "ddr4_rtl_0_dq[3]"/>
                <pin_map port_index="4" component_pin= "ddr4_rtl_0_dq[4]"/>
                <pin_map port_index="5" component_pin= "ddr4_rtl_0_dq[5]"/>
                <pin_map port_index="6" component_pin= "ddr4_rtl_0_dq[6]"/>
                <pin_map port_index="7" component_pin= "ddr4_rtl_0_dq[7]"/>
                <pin_map port_index="8" component_pin= "ddr4_rtl_0_dq[8]"/>
                <pin_map port_index="9" component_pin= "ddr4_rtl_0_dq[9]"/>
                <pin_map port_index="10" component_pin="ddr4_rtl_0_dq[10]"/>
                <pin_map port_index="11" component_pin="ddr4_rtl_0_dq[11]"/>
                <pin_map port_index="12" component_pin="ddr4_rtl_0_dq[12]"/>
                <pin_map port_index="13" component_pin="ddr4_rtl_0_dq[13]"/>
                <pin_map port_index="14" component_pin="ddr4_rtl_0_dq[14]"/>
                <pin_map port_index="15" component_pin="ddr4_rtl_0_dq[15]"/>
              </pin_maps>
            </port_map>
             <port_map logical_port="DQS_C" physical_port="ddr4_rtl_0_dqs_c" dir="inout" left="1" right="0">
              <pin_map>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dqs_c[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dqs_c[1]"/>
              </pin_map>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="ddr4_rtl_0_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dqs_t[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dqs_t[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="ddr4_rtl_0_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_odt[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="ddr4_rtl_0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>

</component>

  <component name="diff_sys_clock" display_name="Fabric Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ASDMPLV-100.000MHZ-LR-T3" vendor="Microchip" spec_url="">
      <description>This clock is attached to HP bank 65.</description>
        <parameter name="frequency" value="100000000">
      </parameter>
    </component>

<component name="fixed_ddr4_100mhz" display_name="DDR4 Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-100.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>This clock and the DDR4 SDRAM are both attached to HP bank 66. This clock provides a direct connection to the MMCM used by Xilinx’s MIG IP within bank 64. 100MHz is used to achieve the clock frequencies necessary for DDR4-2400. When not using the DDR4 memory in a design, this clock can be used as a second general purpose Fabric Clock.</description>
      <component_modes>
        <component_mode name="refclk_ddr4" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>

  <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
    <description>CPU Reset, Active High</description>
  </component>

  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
  	<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
  </component>

<component name="ddr4" display_name="DDR4" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>1 GiB DDR4 Memory</description>
      <component_modes>
        <component_mode name="ddr4_refclk" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="ddr_type" value="ddr4" />
        <parameter name="size" value="1GiB " />
      </parameters>
    </component>


 <component name="phy_onboard" display_name="Gigabit Ethernet PHY" type="chip" sub_type="ethernet" major_group="Ethernet">
	 <description>PHY Ethernet on the board</description>
	 <component_modes>
        <component_mode name="rgmii" display_name="RGMII mode">
		  <interfaces>
            <interface name="eth_rgmii" order="0"/>
            <interface name="eth_mdio_mdc" order="1"/>		
            <interface name="phy_reset_out" order="2" optional="true"/>
       </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
      </component_mode>
   </component_modes>
 </component>

</components>


<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_diff_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_diff_sys_clock" c1_st_index="68" c1_end_index="68" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_fixed_ddr4_100mhz" component1="part0" component2="fixed_ddr4_100mhz">
      <connection_map name="part0_fixed_ddr4_100mhz_map" typical_delay="5" c1_st_index="57" c1_end_index="58" c2_st_index="0" c2_end_index="1" />
    </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
  </connection> 
  <connection name="part0_ddr4" component1="part0" component2="ddr4">
    <connection_map name="part0_ddr4_map" typical_delay="5" c1_st_index="19" c1_end_index="67" c2_st_index="0" c2_end_index="48"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="phy_onboard">
 <connection_map name="part0_eth_rgmii_1" typical_delay="5" c1_st_index="7" c1_end_index="18" c2_st_index="0" c2_end_index="11"/>
	<connection_map name="part0_eth_mdio_mdc_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
	<connection_map name="part0_eth_phy_reset_n" typical_delay="5" c1_st_index="19" c1_end_index="19" c2_st_index="0" c2_end_index="0"/>
  </connection>
</connections>
</board>

<!DOCTYPE board SYSTEM "board.dtd"> <!-- for board.xml -->

