Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto abc64584306d44d8a58f1565306e03cb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/Documents/5puzzle/wagasha.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/Documents/5puzzle/wagasha.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sel
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.zf
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.io
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
