// Seed: 171181338
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7
);
  rnmos (id_5, id_2, !id_3);
  module_0 modCall_1 ();
endmodule
