#---------------------------------------------------------------------
# start session at Wed Jan 4 02:37:56 2023
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.3GBytes 2.6GHz 64bits mode pid 18794 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl 

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 146M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 146M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 146M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 147M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 147M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/Nitro/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 149M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/Nitro/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 150M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/Nitro/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 151M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/Nitro/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 159M, CVMEM - 1686M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/Nitro/verilog/demo_fp_mul.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/Nitro/verilog/demo_fp_mul.syn.v'.
warning SDB78: Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
warning SDB78: Removed 3 floating nets in hier 'fp_mul'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
info VLOG2: Parsed 3 modules.
info SDB3: Top design set to 'fp_mul'.
warning SDB29: After linking, there are 28 dont_modify and 28 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 160M, CVMEM - 1686M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 160M, CVMEM - 1686M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 161M, CVMEM - 1686M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/Nitro/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 162M, CVMEM - 1686M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 36 objects (out of 36 objects)
info UI49: 34 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 260 vertical track starting at 0 with step 0.1900
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 180 horizontal track starting at 0 with step 0.2800
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 63 horizontal track starting at 0 with step 0.8000
info UI49: creating 62 vertical track starting at 0 with step 0.8000
info UI49: creating 31 horizontal track starting at 0 with step 1.6000
info UI49: creating 31 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 34     | 34              | 
|-------+--------+-----------------|
| VSS   | 34     | 34              | 
|-------+--------+-----------------|
| Total | 68     | 68              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1686M, PVMEM - 1778M)
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 176    | 176   | 
|-------+--------+-------|
| VSS   | 174    | 174   | 
|-------+--------+-------|
| Total | 350    | 350   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

PGR_WARN: Checked 175 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1686M, PVMEM - 1778M)
Inserting PG vias in partition fp_mul
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                        PG wire stats in partition fp_mul                                         |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 35     | 0      | 0      | 0      | 0      | 175    | 0      | 0      | 0      | 0       | 210   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 2958   | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 2958  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                PG via insertion stats in partition fp_mul                                 |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 2958 | 2958 | 2958 | 2958 | 2958 | 0    | 0    | 0    | 0    | 2958       | 14790 | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
info PGR187: Wire trimmed.   location: (10000 261150 10900 262850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 261150 483100 262850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 37150 10900 38850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 37150 483100 38850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 65150 10900 66850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 65150 483100 66850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 93150 10900 94850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 93150 483100 94850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 121150 10900 122850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 121150 483100 122850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 149150 10900 150850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 149150 483100 150850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 177150 10900 178850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 177150 483100 178850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 205150 10900 206850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 205150 483100 206850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 233150 10900 234850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 233150 483100 234850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 9150 10900 10850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 9150 483100 10850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 289150 10900 290850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 289150 483100 290850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 317150 10900 318850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 317150 483100 318850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 345150 10900 346850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 345150 483100 346850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 373150 10900 374850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 373150 483100 374850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 401150 10900 402850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 401150 483100 402850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 429150 10900 430850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 429150 483100 430850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 457150 10900 458850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 457150 483100 458850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 485150 10900 486850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 485150 483100 486850) on layer metal1
info PGR187: Wire trimmed.   location: (184500 2000 185900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (184500 486850 185900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (128500 2000 129900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (128500 486850 129900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (134100 2000 135500 9150) on layer metal6
info PGR187: Wire trimmed.   location: (134100 486850 135500 502000) on layer metal6
info PGR187: Wire trimmed.   location: (139700 2000 141100 9150) on layer metal6
info PGR187: Wire trimmed.   location: (139700 486850 141100 502000) on layer metal6
info PGR187: Wire trimmed.   location: (145300 2000 146700 9150) on layer metal6
info PGR187: Wire trimmed.   location: (145300 486850 146700 502000) on layer metal6
info PGR187: Wire trimmed.   location: (150900 2000 152300 9150) on layer metal6
info PGR187: Wire trimmed.   location: (150900 486850 152300 502000) on layer metal6
info PGR187: Wire trimmed.   location: (156500 2000 157900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (156500 486850 157900 502000) on layer metal6
Discovered 2 tail wires and vias in net 'VSS'
Removed 2 tail wires and vias from net 'VSS'
Trimmed 103 wires in net 'VSS'
Discovered 4 tail wires and vias in net 'VDD'
Removed 4 tail wires and vias from net 'VDD'
Trimmed 101 wires in net 'VDD'

Discovered 6 tail wires and vias in PG nets in partition 'fp_mul'
Removed 6 tail wires and vias from PG nets in partition 'fp_mul'
Trimmed 204 PG wires in partition 'fp_mul'

info UI: 100 (out of 828) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Wed Jan 4 02:38:12 2023)
warning PLC2012: The port 'rst' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 33% 66% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 2.299896e+07
Report 'placement': Placement Report
Generated on Wed Jan 4 02:38:12 2023
  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |===== 1
45  |================ 3
50  |======================================================================== 13
55  |============================================ 8
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 0 sec (CPU time: 1 sec; MEM: RSS - 177M, CVMEM - 1686M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:12 2023)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.1 (0.3 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 179M, CVMEM - 1686M, PVMEM - 1992M)
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.146%, utilization with cell bloats 54.146%.
info DP116: Legalizer has initial 509 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 509 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 509. First few cells with largest displacements:
info DP110: 2.74 rows, from {76068 187376, N} to {42300 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[9].
info DP110: 2.74 rows, from {124687 190416, N} to {87900 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[10].
info DP110: 2.69 rows, from {290145 16228, N} to {321600 10000, N}, cell b_reg[25].
info DP110: 2.67 rows, from {261255 17452, N} to {230400 24000, FS}, cell a_reg[25].
info DP110: 2.64 rows, from {342363 465610, N} to {372900 472000, FS}, cell b_reg[7].
info DP111: Legalization summary: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 509         | 369.946                | 2.74229      | 0.726809         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 99 pins (out of 99).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 182M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Checking partition 'fp_mul' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Check pin placement
    Total pins: 99
info Check completed.
    Total violations: 4
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 2     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 2     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 183M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 75    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 3     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 68    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 34    | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 34    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 34    | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 2     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 2     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 183M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/floorplan.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Wed Jan 4 02:38:13 2023
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 1 sec (CPU time: 1 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 260 vertical track starting at 1450 with step 1900
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 180 horizontal track starting at 2300 with step 2800
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 63 horizontal track starting at 2700 with step 8000
info UI49: creating 62 vertical track starting at 2950 with step 8000
info UI49: creating 31 horizontal track starting at 10700 with step 16000
info UI49: creating 31 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/Nitro/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/Nitro/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI34: no objects were found for 'reset'
error TA_CMDS1611: No valid start-points are specified for the -from argument.
error UI26: Script file '/home/vlsi/Desktop/Nitro/constraints/demo_adder_func.sdc' execution failed (and stopped) at line 25 (can't read "transition": no such variable).
warning TA_CMDS34: Reading the constraint file stopped prematurely on an error. Some legal constraints may have been skipped.
info UI33: performed read constraints of /home/vlsi/Desktop/Nitro/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/import.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1686M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    56    Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        173   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 3     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       68    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 3     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  68    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  34    Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  34    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       34    Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    2     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   2     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Wed Jan 4 02:38:13 2023
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 fp_mul           -  -   1219.34   2251.96        1219.34      54.146                49.0 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Wed Jan 4 02:38:13 2023
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Wed Jan 4 02:38:13 2023
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Wed Jan 4 02:38:13 2023
  
              USER CONSTRAINTS              
              MODE default MODE new_mode Total 
 create_clock 0            1             1 
 set_load     0            1             1 
 Total        0            2             2 

NRF warning: There are 28 dont_modify nets and they won't be optimized
NRF info: Design has 54.146 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Wed Jan 4 02:38:13 2023
  
---------------------------------------------------------------------------------------------------
|                                         Error Messages                                          |
|-------------+--------------------+--------------------------------------------------------------|
| Message ID  | Number of messages | Message text (of first message)                              | 
|-------------+--------------------+--------------------------------------------------------------|
| TA_CMDS1611 | 1                  | No valid start-points are specified for the -from argument.  | 
|-------------+--------------------+--------------------------------------------------------------|
| UI26        | 1                  | Script file '/home/vlsi/Desktop/Nitro/constraints/demo_adder | 
|             |                    | _func.sdc' execution failed (and stopped) at line 25 (can't  | 
|             |                    | read "transition": no such variable).                        | 
---------------------------------------------------------------------------------------------------

Total number of error messages:  2
  
-------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                           |
|------------+--------------------+-------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.        | 
|------------+--------------------+-------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                              | 
|------------+--------------------+-------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is   | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                     | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.              | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                            | 
|------------+--------------------+-------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value            | 
|            |                    | 'true'.                                                           | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB78      | 2                  | Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To     | 
|            |                    | keep the floating nets, please use 'read_verilog -keep_float      | 
|            |                    | ing_nets true'.                                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 28 dont_modify and 28 driverless         | 
|            |                    | nets.                                                             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of       | 
|            |                    | '4'                                                               | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.   | 
|------------+--------------------+-------------------------------------------------------------------|
| PLC2012    | 2                  | The port 'rst' is not fixed.                                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top          | 
|            |                    | partition has been specified.                                     | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of            | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.         | 
|------------+--------------------+-------------------------------------------------------------------|
| TA_CMDS34  | 1                  | Reading the constraint file stopped prematurely on an error. Some | 
|            |                    | legal constraints may have been skipped.                          | 
-------------------------------------------------------------------------------------------------------

Total number of warning messages:  40
info UI33: performed source of flow_scripts/0_import.tcl for 2 sec (CPU time: 2 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Nitro-SoC> create_pg_ports -net {VDD VSS}
info UI33: performed Create PG ports for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Nitro-SoC> source flow_scripts/1_place.tcl 

#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1686M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------

NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 204M, CVMEM - 1717M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 204M, CVMEM - 1717M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 0 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------

Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Wed Jan 4 02:38:29 2023
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 187M, CVMEM - 1717M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 207M, CVMEM - 1717M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock vsysclk_new_mode (period - 2000 ps) data paths to 400.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.3n -max_skew 0.5n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 208M, CVMEM - 1717M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 208M, CVMEM - 1717M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:vsysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------

Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 208M, CVMEM - 1717M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition fp_mul
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Wed Jan 04 02:38:30 EET 2023

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1778M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1778M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Wed Jan 04 02:38:30 EET 2023

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Wed Jan 4 02:38:30 2023)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1809M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 509 cell(s) (out of 509 cell(s)) in partition fp_mul
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:30 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1219.34   | 2251.96        | 1219.34      | 54.146                | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1809M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name max_utilization -value 55
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                     Current Parameter Values for 'config_place_timing'                                                                      |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value     | Default     | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | 55.000000 | -100.000000 | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal      | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none        | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false       | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false       | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |             |          |            |                             | 
|                                               | ta version of wire cap                                      |           |             |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
PLX-INFO: Maximum utilization is 55%
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Wed Jan 4 02:38:30 2023)
info PLC1: Partition rectangle for fp_mul: 0 0 494000 504000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 0            | 0           | 509            | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 483100 486000
info PLC5: Placement Row-cut box: 10000 10000 483100 486000
info PLC6: Number of rows: 34
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 483100 486000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 509 cells.
info PLX: 100%
info PLX: WMetric=19.369064 #=15 RunTime=0 
info PLX: WMetric=18.580472 #=29 RunTime=0 
info PLX: WMetric=18.253306 #=50 RunTime=0 
info PLX: WMetric=17.492861 #=73 RunTime=0 
info PLX: WMetric=16.941726 #=86 RunTime=0 
info PLX: WMetric=16.469349 #=99 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 118 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.159 WMetric=20.9 #=347 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.113 WMetric=20.0 #=575 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.119 WMetric=18.3 #=655 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.162 WMetric=16.8 #=762 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.408 WMetric=16.2 #=830 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.405 WMetric=16.4 #=846 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.426 WMetric=16.8 #=863 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.428 WMetric=17.2 #=889 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.335 WMetric=17.7 #=899 RunTime=0 Mem=[ 2G 127M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 118 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.344 WMetric=17.5 #=31 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.283 WMetric=18.6 #=97 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.139 WMetric=18.9 #=156 RunTime=0 Mem=[ 2G 127M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.931945e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 207 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.127 WMetric=16.8 #=35 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.616 WMetric=17.2 #=62 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.352 WMetric=19.0 #=128 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.145 WMetric=19.5 #=145 RunTime=0 Mem=[ 2G 127M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.973005e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 509 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.135 WMetric=18.4 #=31 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.516 WMetric=19.0 #=55 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.376 WMetric=20.2 #=104 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.343 WMetric=21.1 #=148 RunTime=0 Mem=[ 2G 127M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.132 WMetric=21.8 #=230 RunTime=0 Mem=[ 2G 127M]
info UNBLOATED SPREAD RMS ON 2x2  = 7.875235e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Wed Jan 4 02:38:30 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 52200.9094  | 585            | 30537532.0000 | 90374.4766  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 37202.1433  | 363            | 13504378.0000 | 29444.8183  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 47456.0952  | 147            | 6976046.0000  | 27327.1435  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 42689.0175  | 57             | 2433274.0000  | 21472.9128  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 60932.0000  | 5              | 304660.0000   | 24022.4673  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 563013.3846 | 13             | 7319174.0000  | 263983.0444 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |====== 1
45  |============ 2
50  |======================================================================== 12
55  |====================================================== 9
60  |====== 1
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 0 sec (CPU time: 0 sec; MEM: RSS - 308M, CVMEM - 1809M, PVMEM - 2175M)
Nitro-SoC> # config_place_timing -name max_utilization -value -100.000000
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Wed Jan 04 02:38:30 EET 2023

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:30 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1219.34   | 2251.96        | 1219.34      | 54.146                | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 308M, CVMEM - 1809M, PVMEM - 2175M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 59.5606
info RPT: IPO: Target design utilization is 59.5606 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Wed Jan 4 02:38:30 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 1
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:754m:576k] @ TA update
		Sized cells 3
		Moved cells 2
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1778M, PVMEM - 2175M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Wed Jan 4 02:38:30 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1778M, PVMEM - 2175M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:30 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1778M, PVMEM - 2175M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:30 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.33   | 2251.96        | 1223.33      | 54.3232               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1778M, PVMEM - 2175M)
info RPT: IPO: Drc fixed. Design utilization is 54.3232 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Wed Jan 4 02:38:30 2023)
		Sized cells 5
		Moved cells 4
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1778M, PVMEM - 2175M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1778M, PVMEM - 2175M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1809M, PVMEM - 2175M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1809M, PVMEM - 2175M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1809M, PVMEM - 2175M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1809M, PVMEM - 2175M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:31 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1809M, PVMEM - 2175M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:31 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.33   | 2251.96        | 1223.33      | 54.3232               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1809M, PVMEM - 2175M)
info RPT: IPO: Placement utilization at gplace is 54.3232 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object fp_mul -value 54.3232
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj fp_mul -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_place_timing'                                                                           |
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value       | Default     | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | -100.000000 | -100.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose     | normal      | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed        | initial     | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low         | none        | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false       | false       | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 59.560600   | -1.000000   | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true        | false       | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |             |             |          |            |                                      | 
|                                               | ta version of wire cap                                      |             |             |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true        | false       | true     | N/A        |                                      | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Wed Jan 4 02:38:31 2023)
info PLC1: Partition rectangle for fp_mul: 0 0 494000 504000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 510          | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 483100 486000
info PLC5: Placement Row-cut box: 10000 10000 483100 486000
info PLC6: Number of rows: 34
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 483100 486000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 121 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.148 WMetric=21.4 TMetric=1.018e+00 #=449 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.131 WMetric=20.0 TMetric=8.720e-01 #=542 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.168 WMetric=18.5 TMetric=8.159e-01 #=651 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.159 WMetric=17.6 TMetric=7.376e-01 #=721 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.517 WMetric=17.2 TMetric=5.059e-01 #=939 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.529 WMetric=17.3 TMetric=5.369e-01 #=995 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.456 WMetric=17.5 TMetric=6.331e-01 #=1029 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.424 WMetric=17.7 TMetric=6.724e-01 #=1056 RunTime=0 Mem=[ 2G 463M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.412 WMetric=17.9 TMetric=6.671e-01 #=1077 RunTime=0 Mem=[ 2G 463M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 121 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.391 WMetric=18.8 TMetric=7.673e-01 #=199 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.273 WMetric=19.2 TMetric=1.127e+00 #=386 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.120 WMetric=19.6 TMetric=9.476e-01 #=597 RunTime=0 Mem=[ 2G 493M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.524202e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 213 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=1.380 WMetric=20.6 TMetric=3.327e-01 #=149 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.498 WMetric=20.4 TMetric=4.350e-01 #=244 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.309 WMetric=22.2 TMetric=4.400e-01 #=399 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.117 WMetric=22.0 TMetric=4.074e-01 #=534 RunTime=0 Mem=[ 2G 493M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.359355e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 510 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.721 WMetric=23.4 TMetric=2.859e-01 #=94 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.447 WMetric=20.9 TMetric=3.135e-01 #=172 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.405 WMetric=21.5 TMetric=3.219e-01 #=264 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.155 WMetric=21.3 TMetric=3.005e-01 #=364 RunTime=0 Mem=[ 2G 493M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.080460e-01
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 349
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 0
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 0 (0) @ 0.9
GRCB: Utilization 54%; Placeable area 2252; Cell area 1223.3; Area available for bloating 803.43
GRCB: Congested area 0% 
GRCB: Total number of local terms 857 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 510 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.409 WMetric=21.1 TMetric=3.137e-01 #=74 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.421 WMetric=21.4 TMetric=3.226e-01 #=171 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.389 WMetric=21.8 TMetric=3.068e-01 #=304 RunTime=0 Mem=[ 2G 493M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.108 WMetric=22.8 TMetric=2.991e-01 #=454 RunTime=0 Mem=[ 2G 493M]
info UNBLOATED SPREAD RMS ON 2x2  = 3.307120e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Wed Jan 4 02:38:34 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 54542.0341  | 586            | 31961632.0000 | 90852.7618  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 39206.0826  | 363            | 14231808.0000 | 29448.0453  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 51217.9662  | 148            | 7580259.0000  | 30326.0064  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 43050.5965  | 57             | 2453884.0000  | 22465.3636  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 68179.4000  | 5              | 340897.0000   | 18349.2269  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 565752.6154 | 13             | 7354784.0000  | 267264.0349 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================================================================== 18
55  |============================ 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 2 sec (CPU time: 3 sec; MEM: RSS - 277M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Wed Jan 04 02:38:34 EET 2023

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Wed Jan 4 02:38:34 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 1
		Deleted inverters 1
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Wed Jan 4 02:38:34 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 1
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:754m:576k] @ TA update
		Sized cells 2
		Moved cells 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:34 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:34 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.87   | 2251.96        | 1223.87      | 54.3468               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
info RPT: IPO: Drc fixed. Design utilization is 54.3468 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.04213799999999999
info UI32: performing ipo global sizing  (started at Wed Jan 4 02:38:34 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:34 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 1778M, PVMEM - 2633M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1778M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:34 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:34 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Wed Jan 4 02:38:35 2023)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Wed Jan 4 02:38:35 2023)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.87   | 2251.96        | 1223.87      | 54.3468               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: IPO: Design utilization at hfns stage is 54.3468 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:35 2023)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------

follow_drc_for 
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.3468%, utilization with cell bloats 54.3468%.
info DP116: Legalizer has initial 509 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 509 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info Optimize displacement: 508 (99.8%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 1 iterations, all movable and fixed cells are legal.
info Number of moved cells: 508. First few cells with largest displacements:
info DP110: 2.98 rows, from {184553 139926, N} to {146800 136000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[15].
info DP110: 2.70 rows, from {337412 338760, FS} to {306400 332000, FS}, cell unsigned_seq_multiplier_dut/B_r_reg[22].
info DP110: 2.65 rows, from {290611 85347, FS} to {258900 80000, FS}, cell a_reg[23].
info DP110: 2.63 rows, from {40501 213735, N} to {10000 220000, FS}, cell a_reg[9].
info DP110: 2.49 rows, from {145380 434910, N} to {175300 430000, N}, cell a_reg[2].
info DP111: Legalization summary: total movable cells: 509, cells moved: 508, total movement: 346.913, max movement: 2.97707, average movement: 0.682899.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 508         | 346.913                | 2.97707      | 0.682899         | 
------------------------------------------------------------------------------------------------

info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:35 2023)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Wed Jan 4 02:38:35 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1778M, PVMEM - 2633M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:38:35 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 62
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 381 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did     381 of     381 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:38:35 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 416         | 432       | 819       | 1667        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.75        | 0.8       | 0.210526  | 0.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.0866337   | 0.0439856 | 0.0319876 | 0.0430037   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 1.99976e+07 | 1.827e+07 | 1382      | 3.82676e+07 | 
----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:38:35 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.83   | 0.41   | 1.81   | 1.59   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.77  | 47.41  | 41.48  | 0.33   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 706.00 | 73.00  | 391.00 | 240.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1382.00 | 888.00 | 490.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 64.25  | 35.46  | 0.29   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:35 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:35 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object fp_mul -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:35 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Wed Jan 04 02:38:35 EET 2023

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects fp_mul
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Wed Jan 4 02:38:35 2023)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:35 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1809M, PVMEM - 2633M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Wed Jan 4 02:38:35 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:35 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1809M, PVMEM - 2633M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1809M, PVMEM - 2633M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:785m:88k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1809M, PVMEM - 2633M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1809M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:35 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:35 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:785m:88k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1809M, PVMEM - 2633M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1809M, PVMEM - 2633M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1123200
info LP: The total power for corner_0_0 corner: 1123200
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:35 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   879623 |    220415 |  | 1100037 |   23162 |  | 1123200 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   879623 |    151091 |  | 1030714 |   23162 |  | 1053876 |   93.83 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    24168 |      3303 |  |   27471 |     178 |  |   27648 |    2.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   855455 |    147788 |  | 1003243 |   22985 |  | 1026228 |   91.37 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   109763 |     95652 |  |  205415 |    9154 |  |  214569 |   19.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   745692 |     52136 |  |  797828 |   13831 |  |  811658 |   72.26 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     69324 |  |   69324 |         |  |   69324 |    6.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38696 |  |   38696 |         |  |   38696 |    3.45 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:38:35 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:35 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT10: optimized 3 targets
SLEW:0 CAP:-139.1 LEAKAGE:0.023112 DYNAMIC:1.099929 AREA:1223.33

info OPT9: total 3 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:754m:592k]
SLEW:0 CAP:-139.1 LEAKAGE:0.023112 DYNAMIC:1.099929 AREA:1223.33

info OPT10: optimized 4 targets
SLEW:0 CAP:-139.1 LEAKAGE:0.023008 DYNAMIC:1.099865 AREA:1220.67

info OPT9: total 4 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:754m:596k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1791M, PVMEM - 2633M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023008 DYNAMIC:1.099865 AREA:1220.67

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:36 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1220.67                | 54.2            | 
| Buffers, Inverters | 23.142                 | 1.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |============== 1
45  |============== 1
50  |========================================================================= 5
55  | 0
60  | 0
65  |============== 1
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:36 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   879929 |    219936 |  | 1099865 |   23008 |  | 1122873 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   879929 |    150580 |  | 1030510 |   23008 |  | 1053518 |   93.82 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    24168 |      3303 |  |   27471 |     178 |  |   27648 |    2.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   855761 |    147277 |  | 1003039 |   22831 |  | 1025870 |   91.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110078 |     95141 |  |  205220 |    9000 |  |  214220 |   19.08 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   745683 |     52136 |  |  797819 |   13831 |  |  811650 |   72.28 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     69355 |  |   69355 |         |  |   69355 |    6.18 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38728 |  |   38728 |         |  |   38728 |    3.45 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Wed Jan 4 02:38:36 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
Min length for  	layer 2		layer 3		layer 4		layer 5		layer 6		layer 7		layer 8	
				0		0		12		8	
Layer	Utilization 
2	0
3	13
4	0
5	0
6	0
7	0
8	0

edge length distribution:
layer	<2	| <4	| <6	| <8	| <10	| <12	| <14	| <16	| 
2	175	| 40	| 0	| 0	| 0	| 0	| 0	| 
3	107	| 26	| 8	| 0	| 0	| 
4	0	| 1	| 0	| 0	| 0	| 0	| 0	| 
5	0	| 0	| 0	| 0	| 0	| 
6	0	| 0	| 0	| 0	| 0	| 0	| 0	| 
7	0	| 0	| 0	| 0	| 0	| 
8	0	| 0	| 0	| 0	| 0	| 0	| 0	| 
info IPO: Created IPO_NDR_metal4_
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Created IPO_NDR_metal4_DOUBLE_PITCH
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:36 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:36 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object fp_mul
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
info RPT: Final started Wed Jan 04 02:38:36 EET 2023

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:36 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Wed Jan 4 02:38:36 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Wed Jan 4 02:38:36 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 25 bins (with avg = 0.0093 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.2051%, utilization with cell bloats 54.2051%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 509, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.3 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Will perform 'repair' routing on 7 nets: 
          7 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 7 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:785m:108k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 02:38:36 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:36 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          54.1      
Seed placement                 10         54.1      
Global placement               50         54.3      
HFNS                           20         54.3             0|0       0          3.83       0.00000   
Optimization1                  20         54.2             0|0       0          3.83       0.00000   
Final                          0          54.2             0|0       0          3.84       NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:0:6
Normalized cpu (3.0GHz)        0:0:6
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/place.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 02:38:36 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 02:38:36 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1822                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 334                                                          | 
| CPU time (minutes)       | 0.2                                                          | 
| Elapsed time (minutes)   | 0.68                                                         | 
| Load Averages            | 0.49 0.51 0.41                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18794                                                        | 
| Interaction mode         | terminal                                                     | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_18794                                                     | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Wed Jan 04 02:38:36 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Wed Jan 4 02:38:36 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:36 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 109       109             | 
| 0.2500 - 0.4990 2         111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1822M, PVMEM - 2633M)
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 02:38:36 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 02:38:36 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Wed Jan 04 02:38:36 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
NRF info: Writing Physical Reports Wed Jan 04 02:38:36 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
NRF info: Writing Power Reports Wed Jan 04 02:38:37 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/place_power.rpt
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:37 2023
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        880022    219963  1099985   23008  1122994  100.00 | 
|                                                                         | 
| Power of all cells   880022    150580  1030603   23008  1053611   93.82 | 
|   Clock cells         24168      3303    27471     178    27648    2.46 | 
|   Data cells         855835    147277  1003112   22831  1025943   91.36 | 
|     Combinational    110079     95141   205220    9000   214220   19.08 | 
|     Registers        745683     52136   797819   13831   811650   72.28 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets               69382    69382            69382    6.18 | 
|   Clock nets                    30628    30628            30628    2.73 | 
|     Clock leaves                30628    30628            30628    2.73 | 
|   Data nets                     38754    38754            38754    3.45 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1822M, PVMEM - 2633M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Wed Jan 04 02:38:37 EET 2023
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 7 sec (CPU time: 8 sec; MEM: RSS - 336M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> source flow_scripts/2_clock.tcl 

#####################################################
## Nitro Reference Flow : Clock Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from place stage, prepares for     ##
## and then runs run_clock_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for clock
NRF info: Verifying user input for clock
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1822M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script true
Info: Tcl var '::cts_intrinsic_repeater_delay_new' set to 'true' : Compute intrinsic repeater delay using the same method than the ideal slew routine
Nitro-SoC> # config_event_handler -append -command compile_cts -event start_command -script {
	set ::cts_vr_cdm_overlap_free true
	RCTU::Cts::AddHalo
}
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_name_rules -cell CLOCK
Nitro-SoC> # config_name_rules -net CLOCK
Nitro-SoC> # config_timing -use_annotated_cts_offsets false
Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # fk_msg "Applying NRF non-default GR settings"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Applying NRF non-default GR settings
Nitro-SoC> # config_route_global -name gr_full_timing_update_thresh -value 0.0
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for clock
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for clock
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # source scr/ocv.tcl
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # set_crpr_spec -crpr_threshold $MGC_crpr_threshold
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # get_lib_cells $MGC_DLY_cells
Nitro-SoC> # set_property -name is_dont_use -value true -objects [get_lib_cells $MGC_DLY_cells]
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # get_lib_cells $MGC_DLY_cells 
Nitro-SoC> # config_flows -hold_opt_cell_list [ get_lib_cells $MGC_DLY_cells ]
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.3n -max_skew 0.5n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # update_timing -stage mark_clocks
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # get_pins -leaf -filter is_clock && is_out
Nitro-SoC> # get_cells -of clk_gate_b_reg__1/GCK clk_gate_overflow_reg/GCK unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # get_lib_cells -of clk_gate_b_reg__1 clk_gate_overflow_reg unsigned_seq_multiplier_dut/clk_gate_B_r_reg
Nitro-SoC> # get_equiv_lib_cells -lib_cell CLKGATETST_X1
Nitro-SoC> # add_to_collection CLKGATETST_X1 -add CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8
Nitro-SoC> # get_lib_cells * -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # add_to_collection  -add CLKGATETST_X8
Nitro-SoC> # add_to_collection CLKGATETST_X8 -add CLKGATETST_X4
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 -add CLKGATETST_X2
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 -add CLKGATETST_X1
Nitro-SoC> # fk_msg -type info Usage of dont_use libcells: false
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Usage of dont_use libcells: false
Nitro-SoC> # get_lib_cells CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # filter_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 -expression !@is_dont_use
Nitro-SoC> # fk_msg -type info CG Pruning enabled: true
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: CG Pruning enabled: true
Nitro-SoC> # prune_cts_cells -type clock_gates CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type info Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type warning No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # report_cts_spec -quiet -name CTS

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
warning CTS604: no cts specs found
Nitro-SoC> # get_report_value -name CTS -table config_cts_report -row opt_clock_gates
Nitro-SoC> # config_cts -opt_clock_gates latency move 
Nitro-SoC> # config_cts
--------------------------------------------------------------------------
|                         config_cts properties                          |
|----------------------------------------+-------------------------------|
| Name                                   | Value                         | 
|----------------------------------------+-------------------------------|
| name                                   | config_cts                    | 
|----------------------------------------+-------------------------------|
| max_transition                         | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_leaf_transition                    | 0.3000                        | 
|----------------------------------------+-------------------------------|
| max_capacitance                        | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_wire_capacitance                   | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_length                             | 4000000                       | 
|----------------------------------------+-------------------------------|
| max_fanout                             | 64                            | 
|----------------------------------------+-------------------------------|
| max_skew                               | 0.5000                        | 
|----------------------------------------+-------------------------------|
| max_net_skew                           | 0.1000                        | 
|----------------------------------------+-------------------------------|
| min_delay                              | -2147483.6480                 | 
|----------------------------------------+-------------------------------|
| max_delay                              | 2147483.6470                  | 
|----------------------------------------+-------------------------------|
| opt_clock_gates                        | latency move                  | 
|----------------------------------------+-------------------------------|
| cell_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| port_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| net_name_prefix                        | CTS                           | 
|----------------------------------------+-------------------------------|
| use_inverters                          | false                         | 
|----------------------------------------+-------------------------------|
| buffers                                | CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 | 
|----------------------------------------+-------------------------------|
| inverters                              | none                          | 
|----------------------------------------+-------------------------------|
| lib_cell_list                          | all_available                 | 
|----------------------------------------+-------------------------------|
| corner                                 | corner_0_0                    | 
|----------------------------------------+-------------------------------|
| verbosity                              | 1                             | 
|----------------------------------------+-------------------------------|
| use_regular_timer_for_report_and_check | false                         | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner                    | true                          | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner_percent            | 30                            | 
|----------------------------------------+-------------------------------|
| useful_skew                            | false                         | 
|----------------------------------------+-------------------------------|
| minimize_level_skew                    | false                         | 
|----------------------------------------+-------------------------------|
| min_layer                              | metal7                        | 
|----------------------------------------+-------------------------------|
| max_layer                              | metal8                        | 
|----------------------------------------+-------------------------------|
| mvcts_physical_feedthrough             | false                         | 
|----------------------------------------+-------------------------------|
| mvcts_promote_physical_feedthrough     | false                         | 
|----------------------------------------+-------------------------------|
| enable_port_clock_leaves               | false                         | 
|----------------------------------------+-------------------------------|
| enable_branchpoint_optimization        | true                          | 
|----------------------------------------+-------------------------------|
| strict_cts_repeater_lists              | false                         | 
|----------------------------------------+-------------------------------|
| enable_multi_cpu_mode                  | true                          | 
|----------------------------------------+-------------------------------|
| low_effort                             | false                         | 
|----------------------------------------+-------------------------------|
| turbo                                  | false                         | 
|----------------------------------------+-------------------------------|
| congestion_aware                       | false                         | 
--------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name refine_cts -value $MGC_clock_refine_cts
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 5              | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 5              | 20             | 
------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name preserve_rcd_models -value true
Nitro-SoC> # config_clock_timing -name enable_optimize_clock_tree -value $MGC_enable_clock_data_opt
Nitro-SoC> # config_clock_timing -name dont_prune_corners
Nitro-SoC> # get_corners $current_excluded_corners_for_pruning
Nitro-SoC> # get_corners $::MGC_activeCorners(clock:ref)
Nitro-SoC> # add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value [add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]]
Nitro-SoC> # config_optimize -buffer_removal_max_length_limit $MGC_maxLengthParam
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # run_clock_timing -cpus $MGC_cpus
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
Nitro-SoC> # config_application -cpu 2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_last_stage -data_type string -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value 
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_clock_opt_ran -data_type bool -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_clock_opt_ran -value false
Nitro-SoC> # config_shell -echo_script false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_modes
Nitro-SoC> # get_corners -of_object new_mode
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # fk_msg Adjusting TNS range
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Adjusting TNS range
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_path_groups -filter is_qor==true
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Nitro-SoC> # get_property -name tns_range **default**
Nitro-SoC> # group_path -name **default** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **async**
Nitro-SoC> # group_path -name **async** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **clock_gating**
Nitro-SoC> # group_path -name **clock_gating** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **inputs**
Nitro-SoC> # group_path -name **inputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **outputs**
Nitro-SoC> # group_path -name **outputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **feedthroughs**
Nitro-SoC> # group_path -name **feedthroughs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range vsysclk_new_mode
Nitro-SoC> # group_path -name vsysclk_new_mode -tns_range 10000
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg Preserving USER-Specified RCD settings
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Preserving USER-Specified RCD settings
Nitro-SoC> # set_rcd_models -mode report_only
Parasitic models:
Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_derate
----------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | R- clock | R+ clock | R- data | R+ data | Cc- clock | Cc+ clock | Cc- data | Cc+ data | Cg- clock | Cg+ clock | Cg- data | Cg+ data | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| slow       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| fast       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| corner_0_0 | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
----------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_config -name config_optimize -param preserve_congestion -properties is_modified
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:43 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1730                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1215                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 291                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.2                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.78                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.45 0.50 0.41                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:43 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 416         | 432       | 819       | 1667        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.75        | 0.8       | 0.210526  | 0.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.0873762   | 0.0439856 | 0.0323482 | 0.0434149   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 2.01686e+07 | 1.827e+07 | 1394      | 3.84386e+07 | 
----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:43 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 511     | 
|-----------------------+---------|
| Net count             | 786     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1220.67 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.2    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1730M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_init
Nitro-SoC> # fk_msg entering context cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: entering context cts
Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:38:43 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # route_global -flow turbo -repair -timing_effort none -congestion_effort none
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:38:43 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

Built 384 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:38:43 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 416         | 432       | 819       | 1667        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.75        | 0.8       | 0.210526  | 0.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.0873762   | 0.0439856 | 0.0323482 | 0.0434149   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 2.01686e+07 | 1.827e+07 | 1394      | 3.84386e+07 | 
----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:38:43 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.84   | 0.41   | 1.81   | 1.60   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.73  | 47.20  | 41.74  | 0.33   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 709.00 | 73.00  | 391.00 | 243.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1394.00 | 894.00 | 496.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 64.13  | 35.58  | 0.29   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:43 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # fk_msg Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '0.1' to '3'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '1' to '0.03'.
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '15' to '6'.
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock vsysclk_new_mode
Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # fk_msg Disabling CRPR
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Disabling CRPR
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name crpr -object slow
Nitro-SoC> # set_analysis_corner slow -crpr none
Nitro-SoC> # get_property -name crpr -object fast
Nitro-SoC> # set_analysis_corner fast -crpr none
Nitro-SoC> # get_property -name crpr -object corner_0_0
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr none
Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # fk_msg Initial Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Initial Timing
Nitro-SoC> # report_path_group -viol -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4910 | 0.0000 | 0       | 0.1130 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:38:43 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # fk_msg Prunned MCMM Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Prunned MCMM Timing
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4910 | 0.0000 | 0       | 0.1130 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # fk_msg cts_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_opt_off
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_opt_off
Nitro-SoC> # get_pins -filter cts_pin_delay_offset!=""
info UI34: no objects were found for '*/*'
Nitro-SoC> # fk_msg No cts pin offsets. Skipping
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: No cts pin offsets. Skipping
Nitro-SoC> # fk_msg cts_opt_off complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_opt_off complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_opt_off
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_mcmm
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_mcmm
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg cts_mcmm complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_mcmm complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_mcmm
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_cts
Nitro-SoC> # fk_msg Configuring the timer for CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for CTS
Nitro-SoC> # set_rcd_models -stage cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for Extraction & Timing during CTS...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock vsysclk_new_mode
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # fk_msg cts_time_cts complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_cts complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_cts
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_compile
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_compile
Nitro-SoC> # config_shell -echo_script false
RCT info: Cleaning up NRF-generated pre-existing NDR/Shield rules on clock nets before CTS Buffering. Custom rules, if any,  are kept.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # get_cts_specs
info UI34: no objects were found for '*'
Nitro-SoC> # remove_objects 
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> # fk_msg Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # config_messages -message_id CTS604 -max_message 0
Nitro-SoC> # report_cts_spec -name spec_report -quiet

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
Nitro-SoC> # config_messages -message_id CTS604 -max_message 10
Nitro-SoC> # get_report_value -name spec_report -table config_cts_report -row 11 -col 0
Nitro-SoC> # config_cts -opt_clock_gates timing move
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value false
Nitro-SoC> # current_design
Nitro-SoC> # config_clock_timing -name enable_compile_cts_mode_corner_pruning
Nitro-SoC> # config_cts -pruning_mode_corner true
Nitro-SoC> # report_application -name _rct_pid -quiet
Nitro-SoC> # get_report_value -name _rct_pid -table application_status -row process_id
Nitro-SoC> # analyze_clocks -outfile scr/fp_mul_auto_cts_spec.tcl
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # source scr/fp_mul_auto_cts_spec.tcl
Nitro-SoC> # get_clocks  vsysclk_new_mode  
Nitro-SoC> # get_pins -of [get_clocks  vsysclk_new_mode  ]
Nitro-SoC> # create_cts_spec -name cts_vsysclk_new_mode \
  -balance_roots false \
  -root_pins [get_pins -of [get_clocks  vsysclk_new_mode  ]]
Nitro-SoC> # check_cts_constraints -write_repair scr/cts_repair_18794_1672792723.tcl -cts_spec { cts_vsysclk_new_mode }

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 99um clock net has a latency lower bound of 11ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 99um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1717M)
warning CTS684: The CTS spec 'config_cts' does not have shield rules.
warning CTS684: The CTS spec 'cts_vsysclk_new_mode' does not have non-default rules and shield rules.
warning CTS611: Pin unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[16]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK has a set maximum transition constraint tighter than the CTS constraint.
Info IPO-advanced CDM: Utilization is adjusted in 25 bins (with avg = 0.0093 and max = 0.01)
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'unsigned_seq_multiplier'. This is not the top hierarchy. Continuing with current timing graph.
--------------------------------------------------------------------------------------------------------------
|                                                 CTS Errors                                                 |
|--------------------------+-------+---------+---------------------------------------------------------------|
| Name                     | Count | Status  | Description                                                   | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| no_cts_routing_rules     | 1     | Warning | No shield or routing rules are defined                        | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| tight_pin_max_transition | 179   | Warning | Pin specific set_max_transition present which is tighter than | 
|                          |       |         | the CTS constraint                                            | 
--------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
| Written repairs in file scr/cts_repair_18794_1672792723.tcl |
|----------------+--------+-----------------------------------|
| Error ID       | Number | Repair description                | 
|----------------+--------+-----------------------------------|
| None were done |        |                                   | 
---------------------------------------------------------------

info CTS407: CTS constraints check came up with '0' information, '181' warning and '0' error messages.
info UI33: performed check CTS constraints and design conformity for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # read_constraints -context scr/cts_repair_18794_1672792723.tcl
info Reading constraint file scr/cts_repair_18794_1672792723.tcl
info Applicable mode(s) : All
info Applicable corner(s) : All
info Clock suffix : 
warning TA_CMDS7401: No clock suffix defined for lib_clocks option.
info UI33: performed read constraints of scr/cts_repair_18794_1672792723.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # compile_cts -cts_spec { cts_vsysclk_new_mode }
info Executing <start_command_event> handler for <compile_cts> command
Info: Tcl var '::cts_vr_cdm_overlap_free' set to 'true' : Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
info End execution of <start_command_event> handler for <compile_cts> command
info UI32: performing clock tree synthesis  (started at Wed Jan 4 02:38:44 2023)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info CTS545: Running Multi-Core Clock Tree Synthesis using 2 cpus.
Report 'cts': shield and NDR report
Generated on Wed Jan 4 02:38:44 2023
  
--------------------------------------------------
|       config_cts_nondefault_rule_report        |
|-------------+-----------+----------------------|
| from_height | to_height | rule_name            | 
|-------------+-----------+----------------------|
| 2           |           | MGC_CLK_NDR_1.0w2.0s | 
--------------------------------------------------

info CTS520: Branch point optimization enabled.
info CTS556: Branch point optimization will NOT use data-path slack information.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 99um clock net has a latency lower bound of 11ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 99um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1717M)
info CTS531: BPO will be used on 0 drivers with geo-clustering only and 0 drivers with H-tree and geo-clustering, out of 4 drivers analyzed.
info Found 176 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CTS297: Check Cell Legality: CPU time(0 seconds)  Heap(1748M)
info CTS115: Removing buffer/inverter trees.
info CTS148: Removing buffer/inverter tree(s) under cts spec root 'clk'.
info CTS145: Removing buffer/inverter tree with root pin 'unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk_gate_b_reg__1/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk_gate_overflow_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk'.
info CTS146: Removed #buffers(0) #inverters(0).
info CTS179:  Synthesizing clock network for cts spec 'cts_vsysclk_new_mode' with root pin 'clk'.

Info IPO-advanced CDM: Utilization is adjusted in 25 bins (with avg = 0.0093 and max = 0.01)
info CTS105:   Synthesizing net with driver pin 'unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS650: Inverters list for covering specs 'cts_vsysclk_new_mode' pruned. List before pruning is (6) 'INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1'; after is (4) 'INV_X32 INV_X16 INV_X8 INV_X4'.
info CTS562: The intrinsic repeater delay is 237 in scenario [new_mode/corner_0_0/default].
info CTS286: Moved clock gate unsigned_seq_multiplier_dut/clk_gate_B_r_reg from (251300, 262000) to (25200, 332000).
info CTS135:     #+ve leaves(47) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'unsigned_seq_multiplier_dut/clk_gate_B_r_reg'.
info CTS132:     Min leaf(unsigned_seq_multiplier_dut/B_r_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(unsigned_seq_multiplier_dut/A_r_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1110) rise skew(0.0050) fall latency(0.1200) fall skew(0.0050) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1110) rise skew(0.0050) fall latency(0.1200) fall skew(0.0050).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1110) rise skew(0.0050) fall latency(0.1200) fall skew(0.0050).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1110) rise skew(0.0050) fall latency(0.1200) fall skew(0.0050).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1110) rise skew(0.0050) fall latency(0.1200) fall skew(0.0050).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1778M)
info CTS105:   Synthesizing net with driver pin 'clk_gate_b_reg__1/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS286: Moved clock gate clk_gate_b_reg__1 from (372900, 206000) to (361500, 192000).
info CTS135:     #+ve leaves(64) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'clk_gate_b_reg__1'.
info CTS132:     Min leaf(b_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(a_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1480) rise skew(0.0090) fall latency(0.1600) fall skew(0.0100) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0090) fall latency(0.1600) fall skew(0.0100).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0090) fall latency(0.1600) fall skew(0.0100).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0090) fall latency(0.1600) fall skew(0.0100).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0090) fall latency(0.1600) fall skew(0.0100).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1778M)
info CTS105:   Synthesizing net with driver pin 'clk_gate_overflow_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS286: Moved clock gate clk_gate_overflow_reg from (390000, 276000) to (249400, 248000).
info CTS135:     #+ve leaves(33) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'clk_gate_overflow_reg'.
info CTS132:     Min leaf(overflow_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(c_out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0080) rise skew(0.0050) fall latency(0.0080) fall skew(0.0050) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0080) rise skew(0.0050) fall latency(0.0080) fall skew(0.0050).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0080) rise skew(0.0050) fall latency(0.0080) fall skew(0.0050).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0080) rise skew(0.0050) fall latency(0.0080) fall skew(0.0050).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0080) rise skew(0.0050) fall latency(0.0080) fall skew(0.0050).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1778M)
info CTS105:   Synthesizing net with driver pin 'clk'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS153:     Not moving/sizing 'fp_mul' as it is not a standard cell.
info CTS132:     Min leaf(unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(clk_gate_b_reg__1/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1860) rise skew(0.0090) fall latency(0.2550) fall skew(0.0100).
info CTS153:     Not moving/sizing 'fp_mul' as it is not a standard cell.
info CTS153:     Not moving/sizing 'fp_mul' as it is not a standard cell.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070) height(4).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2990) rise skew(0.1810) fall latency(0.3430) fall skew(0.2070).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2980) rise skew(0.1810) fall latency(0.3420) fall skew(0.2070).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2980) rise skew(0.1810) fall latency(0.3420) fall skew(0.2070).
info CTS137:     Inserted #buffers(3) #inverters(0).
info CTS519:     Local height 2.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1778M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS558: Buffering excluding TA: 1 seconds (CPU time: 1 seconds).
info CTS297: Buffering: CPU time(1 seconds)  Heap(1717M)
info CTS185: Setting 'is_def_clock' property on all clock nets.
info CTS116: Generating reports.
Report 'nitro_compile_cts': CTS Report
Generated on Wed Jan 4 02:38:45 2023
active mode(s):  new_mode 
used corner(s):  corner_0_0 
cts report for specs:  cts_vsysclk_new_mode 
number of root pins:  1
number of skew groups:  0
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                  timing summary for root pin clk                                                  |
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| mode name | corner name | skew group name | skew group size | rise latency | rise skew | fall latency | fall skew | leaves number | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  | corner_0_0  | default         | 173             | 0.2960       | 0.1790    | 0.3390       | 0.2040    | 173           | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  |             | Excluded        | 0               |              |           |              |           | 173           | 
-------------------------------------------------------------------------------------------------------------------------------------

  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                                critical leaves for root pin clk                                                                                                                 |
|-----------+-------------+-----------------+------------------------------------------------------------+---------------------------------------------+------------------------------------------------------------+---------------------------------------------|
| mode name | corner name | skew group name | min rise latency leaf                                      | max rise latency leaf                       | min fall latency leaf                                      | max fall latency leaf                       | 
|-----------+-------------+-----------------+------------------------------------------------------------+---------------------------------------------+------------------------------------------------------------+---------------------------------------------|
| new_mode  | corner_0_0  | default         | { unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK ... } | { a_reg[23]/CK ... } (List has 10 elements) | { unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK ... } | { a_reg[23]/CK ... } (List has 10 elements) | 
|           |             |                 | (List has 10 elements)                                     |                                             | (List has 10 elements)                                     |                                             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

  
---------------------------------------------------------------------------------------
|                              summary for root pin clk                               |
|---------------------------------+---------------------------------------------------|
| pin name                        | clk                                               | 
|---------------------------------+---------------------------------------------------|
| spec name(s)                    | cts_vsysclk_new_mode                              | 
|---------------------------------+---------------------------------------------------|
| clock name(s)                   | vsysclk_new_mode                                  | 
|---------------------------------+---------------------------------------------------|
| max leaf level                  | 4                                                 | 
|---------------------------------+---------------------------------------------------|
| level skew                      | 2                                                 | 
|---------------------------------+---------------------------------------------------|
| mode name                       | new_mode                                          | 
|---------------------------------+---------------------------------------------------|
| corner name                     | corner_0_0                                        | 
|---------------------------------+---------------------------------------------------|
| skew group name                 | default                                           | 
|---------------------------------+---------------------------------------------------|
| rise latency                    | 0.2960                                            | 
|---------------------------------+---------------------------------------------------|
| average rise latency            | 0.2580                                            | 
|---------------------------------+---------------------------------------------------|
| std deviation rise latency      | 0.0480                                            | 
|---------------------------------+---------------------------------------------------|
| rise skew                       | 0.1790                                            | 
|---------------------------------+---------------------------------------------------|
| fall latency                    | 0.3390                                            | 
|---------------------------------+---------------------------------------------------|
| average fall latency            | 0.2970                                            | 
|---------------------------------+---------------------------------------------------|
| std deviation fall latency      | 0.0560                                            | 
|---------------------------------+---------------------------------------------------|
| fall skew                       | 0.2040                                            | 
|---------------------------------+---------------------------------------------------|
| skew violation                  | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| wire/gate variation pct         | 155                                               | 
|---------------------------------+---------------------------------------------------|
| average rise leaf slew          | 0.0680                                            | 
|---------------------------------+---------------------------------------------------|
| std deviation rise leaf slew    | 0.0290                                            | 
|---------------------------------+---------------------------------------------------|
| average fall leaf slew          | 0.0680                                            | 
|---------------------------------+---------------------------------------------------|
| std deviation fall leaf slew    | 0.0290                                            | 
|---------------------------------+---------------------------------------------------|
| farthest leaf                   | a_reg[6]/CK                                       | 
|---------------------------------+---------------------------------------------------|
| distance to farthest leaf       | 1212050.0000                                      | 
|---------------------------------+---------------------------------------------------|
| estimated critical leaf         | a_reg[6]/CK                                       | 
|---------------------------------+---------------------------------------------------|
| distance to critical leaf       | 1212050.0000                                      | 
|---------------------------------+---------------------------------------------------|
| estimated delay lower bound     | 0.0570                                            | 
|---------------------------------+---------------------------------------------------|
| rise latency min leaf           | unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK | 
|---------------------------------+---------------------------------------------------|
| rise latency max leaf           | a_reg[23]/CK                                      | 
|---------------------------------+---------------------------------------------------|
| fall latency min leaf           | unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK | 
|---------------------------------+---------------------------------------------------|
| fall latency max leaf           | a_reg[23]/CK                                      | 
|---------------------------------+---------------------------------------------------|
| buffer count                    | 5                                                 | 
|---------------------------------+---------------------------------------------------|
| inverter count                  | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| repeater area                   | 5.586                                             | 
|---------------------------------+---------------------------------------------------|
| clock gate area                 | 20.748                                            | 
|---------------------------------+---------------------------------------------------|
| total area                      | 26.334                                            | 
|---------------------------------+---------------------------------------------------|
| num of trees                    | 4                                                 | 
|---------------------------------+---------------------------------------------------|
| trees covered by multiple specs | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| wire length                     | 10878016.0000                                     | 
|---------------------------------+---------------------------------------------------|
| num of missing routes           | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| num of slew violators           | 1                                                 | 
|---------------------------------+---------------------------------------------------|
| num of cap violators            | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| num of explicit leaves          | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| num of implicit leaves          | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| num of excluded leaves          | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| num of total leaves             | 173                                               | 
|---------------------------------+---------------------------------------------------|
| positive polarity leaves        | 173                                               | 
|---------------------------------+---------------------------------------------------|
| negative polarity leaves        | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| both polarity leaves            | 0                                                 | 
|---------------------------------+---------------------------------------------------|
| total capacitance               | 3.9e+02                                           | 
|---------------------------------+---------------------------------------------------|
| total pin capacitance           | 1.9e+02                                           | 
|---------------------------------+---------------------------------------------------|
| total wire capacitance          | 1.9e+02                                           | 
|---------------------------------+---------------------------------------------------|
| leaf pin capacitance            | 1.6e+02                                           | 
|---------------------------------+---------------------------------------------------|
| leaf wire capacitance           | 1.9e+02                                           | 
|---------------------------------+---------------------------------------------------|
| total power                     | 663                                               | 
|---------------------------------+---------------------------------------------------|
| total wire-length violation     | 0                                                 | 
---------------------------------------------------------------------------------------

slew violators for root pin clk:  { clk }
cap violators for root pin clk:  { }
wire_length violators for root pin clk:  { }
missing_route violators for root pin clk:  { }
  
---------------------------------------------
|  wire-length violators for root pin clk   |
|-----+------------+------------+-----------|
| pin | wirelength | constraint | violation | 
---------------------------------------------

  
-----------------------------------------------------------
| leaf level histogram for root pin clk for mode new_mode |
|---------+-----------------------------------------------|
| level 2 | 13                                            | 
|---------+-----------------------------------------------|
| level 3 | 16                                            | 
|---------+-----------------------------------------------|
| level 4 | 144                                           | 
-----------------------------------------------------------

  
-------------------------------------------
| rise latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 117   | 0                       | 
|-------+-------+-------------------------|
| 117   | 134.9 | 13                      | 
|-------+-------+-------------------------|
| 134.9 | 152.8 | 0                       | 
|-------+-------+-------------------------|
| 152.8 | 170.7 | 0                       | 
|-------+-------+-------------------------|
| 170.7 | 188.6 | 7                       | 
|-------+-------+-------------------------|
| 188.6 | 206.5 | 0                       | 
|-------+-------+-------------------------|
| 206.5 | 224.4 | 9                       | 
|-------+-------+-------------------------|
| 224.4 | 242.3 | 0                       | 
|-------+-------+-------------------------|
| 242.3 | 260.2 | 47                      | 
|-------+-------+-------------------------|
| 260.2 | 278.1 | 33                      | 
|-------+-------+-------------------------|
| 278.1 | 296   | 32                      | 
|-------+-------+-------------------------|
| 296   | +inf  | 32                      | 
-------------------------------------------

  
-------------------------------------------
| fall latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 135   | 0                       | 
|-------+-------+-------------------------|
| 135   | 155.4 | 13                      | 
|-------+-------+-------------------------|
| 155.4 | 175.8 | 0                       | 
|-------+-------+-------------------------|
| 175.8 | 196.2 | 0                       | 
|-------+-------+-------------------------|
| 196.2 | 216.6 | 7                       | 
|-------+-------+-------------------------|
| 216.6 | 237   | 0                       | 
|-------+-------+-------------------------|
| 237   | 257.4 | 9                       | 
|-------+-------+-------------------------|
| 257.4 | 277.8 | 0                       | 
|-------+-------+-------------------------|
| 277.8 | 298.2 | 20                      | 
|-------+-------+-------------------------|
| 298.2 | 318.6 | 41                      | 
|-------+-------+-------------------------|
| 318.6 | 339   | 54                      | 
|-------+-------+-------------------------|
| 339   | +inf  | 29                      | 
-------------------------------------------

  
---------------------------------------------
| rise leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 33                          | 
|------+------+-----------------------------|
| 25   | 50   | 20                          | 
|------+------+-----------------------------|
| 50   | 75   | 56                          | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 64                          | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
---------------------------------------------
| fall leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 33                          | 
|------+------+-----------------------------|
| 25   | 50   | 20                          | 
|------+------+-----------------------------|
| 50   | 75   | 56                          | 
|------+------+-----------------------------|
| 75   | 100  | 64                          | 
|------+------+-----------------------------|
| 100  | 125  | 0                           | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
------------------------------------------------------------------------------------------------
|                              cell density report for cts cells                               |
|------------------------+---------------------------------------------------------------------|
| partition              | fp_mul                                                              | 
|------------------------+---------------------------------------------------------------------|
| hot spot utilization % | 51.70                                                               | 
|------------------------+---------------------------------------------------------------------|
| hot spot center        | (280000, 392000)                                                    | 
|------------------------+---------------------------------------------------------------------|
| hot spot cells         | unsigned_seq_multiplier_dut/A_r_reg[0] unsigned_seq_multiplier_dut/ | 
|                        | B_r_reg[0] a_reg[0] unsigned_seq_multiplier_dut/A_r_reg[1]          | 
|                        | unsigned_seq_multiplier_dut/B_r_reg[1] c_out_reg[2] c_out_reg[1]    | 
|                        | b_reg[1] unsigned_seq_multiplier_dut/B_r_reg[12] b_reg[13]          | 
|                        | b_reg[22] unsigned_seq_multiplier_dut/B_r_reg[4] a_reg[12]          | 
|                        | unsigned_seq_multiplier_dut/B_r_reg[13] unsigned_seq_multipl        | 
|                        | ier_dut/B_r_reg[22] b_reg[12] unsigned_seq_multiplier_dut/          | 
|                        | B_r_reg[2] unsigned_seq_multiplier_dut/B_r_reg[3]                   | 
------------------------------------------------------------------------------------------------

  
------------------------------------------------------------
|        GR congestion report for cts_compiled nets        |
|----------------+------------+-----------+----------------|
| partition name | wirelength | overflows | overflows as % | 
|----------------+------------+-----------+----------------|
| fp_mul         | 1.004e+07  | 0         | 0              | 
------------------------------------------------------------

route channels on clock nets:  { CTS_LAYER_L7_L8 }
info CTS297: Report: CPU time(0 seconds)  Heap(1717M)

info UI33: performed clock tree synthesis for 1 sec (CPU time: 1 sec; MEM: RSS - 335M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # remove_timing -type context
info UI33: performed source of scr/fp_mul_auto_cts_spec.tcl for 1 sec (CPU time: 1 sec; MEM: RSS - 280M, CVMEM - 1700M, PVMEM - 2633M)
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value true
Nitro-SoC> # fk_msg cts_compile complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_compile complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_compile
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_legalize
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_legalize
Nitro-SoC> # collect_clock_nets
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 280M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # get_pins -leaf -of n_tid1_157 CTS_n_tid1_3 CTS_n_tid1_4 CTS_n_tid0_116 CTS_n_tid1_131 clk unsigned_seq_multiplier_dut/CTS_n_tid0_5 unsigned_seq_multiplier_dut/CTS_n_tid0_6 unsigned_seq_multiplier_dut/n_tid1_116 -filter @direction==out
Nitro-SoC> # get_cells -leaf -of CTS_L2_tid1__c3_tid1__c88/Z CTS_L3_c_tid1_5/Z clk_gate_b_reg__1/GCK clk_gate_overflow_reg/GCK CTS_L1_tid1__c1_tid1__c89/Z unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z -filter !@is_macro && @type!=pad && logic_type!='flip-flop'
Nitro-SoC> # config_shell -echo_script false
RCT info: Found 0 objects of type cell meeting the criteria @is_physical==true&&@is_fixed==true
Nitro-SoC> # get_cells -filter is_physical && is_fixed
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name placed -value unplaced 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg -type info Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # place_detail -cells_only CTS_L2_tid1__c3_tid1__c88 CTS_L3_c_tid1_5 clk_gate_b_reg__1 clk_gate_overflow_reg CTS_L1_tid1__c1_tid1__c89 unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6 unsigned_seq_multiplier_dut/clk_gate_B_r_reg unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:45 2023)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 8 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 8 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 1.16938%, utilization with cell bloats 1.16938%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 8, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8                   | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 280M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # place_detail -cells_only CTS_L2_tid1__c3_tid1__c88 CTS_L3_c_tid1_5 clk_gate_b_reg__1 clk_gate_overflow_reg CTS_L1_tid1__c1_tid1__c89 unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6 unsigned_seq_multiplier_dut/clk_gate_B_r_reg unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:45 2023)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 8 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 8 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 1.16938%, utilization with cell bloats 1.16938%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 8, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8                   | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 280M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_cells CTS_L2_tid1__c3_tid1__c88 CTS_L3_c_tid1_5 clk_gate_b_reg__1 clk_gate_overflow_reg CTS_L1_tid1__c1_tid1__c89 unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6 unsigned_seq_multiplier_dut/clk_gate_B_r_reg unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52
Nitro-SoC> # set_property -name placed -value fixed CTS_L2_tid1__c3_tid1__c88 CTS_L3_c_tid1_5 clk_gate_b_reg__1 clk_gate_overflow_reg CTS_L1_tid1__c1_tid1__c89 unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6 unsigned_seq_multiplier_dut/clk_gate_B_r_reg unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52
Nitro-SoC> # fk_msg -type info Removing CTS instance-based halo constraints
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Removing CTS instance-based halo constraints
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:46 2023)

All Parameters are Set to Default Values for 'config_place_detail'

info Found 506 movable and 8 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 41 cut rows, with average utilization 54.3086%, utilization with cell bloats 54.3086%.
info DP116: Legalizer has initial 9 illegal movable cells and 5 illegal fixed cells.
info DP128: Legalizer has 9 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 2 illegal movable cells.
info DP117: Iteration 2 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 514, cells moved: 15, total movement: 13.3429, max movement: 1.95, average movement: 0.889524.
info DP115: Iteration 3 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 15. First few cells with largest displacements:
info DP110: 1.95 rows, from {418500 178000, N} to {405200 164000, FS}, cell c_out_reg[31].
info DP110: 1.36 rows, from {257000 234000, N} to {238000 234000, N}, cell unsigned_seq_multiplier_dut/Accumulator_reg[12].
info DP110: 1.14 rows, from {245600 234000, N} to {243700 220000, FS}, cell unsigned_seq_multiplier_dut/i_4/i_33.
info DP110: 1.14 rows, from {414700 164000, S} to {412800 150000, N}, cell i_0_0_59.
info DP110: 1.00 rows, from {295000 234000, N} to {295000 220000, FS}, cell counter_reg[3].
info DP111: Legalization summary: total movable cells: 506, cells moved: 15, total movement: 13.3429, max movement: 1.95, average movement: 0.889524.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 506                 | 15          | 13.3429                | 1.95         | 0.889524         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_legalize complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_legalize complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_legalize
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_route
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_route
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages 
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {}
-------------------------------
| Start run_route_timing flow |
|-----------------+-----------|
| Argument        | Value     | 
|-----------------+-----------|
| cpus            | 0         | 
|-----------------+-----------|
| messages        | default   | 
|-----------------+-----------|
| timing_mode     | si        | 
|-----------------+-----------|
| preserve_clocks | auto      | 
|-----------------+-----------|
| save_db_stages  |           | 
|-----------------+-----------|
| stop_after      | false     | 
|-----------------+-----------|
| start_from      | false     | 
|-----------------+-----------|
| resume          | false     | 
|-----------------+-----------|
| skip_stages     |           | 
|-----------------+-----------|
| run_stages      |           | 
|-----------------+-----------|
| mode            | clock     | 
|-----------------+-----------|
| trial           | false     | 
|-----------------+-----------|
| dump_qor_stages |           | 
|-----------------+-----------|
| user_params     |           | 
-------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 254M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:46 2023)

Congestion ratio stats: min = 0.06, max = 0.34, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 254M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 9
Clocks to global route : 0
Clocks to track route  : 9
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing track routing on '9' clock nets ...

info UI30: performing track routing on partition fp_mul (started at Wed Jan 4 02:38:46 2023)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 190  | 
|-------------------+------+------|
| To be routed :    | 9    | 190  | 
|-------------------+------+------|
|   - signal        | 9    | 190  | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Reading nets: 11% 22% 33% 44% 55% 66% 77% 88% 100%
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
Result=end(begin): viols=13(173), notes=91(49)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Run(2) ...
Result=end(begin): viols=0(7), notes=110(83)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(3) ...
Result=end(begin): viols=0(0), notes=103(108)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Total: 983 vias and 902 wires with length 1.625 (0.044 in non-prefer direction)
info UI33: performed track routing for 3 sec (CPU time: 4 sec; MEM: RSS - 292M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 265M)

RRT info: Performing final routing on all (9) clock nets ...

info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:38:49 2023)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 190  | 
|-------------------+------+------|
| To be routed :    | 9    | 190  | 
|-------------------+------+------|
|   - signal        | 9    | 190  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 265M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_route complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_route complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_route
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_pco
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_pco
Nitro-SoC> # config_clock_timing -name align_virtual_clocks
Nitro-SoC> # fk_msg Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # align_virtual_clocks -method fast
info CTS643: No Virtual Clocks Constraining IO Ports Found
warning UI705: 'align_virtual_clocks -method' specified value was ignored.
info UI33: performed Virtual Clock Alignment for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # set_propagated_clock vsysclk_new_mode
Nitro-SoC> # fk_msg cts_time_pco complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_pco complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_pco
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_gr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_gr
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:38:50 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.3 %) potential locations.
Ignoring 5 CTS route-channels 
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Deleted global routing from 9 nets with detailed wiring. 
Removed stale global wiring from 2 nets.
Built 379 nets   (0 seconds elapsed)

Will perform 'repair' routing on 11 nets: 
          5 without global routing
          4 with open pins  
          2 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 11 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:38:50 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.2       | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0818796   | 0.0223577  | 0.0295908 | 0.038611    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.66346e+07 | 1.4028e+07 | 1203      | 3.06626e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:38:50 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.07   | 0.31   | 1.39   | 1.36   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 9.98   | 45.34  | 44.27  | 0.41   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 559.00 | 55.00  | 296.00 | 206.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1203.00 | 769.00 | 430.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 63.92  | 35.74  | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:50 2023)

Congestion ratio stats: min = 0.02, max = 0.22, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:50 2023)

Congestion ratio stats: min = 0.02, max = 0.22, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # fk_msg cts_gr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_gr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_gr
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_refine
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_refine
Nitro-SoC> # config_clock_timing -name refine_cts
Nitro-SoC> # fk_msg cts_refine complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_refine complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:50 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 316                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.33                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.9                                                          | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.69 0.55 0.43                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:50 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.2       | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0818796   | 0.0223577  | 0.0295908 | 0.038611    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.66346e+07 | 1.4028e+07 | 1203      | 3.06626e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:50 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 516     | 
|-----------------------+---------|
| Net count             | 793     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1235.04 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.84   | 
-----------------------------------

  
--------------------------------------------------
|               Timing Statistics                |
|----------------------+-------+-----------------|
|                      | Setup | Hold            | 
|----------------------+-------+-----------------|
| Violations Count     | 0     | 11              | 
|----------------------+-------+-----------------|
| Total Negative Slack | 0     | -517            | 
|----------------------+-------+-----------------|
| Worst Negative Slack | 0     | -49             | 
|----------------------+-------+-----------------|
| Worst Violator       | N/A   | c_out_reg[20]/D | 
|----------------------+-------+-----------------|
| Required Time        | 0     | 247             | 
|----------------------+-------+-----------------|
| Arrival Time         | 0     | 198             | 
--------------------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_refine
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_analysis_corner slow -crpr setup_hold
Nitro-SoC> # set_analysis_corner fast -crpr setup_hold
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr setup_hold
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # fk_msg Dominant Scenarios Per Context
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Dominant Scenarios Per Context
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # fk_msg setup : new_mode:corner_0_0:late
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup : new_mode:corner_0_0:late
Nitro-SoC> # fk_msg Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # get_timing_endpoints -setup -type negative_slack
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # config_clock_timing -name optimize_effort_level -value low
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg run_clock_timing : effort level set to low
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: run_clock_timing : effort level set to low
Nitro-SoC> # config_clock_timing -name skip_dominant_scenario_pruning
Nitro-SoC> # set_ds -dominant_scenarios new_mode:corner_0_0:late
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   |            | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage setup MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage setup MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:38:50 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # fk_msg setup_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_reg_lock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_reg_lock
Nitro-SoC> # set_clock_network -allow_reg size
Nitro-SoC> # config_shell -echo false

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 


All Clock networks set for partition fp_mul.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg setup_reg_lock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_reg_lock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_reg_lock
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_long_net
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_long_net
Nitro-SoC> # config_clock_timing -name enable_long_net_fixing_in_setup
Nitro-SoC> # ipo_sweep_drc -max_radius 1000u
info UI32: performing ipo drc fixing  (started at Wed Jan 4 02:38:50 2023)
Info IPO-advanced CDM: Utilization is adjusted in 35 bins (with avg = 0.00786 and max = 0.0125)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # fk_msg setup_long_net complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_long_net complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_long_net
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_global
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_global
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 115
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # optimize -mode global -obj wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Wed Jan 4 02:38:50 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:50 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:50 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 115% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT24: optimize_max_util is set to 115% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:50 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns -effort fast
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:50 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:50 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:50 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 115% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

INFO :: Running optimization in FAST effort level

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT24: optimize_max_util is set to 115% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:50 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_global complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_global complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_global
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_area
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_area
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg Optimizing for Power
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Optimizing for Power
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1014225
info LP: The total power for corner_0_0 corner: 1014225
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:50 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   728475 |    262255 |  |  990730 |   23495 |  | 1014225 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   728475 |    161855 |  |  890329 |   23495 |  |  913825 |   90.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    50665 |     14577 |  |   65242 |     665 |  |   65907 |    6.50 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   677809 |    147277 |  |  825087 |   22831 |  |  847918 |   83.60 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110117 |     95141 |  |  205259 |    9000 |  |  214259 |   21.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   567692 |     52136 |  |  619828 |   13831 |  |  633659 |   62.48 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    100401 |  |  100401 |         |  |  100401 |    9.90 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     61086 |  |   61086 |         |  |   61086 |    6.02 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     60021 |  |   60021 |         |  |   60021 |    5.92 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     39315 |  |   39315 |         |  |   39315 |    3.88 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:38:50 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:50 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:50 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:548k]
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:548k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1730M, PVMEM - 2633M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1761M, PVMEM - 2633M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:51 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   728475 |    262255 |  |  990730 |   23495 |  | 1014225 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   728475 |    161855 |  |  890329 |   23495 |  |  913825 |   90.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    50665 |     14577 |  |   65242 |     665 |  |   65907 |    6.50 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   677809 |    147277 |  |  825087 |   22831 |  |  847918 |   83.60 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110117 |     95141 |  |  205259 |    9000 |  |  214259 |   21.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   567692 |     52136 |  |  619828 |   13831 |  |  633659 |   62.48 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    100401 |  |  100401 |         |  |  100401 |    9.90 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     61086 |  |   61086 |         |  |   61086 |    6.02 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     60021 |  |   60021 |         |  |   60021 |    5.92 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     39315 |  |   39315 |         |  |   39315 |    3.88 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:51 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:51 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition fp_mul.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_area complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_area complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_area
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:51 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:51 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990730 AREA:1235.04

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_conv
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_conv
Nitro-SoC> # fk_msg Skipping stage setup_conv due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage setup_conv due to low effort execution
Nitro-SoC> # fk_msg setup_conv complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_conv complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:51 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 315                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.35                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.92                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.69 0.55 0.43                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:51 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.2       | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0818796   | 0.0223577  | 0.0295908 | 0.038611    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.66346e+07 | 1.4028e+07 | 1203      | 3.06626e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:51 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 516     | 
|-----------------------+---------|
| Net count             | 793     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1235.04 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.84   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_conv
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_ds -remove
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage hold MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage hold MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:38:51 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # fk_msg hold_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_sweep
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_sweep
Nitro-SoC> # fk_msg Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # fk_msg hold_sweep complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_sweep complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_sweep
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_setup
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_setup
Nitro-SoC> # fk_msg Skipping stage hold_setup due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_setup due to low effort execution
Nitro-SoC> # fk_msg hold_setup complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_setup complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_setup
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:51 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 514   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 6     | 1.16       | 
| Inverters      | 41    | 7.97       | 
| Registers      | 176   | 34.24      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 27.82      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 514   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1235.04                | 54.84           | 
| Buffers, Inverters | 28.728                 | 1.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 620   | 100        | 
| Orphaned        | 30    | 4.83       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 365   | 58.87      | 
| 2 Fanouts       | 148   | 23.87      | 
| 3-30 Fanouts    | 73    | 11.77      | 
| 30-127 Fanouts  | 4     | 0.64       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:51 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (HOLD) (nano)                                                      |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 10.0000   | 111       | 11                  | 9.9                   | -0.0480 | -0.5000 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 10.0000   | 111       | 11                  | 9.9                   | -0.0480 | -0.5000 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 10.0000   | 109       | 11                  | 10                    | -0.0480 | -0.5000 | 
--------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |========================================================================= 3
55  |================================================ 2
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 WHS:-48 THS:-500 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990744 AREA:1235.04


info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER for HOLD.
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990744 AREA:1235.04

info OPT10: optimized 689 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990744 AREA:1235.04

info OPT9: total 689 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:548k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1730M, PVMEM - 2633M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 WHS:-48 THS:-500 SLEW:0 CAP:0.0 LEAKAGE:0.023495 DYNAMIC:0.990744 AREA:1235.04
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59

info OPT3: 11 nets evaluated, 11 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:564k]
info OPT4: Total 11 nets evaluated, 11 optimized.
info OPT6: cpu [0h:0m:0s] memory [1g:693m:528k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD step in 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1730M, PVMEM - 2633M)
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_incr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_incr
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_slack -wns -min
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_timing_endpoints -hold -type negative_slack
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:51 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:51 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition fp_mul.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1761M, PVMEM - 2633M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 02:38:51 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:51 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995088 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:51 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_incr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_incr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_incr
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_legalize_clock
Nitro-SoC> # fk_msg Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # fk_msg hold_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_legalize_clock complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:51 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 315                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.37                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.93                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.69 0.55 0.43                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'fp_mul' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:51 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.2       | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0818796   | 0.0223577  | 0.0295908 | 0.038611    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.66346e+07 | 1.4028e+07 | 1203      | 3.06626e+07 | 
-----------------------------------------------------------------------

warning UI1254: Congest map on partition 'fp_mul' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:51 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 538     | 
|-----------------------+---------|
| Net count             | 815     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1252.59 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 55.62   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg  Stage converge MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage converge MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:38:51 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg converge_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_vclk_bal
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_vclk_bal
Nitro-SoC> # config_clock_timing -name balance_virtual_clocks
Nitro-SoC> # fk_msg Balancing virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Balancing virtual clocks
Nitro-SoC> # get_clocks -filter is_virtual
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # fk_msg converge_vclk_bal complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_vclk_bal complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_vclk_bal
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_clock_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_clock_opt
Nitro-SoC> # fk_msg Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # fk_msg converge_clock_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_clock_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_clock_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_hold
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_hold
Nitro-SoC> # fk_msg Skipping stage converge_hold due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_hold due to low effort execution
Nitro-SoC> # fk_msg converge_hold complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_hold complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_hold
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_legalize_clock
Nitro-SoC> # get_objects -type root
Nitro-SoC> # get_property -objects root -name rct_clock_opt_ran
Nitro-SoC> # set_clock_network -allow_tree fix -allow_reg move -nets clear_dont_modify clear_dont_route
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Move during legalization

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition fp_mul.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:38:51 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 528 movable and 8 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 41 cut rows, with average utilization 55.0974%, utilization with cell bloats 55.0974%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 38 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 38 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 536, cells moved: 30, total movement: 21.1786, max movement: 1.54286, average movement: 0.705952.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 8 (1.5%) cells are moved and 14 (2.6%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 30. First few cells with largest displacements:
info DP110: 1.14 rows, from {72700 332000, FS} to {74600 318000, FN}, cell CLOCK_slh__c109.
info DP110: 1.14 rows, from {76500 38000, N} to {74600 24000, S}, cell CLOCK_slh__c105.
info DP110: 1.09 rows, from {165800 24000, FS} to {150600 24000, FS}, cell CLOCK_slh__c101.
info DP110: 1.00 rows, from {162000 24000, FS} to {162000 38000, FN}, cell CLOCK_slh__c100.
info DP110: 1.00 rows, from {74600 318000, N} to {74600 304000, S}, cell i_0_0_18.
warning DP161: 2 out of 173 (1.15607%) fixed-origin cells have been moved. First few cells with largest displacements:
warning DP160: 0.54 rows, from {74600 304000, FS} to {82200 304000, S}, cell c_out_reg[3].
warning DP160: 0.27 rows, from {82200 318000, N} to {86000 318000, FN}, cell c_out_reg[5].
info DP111: Legalization summary: total movable cells: 528, cells moved: 30, total movement: 18.35, max movement: 1.13571, average movement: 0.611667.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 528                 | 30          | 18.35                  | 1.13571      | 0.611667         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages  -user_params -clock_effort low
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {-clock_effort low}
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
-----------------------------------
|   Start run_route_timing flow   |
|-----------------+---------------|
| Argument        | Value         | 
|-----------------+---------------|
| cpus            | 0             | 
|-----------------+---------------|
| messages        | default       | 
|-----------------+---------------|
| timing_mode     | si            | 
|-----------------+---------------|
| preserve_clocks | auto          | 
|-----------------+---------------|
| save_db_stages  |               | 
|-----------------+---------------|
| stop_after      | false         | 
|-----------------+---------------|
| start_from      | false         | 
|-----------------+---------------|
| resume          | false         | 
|-----------------+---------------|
| skip_stages     |               | 
|-----------------+---------------|
| run_stages      |               | 
|-----------------+---------------|
| mode            | clock         | 
|-----------------+---------------|
| trial           | false         | 
|-----------------+---------------|
| dump_qor_stages |               | 
|-----------------+---------------|
| user_params     | -clock_effort | 
-----------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:51 2023)

Congestion ratio stats: min = 0.02, max = 0.22, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
RRT warning: User-specified value 'low' for option 'clock_effort' overrides previous 'medium'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'
info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:38:51 2023)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 190  | 
|-------------------+------+------|
| To be routed :    | 9    | 190  | 
|-------------------+------+------|
|   - signal        | 9    | 190  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Longest open in net 'CTS_n_tid0_116' of length=4200
Total opens=2 (nets=1)

Check routing ...
Corrected 0 objects, removed 2 objects

Check opens ...
Longest open in net 'CTS_n_tid0_116' of length=4200
Total opens=2 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens'   ...
Result=end(begin): opens=0(2), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
Number of touched nets: 1
Number of changed nets: 1

info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:38:52 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 388 nets   (0 seconds elapsed)

Will perform 'repair' routing on 19 nets: 
         13 without global routing
          4 with open pins  
          1 with antenna wires
          1 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 19 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.11   | 0.32   | 1.39   | 1.39   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.39  | 44.60  | 44.60  | 0.41   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 567.00 | 58.00  | 297.00 | 210.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1225.00 | 781.00 | 440.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 63.76  | 35.92  | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:52 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:52 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # set_clock_network -allow_reg fix -allow_tree_elements fix -nets dont_route dont_modify
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization

12 Clock nets are marked 'dont_modify'
12 Clock nets are marked 'dont_route'

All Clock networks set for partition fp_mul.

Nitro-SoC> # fk_msg converge_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_legalize_clock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_pro_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_pro_opt
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects fp_mul -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective HOLD -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective TNS -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective HOLD -margin 5
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_SLEW -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_CAP -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # optimize -mode post_route -obj wns tns hold drc -post_route_driven_by white_space
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:38:52 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:52 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:38:52 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995140 AREA:1252.59

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_WNS | NA        | 15.0%     | 15.0%          | 15.0%         | --        | 5.0%       | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_TNS | 0         | NA        | 0              | 0             | --        | 0          | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                            |
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|              | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_SLEW | 0         | 1.0%      | NA             | 0             | --        | 0          | --         | --            | 
-------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                           |
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|             | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_CAP | 0         | 1.0%      | 0              | NA            | --        | 0          | --         | --            | 
------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                          |
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|          | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_HOLD | 0         | --        | --             | --            | 0         | NA         | --         | --            | 
---------------------------------------------------------------------------------------------------------------------------


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995140 AREA:1252.59
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.995140 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:38:52 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |======================== 1
45  |======================== 1
50  |================================================ 2
55  |========================================================================= 3
60  | 0
65  |======================== 1
70  |======================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_cost -reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # route_global -flow turbo -repair -enforce_max_length false
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:38:52 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 388 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.11   | 0.32   | 1.39   | 1.39   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.39  | 44.60  | 44.60  | 0.41   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 567.00 | 58.00  | 297.00 | 210.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1225.00 | 781.00 | 440.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 63.76  | 35.92  | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:38:52 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects fp_mul -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg converge_pro_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_pro_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_pro_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_tie_ins
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_tie_ins
Nitro-SoC> # config_clock_timing -name add_tie_cells
Nitro-SoC> # fk_msg Tie Insertion Skipped
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Tie Insertion Skipped
Nitro-SoC> # fk_msg converge_tie_ins complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_tie_ins complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 321                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.37                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.93                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.69 0.55 0.43                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 538     | 
|-----------------------+---------|
| Net count             | 815     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1252.59 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 55.62   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_tie_ins
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # group_path -name vsysclk_new_mode -reset_tns_range true
Nitro-SoC> # group_path -name **feedthroughs** -reset_tns_range true
Nitro-SoC> # group_path -name **outputs** -reset_tns_range true
Nitro-SoC> # group_path -name **clock_gating** -reset_tns_range true
Nitro-SoC> # group_path -name **default** -reset_tns_range true
Nitro-SoC> # group_path -name **async** -reset_tns_range true
Nitro-SoC> # group_path -name **inputs** -reset_tns_range true
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
2
Nitro-SoC> # config_application -cpu 2
2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # set_config -name config_optimize -param preserve_congestion -reset
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 321                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.37                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 0.93                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.69 0.55 0.43                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 18794                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | terminal                                                     | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          | in_18794                                                     | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Wed Jan 4 02:38:52 2023
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 538     | 
|-----------------------+---------|
| Net count             | 815     | 
|-----------------------+---------|
| Hier count            | 3       | 
|-----------------------+---------|
| Area (sq micron)      | 1252.59 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 55.62   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1761M, PVMEM - 2633M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # print_table -title run_clock_timing QoR Progress Summary -column_names Stage WNS TNS WHS THS Utilization Congestion {Total Runtime (min)} Memory -values Initial 0.00 0.00 0.00 0.00 54.20 0.000 0.78 1215 CTS 0.00 0.00 -49.00 -517.00 54.84 0.000 0.90 1245 Setup 0.00 0.00 0.00 0.00 54.84 0.000 0.92 1245 Hold 0.00 0.00 0.00 0.00 55.62 0.000 0.93 1245 Converge 0.00 0.00 0.00 0.00 55.62 0.000 0.93 1245 Final 0.00 0.00 0.00 0.00 55.62 0.000 0.93 1245
-------------------------------------------------------------------------------------------------------
|                                run_clock_timing QoR Progress Summary                                |
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Stage    | WNS  | TNS  | WHS    | THS     | Utilization | Congestion | Total Runtime (min) | Memory | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Initial  | 0.00 | 0.00 | 0.00   | 0.00    | 54.20       | 0.000      | 0.78                | 1215   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| CTS      | 0.00 | 0.00 | -49.00 | -517.00 | 54.84       | 0.000      | 0.90                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Setup    | 0.00 | 0.00 | 0.00   | 0.00    | 54.84       | 0.000      | 0.92                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Hold     | 0.00 | 0.00 | 0.00   | 0.00    | 55.62       | 0.000      | 0.93                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Converge | 0.00 | 0.00 | 0.00   | 0.00    | 55.62       | 0.000      | 0.93                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Final    | 0.00 | 0.00 | 0.00   | 0.00    | 55.62       | 0.000      | 0.93                | 1245   | 
-------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name optimize_effort_level
=================================
Optimization Effort Used :    low
=================================
For better QoR at the expense of runtime a higher effort
level can be enforced with "config_clock_timing -name optimize_effort_level"
Nitro-SoC> # config_name_rules -cell c
Nitro-SoC> # config_name_rules -net n
Nitro-SoC> # write_db -data design -file dbs/clock.db
Nitro-SoC> # save_db -directory dbs/clock.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/clock.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 02:38:52 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 320                                                          | 
| CPU time (minutes)       | 0.38                                                         | 
| Elapsed time (minutes)   | 0.93                                                         | 
| Load Averages            | 0.69 0.55 0.43                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18794                                                        | 
| Interaction mode         | terminal                                                     | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_18794                                                     | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Wed Jan 4 02:38:52 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:38:52 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
NRF info: Writing Physical Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
NRF info: Writing Power Reports Wed Jan 04 02:38:52 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/clock_power.rpt
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:38:52 2023
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        731620    263497   995117   23759  1018876  100.00 | 
|                                                                         | 
| Power of all cells   731620    162640   894260   23759   918019   90.10 | 
|   Clock cells         50666     14577    65243     665    65908    6.47 | 
|   Data cells         680950    148063   829013   23094   852107   83.63 | 
|     Combinational    113247     95927   209174    9264   218437   21.44 | 
|     Registers        567694     52136   619831   13831   633661   62.19 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets              100856   100856           100856    9.90 | 
|   Clock nets                    61086    61086            61086    6.00 | 
|     Clock leaves                60040    60040            60040    5.89 | 
|   Data nets                     39771    39771            39771    3.90 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Wed Jan 04 02:38:52 EET 2023
Nitro-SoC> # get_config -name config_auto_learning -param store_hold_violations
info UI33: performed source of flow_scripts/2_clock.tcl for 9 sec (CPU time: 10 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> source flow_scripts/3_route.tcl 

#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1730M, PVMEM - 2633M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 290M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:39:02 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '603' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:39:02 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:39:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 302M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 9
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (9) clock nets ...

info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:39:02 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 190  | 
|-------------------+------+------|
| To be routed :    | 9    | 190  | 
|-------------------+------+------|
|   - signal        | 9    | 190  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 9    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Wed Jan 4 02:39:02 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | fp_mul                     | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------

  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------

RRT info: Set 'placed' property of '182' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition fp_mul (started at Wed Jan 4 02:39:02 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------

gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh__n158' status: 'gr_small'
info GR11: Skipping net 'n_0_12' status: 'gr_small'
info GR11: Skipping net 'mul_start' status: 'gr_small'
info GR11: Skipping net 'counter[2]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_0_17' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/c[41]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_59' status: 'gr_small'
info GR11: Skipping net 'n_0_61' status: 'gr_small'
info GR11: Skipping net 'n_0_103' status: 'gr_small'
info GR11: Skipping net 'n_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_83' status: 'gr_small'
info GR11: Skipping net 'n_0_85' status: 'gr_small'
info GR11: Skipping net 'n_0_91' status: 'gr_small'
info GR11: Skipping net 'n_0_93' status: 'gr_small'
info GR11: Skipping net 'n_0_95' status: 'gr_small'
info GR11: Skipping net 'n_0_0_34' status: 'gr_small'
info GR11: Skipping net 'n_0_96' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_0_0_36' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n163' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n167' status: 'gr_small'
info GR11: Skipping net 'n_0_58' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n171' status: 'gr_small'
info GR11: Skipping net 'counter[1]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n183' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n159' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n187' status: 'gr_small'
info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n191' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n199' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[22]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_0_0' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[16]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[14]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_60' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[10]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[2]' status: 'gr_small'
info GR11: Skipping net 'n_0_78' status: 'gr_small'
info GR11: Skipping net 'n_0_82' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_3' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_5' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_9' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_11' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_13' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_17' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_19' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_21' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_23' status: 'gr_small'
info GR11: Skipping net 'n_0_0_24' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[23]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_26' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[21]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_32' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[19]' status: 'gr_small'
info GR11: Skipping net 'n_0_92' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[17]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[15]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[13]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[11]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[9]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_33' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[3]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[1]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n166' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n170' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n174' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n178' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n182' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_62' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n190' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n198' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_56' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_54' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_52' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_50' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_110' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_104' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_102' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_46' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_45' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[5]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_42' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_41' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_40' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_39' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_37' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_36' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_35' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_34' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_2' status: 'gr_small'
Built 388 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 724M 108k Elapsed Time: 464664:39:2 CPU Time: 0:0:23
    rake server setup complete : Heap: 0G 30M 536k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:39:02 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:39:02 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.11   | 0.32   | 1.39   | 1.39   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.39  | 44.60  | 44.60  | 0.41   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 567.00 | 58.00  | 297.00 | 210.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1225.00 | 781.00 | 440.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 63.76  | 35.92  | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Wed Jan 4 02:39:02 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 215) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 290M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4140 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4140 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | fp_mul         | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------

RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 290M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 01m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0002777777777777778d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 55.62                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 3.1                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 1225                                | 
----------------------------------------------------------------


info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282867 min: 0.000000 avg: 0.118321
info metal2 layer density max: 0.049058 min: 0.000000 avg: 0.014571
info metal3 layer density max: 0.065686 min: 0.000000 avg: 0.016792
info metal4 layer density max: 0.032400 min: 0.000000 avg: 0.015998
info metal5 layer density max: 0.059757 min: 0.000000 avg: 0.023810
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277925
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 298M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------

RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 298M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Wed Jan 4 02:39:03 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 384  | 
|-----------------------+------|
|   - no any wires      | 219  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 103 core library pins:
 Ideal   :   103 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 603 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1106
Fixed net vias 15774
Core cells 536
Core cells with unique orientation 82: pin objects 1078, obstructions 582
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 384 nets with global routing
Detected 219 nets without any routing
Detected 567 wires, 1225 vias
Detected 1664 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) ...
1.000 Changed      858 of     2570 tested segments in    46 channels. Unresolved     1017 violations and       59 notes
1.001 Changed      549 of     2106 tested segments in    60 channels. Unresolved      703 violations and       76 notes
1.002 Changed      463 of     1655 tested segments in    69 channels. Unresolved      523 violations and       67 notes
1.003 Changed      370 of     1359 tested segments in    69 channels. Unresolved      455 violations and       66 notes
1.004 Changed      294 of     1122 tested segments in    75 channels. Unresolved      390 violations and       62 notes
1.005 Changed      260 of      935 tested segments in    67 channels. Unresolved      348 violations and       65 notes
1.006 Changed      270 of      885 tested segments in    69 channels. Unresolved      325 violations and       67 notes
1.007 Changed      245 of      841 tested segments in    73 channels. Unresolved      305 violations and       63 notes
1.008 Changed      214 of      739 tested segments in    64 channels. Unresolved      280 violations and       70 notes
1.009 Changed      184 of      683 tested segments in    65 channels. Unresolved      251 violations and       72 notes
1.010 Changed      193 of      647 tested segments in    66 channels. Unresolved      237 violations and       82 notes
1.011 Changed      154 of      605 tested segments in    65 channels. Unresolved      217 violations and       84 notes
1.012 Changed      152 of      545 tested segments in    58 channels. Unresolved      203 violations and       85 notes
1.013 Changed      170 of      545 tested segments in    61 channels. Unresolved      196 violations and       87 notes
1.014 Changed      158 of      532 tested segments in    58 channels. Unresolved      181 violations and       83 notes
1.015 Changed      111 of      479 tested segments in    62 channels. Unresolved      166 violations and       81 notes
1.016 Changed       97 of      408 tested segments in    58 channels. Unresolved      162 violations and       81 notes
1.017 Changed      108 of      404 tested segments in    56 channels. Unresolved      152 violations and       85 notes
1.018 Changed      109 of      415 tested segments in    56 channels. Unresolved      147 violations and       87 notes
1.019 Changed      102 of      407 tested segments in    58 channels. Unresolved      135 violations and       90 notes
1.020 Changed       88 of      361 tested segments in    55 channels. Unresolved      133 violations and       89 notes
1.021 Changed       79 of      341 tested segments in    55 channels. Unresolved      125 violations and       88 notes
1.022 Changed       93 of      335 tested segments in    55 channels. Unresolved      121 violations and       91 notes
1.023 Changed       70 of      329 tested segments in    53 channels. Unresolved      115 violations and       91 notes
1.024 Changed       68 of      317 tested segments in    50 channels. Unresolved      112 violations and       92 notes
1.025 Changed       61 of      290 tested segments in    51 channels. Unresolved      109 violations and       92 notes
1.026 Changed       62 of      290 tested segments in    49 channels. Unresolved      110 violations and       94 notes
1.027 Changed       76 of      288 tested segments in    50 channels. Unresolved       96 violations and       94 notes
1.028 Changed       74 of      292 tested segments in    53 channels. Unresolved       97 violations and       94 notes
1.029 Changed       42 of      237 tested segments in    48 channels. Unresolved       83 violations and       99 notes
1.030 Changed       42 of      177 tested segments in    45 channels. Unresolved       87 violations and       96 notes
1.031 Changed       32 of      159 tested segments in    34 channels. Unresolved       84 violations and       94 notes
1.032 Changed       25 of      139 tested segments in    38 channels. Unresolved       82 violations and       92 notes
1.033 Changed        7 of       92 tested segments in    31 channels. Unresolved       74 violations and       95 notes
1.034 Changed        3 of       35 tested segments in    15 channels. Unresolved       73 violations and       96 notes
1.035 Changed        0 of        8 tested segments in     4 channels. Unresolved       73 violations and       96 notes
1.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       73 violations and       96 notes
Result=end(begin): viols=73(1017), notes=96(59)
Cpu time: 00:00:13, Elapsed time: 00:00:09, Memory: 1.8G

Run(2) ...
2.000 Changed       71 of     2607 tested segments in    77 channels. Unresolved       75 violations and       74 notes
2.001 Changed       56 of      307 tested segments in    63 channels. Unresolved       64 violations and       70 notes
2.002 Changed       44 of      243 tested segments in    56 channels. Unresolved       55 violations and       73 notes
2.003 Changed       37 of      179 tested segments in    44 channels. Unresolved       45 violations and       79 notes
2.004 Changed       19 of      123 tested segments in    39 channels. Unresolved       38 violations and       82 notes
2.005 Changed       18 of       86 tested segments in    35 channels. Unresolved       35 violations and       80 notes
2.006 Changed        8 of       79 tested segments in    35 channels. Unresolved       36 violations and       79 notes
2.007 Changed       14 of       71 tested segments in    31 channels. Unresolved       35 violations and       78 notes
2.008 Changed       24 of       87 tested segments in    35 channels. Unresolved       43 violations and       78 notes
2.009 Changed       25 of       89 tested segments in    32 channels. Unresolved       39 violations and       82 notes
2.010 Changed       15 of       78 tested segments in    34 channels. Unresolved       37 violations and       82 notes
2.011 Changed       21 of       71 tested segments in    29 channels. Unresolved       38 violations and       82 notes
2.012 Changed       16 of       78 tested segments in    30 channels. Unresolved       37 violations and       83 notes
2.013 Changed       21 of       77 tested segments in    29 channels. Unresolved       36 violations and       84 notes
2.014 Changed       17 of       81 tested segments in    30 channels. Unresolved       39 violations and       85 notes
2.015 Changed       23 of       83 tested segments in    33 channels. Unresolved       37 violations and       86 notes
2.016 Changed       20 of       90 tested segments in    33 channels. Unresolved       39 violations and       86 notes
2.017 Changed       25 of       93 tested segments in    32 channels. Unresolved       42 violations and       85 notes
2.018 Changed       19 of       98 tested segments in    34 channels. Unresolved       42 violations and       83 notes
2.019 Changed       21 of       84 tested segments in    31 channels. Unresolved       42 violations and       84 notes
2.020 Changed       13 of       88 tested segments in    32 channels. Unresolved       40 violations and       84 notes
2.021 Changed       16 of       82 tested segments in    32 channels. Unresolved       39 violations and       86 notes
2.022 Changed        9 of       77 tested segments in    31 channels. Unresolved       34 violations and       87 notes
2.023 Changed       12 of       65 tested segments in    29 channels. Unresolved       34 violations and       88 notes
2.024 Changed        7 of       67 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.025 Changed        9 of       63 tested segments in    30 channels. Unresolved       34 violations and       87 notes
2.026 Changed        6 of       64 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.027 Changed        8 of       63 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.028 Changed        4 of       63 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.029 Changed        8 of       61 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.030 Changed        6 of       67 tested segments in    30 channels. Unresolved       30 violations and       87 notes
2.031 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.032 Changed        1 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.033 Changed        3 of       46 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.034 Changed        0 of       38 tested segments in    24 channels. Unresolved       29 violations and       87 notes
2.035 Changed        0 of        6 tested segments in     6 channels. Unresolved       29 violations and       87 notes
2.036 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.037 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.038 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.039 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.040 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.041 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.042 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.043 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.044 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.045 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.046 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.047 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.048 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.049 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.050 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.051 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.052 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.053 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.054 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.055 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.056 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.057 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.058 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.059 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.060 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.061 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.062 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.063 Changed        0 of        1 tested segments in     1 channels. Unresolved       29 violations and       87 notes
2.064 Changed        0 of        0 tested segments in     0 channels. Unresolved       29 violations and       87 notes
Result=end(begin): viols=29(75), notes=87(74)
Cpu time: 00:00:06, Elapsed time: 00:00:05, Memory: 1.8G

Write routing ...
M1: 1657 vias and 171 wires with length 0.122 (0.003 in non-prefer direction)
M2: 2748 vias and 2298 wires with length 1.875 (0.059 in non-prefer direction)
M3: 231 vias and 1595 wires with length 2.445 (0.015 in non-prefer direction)
M4: 137 vias and 96 wires with length 0.088 (0.006 in non-prefer direction)
M5: 2 vias and 77 wires with length 0.338 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 4775 vias and 4238 wires with length 4.870 (0.083 in non-prefer direction)

Total 29 violated segments:
Viol: Stat short - 17
Viol: Stat spacing - 3
Viol: Diffnet short - 1
Viol: Samenet spacing - 8

Total 87 notes:
Note: Offgrid - 34
Note: Fork - 2
Note: Split - 27
Note: Segment orientation - 24

Info: Via overhang - 24
Info: Detour - 5
info UI33: performed track routing for 14 sec (CPU time: 19 sec; MEM: RSS - 328M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 302M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 322M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120681
info metal2 layer density max: 0.135668 min: 0.000000 avg: 0.053714
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064093
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019541
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035665
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                          | 
|------------------------+-------------------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 01m                             | 00h 00m                              | 
|------------------------+-------------------------------------+--------------------------------------|
| cpu_time  (min)        | 0.0002777777777777778d 00.0h 00.0m  | 0.00022916666666666666d 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1245                                | 1245                                 | 
|------------------------+-------------------------------------+--------------------------------------|
| logic_utilization  (%) | 55.62                               | 55.62                                | 
|------------------------+-------------------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| setup_viols            | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| hold_viols             | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| slew_viols             | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_edges         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_nodes         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| wire_len_total  (mm)   | 3.1                                 | 6.5                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| via_count_total        | 1225                                | 5759                                 | 
-------------------------------------------------------------------------------------------------------

RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 11
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 36 objects 
      --- get_objects cell_density_rect -of [get_objects cell_density_map] - --->
0     |====================================================================== 11
3.75  | 0
7.5   | 0
11.25 | 0
15    | 0
18.75 | 0
22.5  | 0
26.25 | 0
30    | 0
33.75 | 0
37.5  |============ 2
41.25 |====== 1
45    |============ 2
48.75 |========================= 4
52.5  |========================= 4
56.25 |========================= 4
60    |========================= 4
63.75 |====== 1
67.5  | 0
71.25 |=================== 3
75    |
      V     get_property -name utilization -object %object%
RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:18 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:18 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:18 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:18 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| elapsed_time  (min)    | 00h 01m                            | 00h 00m                             | 00h 00m      | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| cpu_time  (min)        | 0.0002777777777777778d 00.0h00.0m  | 0.00022916666666666666d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| logic_utilization  (%) | 55.62                              | 55.62                               | 55.62        | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| slew_viols             | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| overflow_edges         | 0                                  |                                     |              | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                     |              | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| wire_len_total  (mm)   | 3.1                                | 6.5                                 | 6.5          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| via_count_total        | 1225                               | 5759                                | 5759         | 
--------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:19 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:19 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 01m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0002777777777777778d00.0h 00.0m  | 0.00022916666666666666d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 55.62                              | 55.62                               | 55.62        | 55.62                              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 3.1                                | 6.5                                 | 6.5          | 6.5                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| via_count_total        | 1225                               | 5759                                | 5759         | 5759                               | 
---------------------------------------------------------------------------------------------------------------------------------------------------------

info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 973350
info LP: The total power for corner_0_0 corner: 973350
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:39:19 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   719002 |    230589 |  |  949592 |   23759 |  | 973350 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   719002 |    162640 |  |  881642 |   23759 |  | 905401 |   93.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    49762 |     14577 |  |   64339 |     665 |  |  65004 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   669225 |    148063 |  |  817288 |   23094 |  | 840382 |   86.34 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   112974 |     95927 |  |  208901 |    9264 |  | 218164 |   22.41 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   556239 |     52136 |  |  608375 |   13831 |  | 622206 |   63.92 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     67949 |  |   67949 |         |  |  67949 |    6.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     38215 |  |   38215 |         |  |  38215 |    3.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     37656 |  |   37656 |         |  |  37656 |    3.87 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29734 |  |   29734 |         |  |  29734 |    3.05 | 
------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:19 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:19 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:596k]
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:596k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1730M, PVMEM - 2633M)
WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:39:19 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   719002 |    230589 |  |  949592 |   23759 |  | 973350 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   719002 |    162640 |  |  881642 |   23759 |  | 905401 |   93.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    49762 |     14577 |  |   64339 |     665 |  |  65004 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   669225 |    148063 |  |  817288 |   23094 |  | 840382 |   86.34 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   112974 |     95927 |  |  208901 |    9264 |  | 218164 |   22.41 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   556239 |     52136 |  |  608375 |   13831 |  | 622206 |   63.92 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     67949 |  |   67949 |         |  |  67949 |    6.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     38215 |  |   38215 |         |  |  38215 |    3.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     37656 |  |   37656 |         |  |  37656 |    3.87 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29734 |  |   29734 |         |  |  29734 |    3.05 | 
------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 322M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0 | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| elapsed_time  (min)    | 00h 01m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m        | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| cpu_time  (min)        | 0.0002777777777777778d00.0h 00.0m  | 0.00022916666666666666d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| logic_utilization  (%) | 55.62                              | 55.62                               | 55.62        | 55.62                              | 55.62          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| wire_len_total  (mm)   | 3.1                                | 6.5                                 | 6.5          | 6.5                                | 6.5            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------|
| via_count_total        | 1225                               | 5759                                | 5759         | 5759                               | 5759           | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:19 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:19 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0 | tr_opt_wns_0 | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| elapsed_time  (min)    | 00h 01m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m        | 00h 00m      | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| cpu_time  (min)        | 0.0002777777777777778d00.0h 00.0m  | 0.00022916666666666666d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245           | 1245         | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| logic_utilization  (%) | 55.62                              | 55.62                               | 55.62        | 55.62                              | 55.62          | 55.62        | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                |              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                |              | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| wire_len_total  (mm)   | 3.1                                | 6.5                                 | 6.5          | 6.5                                | 6.5            | 6.5          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------|
| via_count_total        | 1225                               | 5759                                | 5759         | 5759                               | 5759           | 5759         | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:20 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:20 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| elapsed_time  (min)    | 00h 01m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m        | 00h 00m      | 00h 00m       | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| cpu_time  (min)        | 0.0002777777777777778d00.0h 00.0m  | 0.00022916666666666666d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245           | 1245         | 1245          | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| logic_utilization  (%) | 55.62                              | 55.62                               | 55.62        | 55.62                              | 55.62          | 55.62        | 55.62         | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 0             | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 0             | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0              | 0            | 0             | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0            | 0.0          | 0.0           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                |              |               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                |              |               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| wire_len_total  (mm)   | 3.1                                | 6.5                                 | 6.5          | 6.5                                | 6.5            | 6.5          | 6.5           | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+----------------+--------------+---------------|
| via_count_total        | 1225                               | 5759                                | 5759         | 5759                               | 5759           | 5759         | 5759          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
info UI54: redirecting output of report_route_nets to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:20 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:20 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:39:20 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 119 cut rows, with average utilization 29.8675%, utilization with cell bloats 29.8675%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 355, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 355                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:39:20 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 631        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 323M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120681
info metal2 layer density max: 0.135668 min: 0.000000 avg: 0.053714
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064093
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019541
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035665
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:20 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:20 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 324M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Wed Jan 4 02:39:20 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 603  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 103 core library pins:
 Ideal   :   103 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 603 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1106
Fixed net vias 15774
Core cells 536
Core cells with unique orientation 82: pin objects 1078, obstructions 582
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 219 nets with detail routing
Detected 384 nets with mixed global and detail routing
Detected 4805 wires, 6000 vias
Detected 1664 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of     4417 tested segments in    84 channels. Unresolved       29 violations and       87 notes
1.001 Changed        0 of      134 tested segments in    50 channels. Unresolved       29 violations and       87 notes
1.002 Changed        0 of       50 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.003 Changed        7 of       49 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.004 Changed        7 of       50 tested segments in    28 channels. Unresolved       32 violations and       87 notes
1.005 Changed        6 of       55 tested segments in    29 channels. Unresolved       34 violations and       87 notes
1.006 Changed       12 of       57 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.007 Changed        8 of       55 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.008 Changed       16 of       57 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.009 Changed       17 of       64 tested segments in    30 channels. Unresolved       35 violations and       87 notes
1.010 Changed       17 of       63 tested segments in    31 channels. Unresolved       37 violations and       87 notes
1.011 Changed       14 of       63 tested segments in    32 channels. Unresolved       35 violations and       87 notes
1.012 Changed       13 of       64 tested segments in    31 channels. Unresolved       35 violations and       87 notes
1.013 Changed       14 of       63 tested segments in    32 channels. Unresolved       34 violations and       87 notes
1.014 Changed       13 of       61 tested segments in    31 channels. Unresolved       36 violations and       87 notes
1.015 Changed       11 of       62 tested segments in    32 channels. Unresolved       33 violations and       87 notes
1.016 Changed       18 of       62 tested segments in    29 channels. Unresolved       35 violations and       89 notes
1.017 Changed       17 of       62 tested segments in    30 channels. Unresolved       34 violations and       87 notes
1.018 Changed       17 of       64 tested segments in    29 channels. Unresolved       34 violations and       87 notes
1.019 Changed       11 of       59 tested segments in    28 channels. Unresolved       33 violations and       87 notes
1.020 Changed       15 of       59 tested segments in    29 channels. Unresolved       32 violations and       87 notes
1.021 Changed       11 of       61 tested segments in    27 channels. Unresolved       34 violations and       87 notes
1.022 Changed       13 of       67 tested segments in    30 channels. Unresolved       29 violations and       87 notes
1.023 Changed       11 of       56 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.024 Changed       12 of       54 tested segments in    30 channels. Unresolved       30 violations and       87 notes
1.025 Changed        8 of       58 tested segments in    27 channels. Unresolved       31 violations and       87 notes
1.026 Changed        8 of       53 tested segments in    29 channels. Unresolved       30 violations and       87 notes
1.027 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.028 Changed        8 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.029 Changed        5 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.030 Changed        6 of       46 tested segments in    26 channels. Unresolved       29 violations and       87 notes
1.031 Changed        3 of       45 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.032 Changed        8 of       40 tested segments in    25 channels. Unresolved       29 violations and       87 notes
1.033 Changed        1 of       44 tested segments in    26 channels. Unresolved       30 violations and       87 notes
1.034 Changed        0 of       30 tested segments in    18 channels. Unresolved       30 violations and       87 notes
1.035 Changed        0 of        3 tested segments in     3 channels. Unresolved       30 violations and       87 notes
1.036 Changed        0 of        1 tested segments in     1 channels. Unresolved       30 violations and       87 notes
1.037 Changed        0 of        0 tested segments in     0 channels. Unresolved       30 violations and       87 notes
Result=end(begin): viols=30(29), notes=87(87)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 1.8G

Run(2) ...
2.000 Changed        5 of      231 tested segments in    56 channels. Unresolved       31 violations and       87 notes
2.001 Changed       12 of      141 tested segments in    51 channels. Unresolved       29 violations and       87 notes
2.002 Changed        5 of      136 tested segments in    50 channels. Unresolved       29 violations and       87 notes
2.003 Changed       10 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.004 Changed        3 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.005 Changed        8 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.006 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.007 Changed        9 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.008 Changed        2 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.009 Changed        9 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.010 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.011 Changed       11 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.012 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.013 Changed       11 of       51 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.014 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.015 Changed       12 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.016 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.017 Changed       12 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.018 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.019 Changed       10 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.020 Changed        4 of       51 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.021 Changed        8 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.022 Changed        6 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.023 Changed        9 of       51 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.024 Changed        4 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.025 Changed       10 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.026 Changed        4 of       51 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.027 Changed        8 of       51 tested segments in    29 channels. Unresolved       30 violations and       87 notes
2.028 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.029 Changed        7 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.030 Changed        5 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.031 Changed        8 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.032 Changed        4 of       54 tested segments in    31 channels. Unresolved       29 violations and       87 notes
2.033 Changed        7 of       46 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.034 Changed        0 of       43 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved       29 violations and       87 notes
Result=end(begin): viols=29(31), notes=87(87)
Cpu time: 00:00:03, Elapsed time: 00:00:03, Memory: 1.8G

Run(3) ...
3.000 Changed        5 of      211 tested segments in    53 channels. Unresolved       29 violations and       87 notes
3.001 Changed        5 of      137 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.002 Changed        4 of      133 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.003 Changed        7 of      136 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.004 Changed        5 of       48 tested segments in    27 channels. Unresolved       29 violations and       87 notes
3.005 Changed        6 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.006 Changed        5 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
3.007 Changed        8 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.008 Changed        6 of       48 tested segments in    27 channels. Unresolved       30 violations and       87 notes
3.009 Changed       13 of       52 tested segments in    29 channels. Unresolved       28 violations and       87 notes
3.010 Changed        8 of       56 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.011 Changed       11 of       53 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.012 Changed       10 of       54 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.013 Changed       10 of       54 tested segments in    28 channels. Unresolved       30 violations and       87 notes
3.014 Changed       12 of       53 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.015 Changed       11 of       56 tested segments in    28 channels. Unresolved       30 violations and       87 notes
3.016 Changed       11 of       56 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.017 Changed       11 of       54 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.018 Changed        6 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.019 Changed       11 of       53 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.020 Changed        8 of       54 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.021 Changed       15 of       56 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.022 Changed        5 of       55 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.023 Changed        9 of       48 tested segments in    27 channels. Unresolved       29 violations and       88 notes
3.024 Changed        4 of       54 tested segments in    29 channels. Unresolved       30 violations and       87 notes
3.025 Changed       10 of       50 tested segments in    27 channels. Unresolved       29 violations and       88 notes
3.026 Changed        6 of       55 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.027 Changed        9 of       53 tested segments in    29 channels. Unresolved       29 violations and       88 notes
3.028 Changed        5 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.029 Changed       13 of       50 tested segments in    29 channels. Unresolved       29 violations and       88 notes
3.030 Changed        5 of       53 tested segments in    27 channels. Unresolved       30 violations and       87 notes
3.031 Changed       11 of       46 tested segments in    25 channels. Unresolved       29 violations and       88 notes
3.032 Changed        6 of       55 tested segments in    27 channels. Unresolved       31 violations and       87 notes
3.033 Changed        8 of       46 tested segments in    25 channels. Unresolved       30 violations and       88 notes
3.034 Changed        2 of       49 tested segments in    24 channels. Unresolved       35 violations and       88 notes
3.035 Changed        0 of       10 tested segments in     4 channels. Unresolved       33 violations and       89 notes
3.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       33 violations and       89 notes
Result=end(begin): viols=33(29), notes=89(87)
Drc convergence rate is -14%
Not enough improvement on this run. Stop.
Cpu time: 00:00:05, Elapsed time: 00:00:04, Memory: 1.8G

Write routing ...
M1: 1657 vias and 172 wires with length 0.120 (0.003 in non-prefer direction)
M2: 2749 vias and 2299 wires with length 1.875 (0.059 in non-prefer direction)
M3: 233 vias and 1596 wires with length 2.450 (0.015 in non-prefer direction)
M4: 139 vias and 98 wires with length 0.090 (0.005 in non-prefer direction)
M5: 2 vias and 78 wires with length 0.338 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 4780 vias and 4244 wires with length 4.875 (0.082 in non-prefer direction)

Total 33 violated segments:
Viol: Stat short - 16
Viol: Stat spacing - 3
Viol: Twist short - 2
Viol: Diffnet short - 1
Viol: Diffnet spacing - 1
Viol: Samenet spacing - 10

Total 89 notes:
Note: Offgrid - 37
Note: Fork - 3
Note: Split - 26
Note: Segment orientation - 23

Info: Via overhang - 23
Info: Detour - 5
info UI33: performed track routing for 9 sec (CPU time: 11 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 325M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120655
info metal2 layer density max: 0.135454 min: 0.000000 avg: 0.053722
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064184
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019602
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035658
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 325M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                      | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                        | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| elapsed_time  (min)    | 00h 01m                           | 00h 00m                            | 00h 00m      | 00h 00m                           | 00h 00m        | 00h 00m      | 00h 00m       | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| cpu_time  (min)        | 0.0002777777777777778d00.0h 00.0m | 0.00022916666666666666d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m     | 00.0h00.0m   | 00.0h00.0m    | 0.00015277777777777777d00.0h 00.0m | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245         | 1245                              | 1245           | 1245         | 1245          | 1245                               | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| logic_utilization  (%) | 55.62                             | 55.62                              | 55.62        | 55.62                             | 55.62          | 55.62        | 55.62         | 55.62                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0            | 0                                 | 0              | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| hold_viols             | 0                                 | 0                                  | 0            | 0                                 | 0              | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| slew_viols             | 0                                 | 0                                  | 0            | 0                                 | 0              | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0            | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| overflow_edges         | 0                                 |                                    |              |                                   |                |              |               |                                    | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| overflow_nodes         | 0                                 |                                    |              |                                   |                |              |               |                                    | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| wire_len_total  (mm)   | 3.1                               | 6.5                                | 6.5          | 6.5                               | 6.5            | 6.5          | 6.5           | 6.5                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+----------------+--------------+---------------+------------------------------------|
| via_count_total        | 1225                              | 5759                               | 5759         | 5759                              | 5759           | 5759         | 5759          | 5764                               | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:39:31 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------

Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=3 (nets=1)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=16
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (3->0), viols (16->18)
Result=end(begin): opens=0(3), viols=18(16)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (10/10): viols (18->3)
Result=end(begin): opens=0(0), viols=3(18)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (1/1): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 14 rejected: 0
Finish Final Routing ...

Changed nets: 15 (2%)
Saving routing in 'eco' mode ...

Number of touched nets: 15
Number of changed nets: 15

3 nets (1 clocks) have got their timing invalidated
6 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120549
info metal2 layer density max: 0.141987 min: 0.000000 avg: 0.053771
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064190
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019602
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035613
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:39:32 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=9
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (4/4): viols (9->0)
Result=end(begin): opens=0(0), viols=0(9)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 6 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 6
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:39:32 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 329M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 612 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 02:39:33 2023
  
------------------------------------------------------------------------------------------------------
|                                     DFM via replacement report                                     |
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5   | via6   | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Checked vias      | 5650  | 1858  | 3102  | 347   | 231   | 39     | 40     | 33     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias     | 5021  | 1425  | 2917  | 338   | 229   | 39     | 40     | 33     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias (%) | 88.87 | 76.70 | 94.04 | 97.41 | 99.13 | 100.00 | 100.00 | 100.00 | 0.00 | 0.00 | 
------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 5.75   | 1.86  | 3.17  | 0.35  | 0.25  | 0.05  | 0.04   | 0.04  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.29 | 55.04 | 6.03  | 4.36  | 0.82  | 0.70   | 0.76  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.74  | 23.30 | 7.89  | 2.59  | 8.76  | 17.02 | 0.00   | 25.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.26  | 76.70 | 92.11 | 97.41 | 91.24 | 82.98 | 100.00 | 75.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 1 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 336M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:39:34 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 336M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1730M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:34 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:34 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition fp_mul.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:34 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:34 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI54: redirecting output of report_route_nets to /dev/null
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:39:34 2023)
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:39:34 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Wed Jan 4 02:39:35 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI54: redirecting output of report_route_nets to /dev/null
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Wed Jan 4 02:39:35 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 528 movable and 8 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 41 cut rows, with average utilization 55.0974%, utilization with cell bloats 55.0974%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 173 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 528, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 528                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------

Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

info CHK10: Checking placement...
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: fp_mul; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition fp_mul:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:39:35 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:39:35 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:39:35 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 612  | 1854 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
| To be skipped :   | 30   | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.311718 min: 0.000000 avg: 0.123571
info metal2 layer density max: 0.170604 min: 0.000000 avg: 0.066076
info metal3 layer density max: 0.200655 min: 0.000000 avg: 0.069349
info metal4 layer density max: 0.057486 min: 0.000000 avg: 0.022779
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.036290
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.278334
info metal7 layer density max: 0.048075 min: 0.020000 avg: 0.028273
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018694
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:39:35 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:39:35 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:35 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 6 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 02:39:36 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 5650  | 1858 | 3102 | 347  | 231  | 39   | 40   | 33   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 6     | 2    | 4    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.11  | 0.11 | 0.13 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 5.75   | 1.86  | 3.17  | 0.35  | 0.25  | 0.05  | 0.04   | 0.04  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.29 | 55.04 | 6.03  | 4.36  | 0.82  | 0.70   | 0.76  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.63  | 23.20 | 7.77  | 2.59  | 8.76  | 17.02 | 0.00   | 25.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.37  | 76.80 | 92.23 | 97.41 | 91.24 | 82.98 | 100.00 | 75.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition fp_mul (started at Wed Jan 4 02:39:36 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:39:37 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M, PRSS - 336M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 02:39:37 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 02:39:37 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 356                                                          | 
| CPU time (minutes)       | 1.05                                                         | 
| Elapsed time (minutes)   | 1.68                                                         | 
| Load Averages            | 1.13 0.68 0.47                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18794                                                        | 
| Interaction mode         | terminal                                                     | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_18794                                                     | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Wed Jan 4 02:39:37 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:37 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:37 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
NRF info: Writing Physical Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
NRF info: Writing Power Reports Wed Jan 04 02:39:37 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:39:37 2023
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        719718    237698   957415   23759  981174  100.00 | 
|                                                                        | 
| Power of all cells   719718    162640   882358   23759  906117   92.35 | 
|   Clock cells         49814     14577    64391     665   65056    6.63 | 
|   Data cells         669888    148063   817952   23094  841046   85.72 | 
|     Combinational    113345     95927   209272    9264  218535   22.27 | 
|     Registers        556533     52136   608670   13831  622500   63.44 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               75058    75058           75058    7.65 | 
|   Clock nets                    40353    40353           40353    4.11 | 
|     Clock leaves                39767    39767           39767    4.05 | 
|   Data nets                     34705    34705           34705    3.54 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Wed Jan 04 02:39:37 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 35 sec (CPU time: 40 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> source flow_scripts/4_export.tcl 

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1761M, PVMEM - 2633M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 99 nets with insufficient antenna information.

Report 'report_ant': Report Antenna
Generated on Wed Jan 4 02:39:43 2023
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 99 nets with insufficient antenna information.


Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Wed Jan 4 02:39:43 2023
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Wed Jan 4 02:39:43 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 699 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1761M, PVMEM - 2633M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Wed Jan 4 02:39:43 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/fp_mul.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
info UI36: Writing DEF file 'output/fp_mul.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
Annotate antenna information on 99 pins from 99 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/export.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Reports started Wed Jan 04 02:39:44 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 02:39:44 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1761                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 358                                                          | 
| CPU time (minutes)       | 1.07                                                         | 
| Elapsed time (minutes)   | 1.8                                                          | 
| Load Averages            | 1.04 0.67 0.47                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18794                                                        | 
| Interaction mode         | terminal                                                     | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_18794                                                     | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Wed Jan 4 02:39:44 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:44 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:39:44 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Writing Power Reports Wed Jan 04 02:39:44 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/export_power.rpt
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:39:44 2023
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        719718    237698   957415   23759  981174  100.00 | 
|                                                                        | 
| Power of all cells   719718    162640   882358   23759  906117   92.35 | 
|   Clock cells         49814     14577    64391     665   65056    6.63 | 
|   Data cells         669888    148063   817952   23094  841046   85.72 | 
|     Combinational    113345     95927   209272    9264  218535   22.27 | 
|     Registers        556533     52136   608670   13831  622500   63.44 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               75058    75058           75058    7.65 | 
|   Clock nets                    40353    40353           40353    4.11 | 
|     Clock leaves                39767    39767           39767    4.05 | 
|   Data nets                     34705    34705           34705    3.54 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Wed Jan 04 02:39:44 EET 2023
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 1 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
Nitro-SoC> source /home/vlsi/Desktop/Nitro/save_design.sh 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/db/final.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
info Removing existing filler cells.
info UI49: removed 699 core filler cells
info UI49: inserted 699 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
warning Creating top port for supply net 'VSS' on partition 'fp_mul' as it is a supply net within its power domain.
info Top port for supply net 'VDD' on partition 'fp_mul' already exists.
warning UI1253: Write verilog and exit Nitro session immediately. write_db is disabled.
info UI36: Writing Verilog file 'output/fp_mul.power.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1761M, PVMEM - 2633M)
info UI36: Writing GDSII file 'fp_mul.gds'.
info STREAM4: Writing stream output with resolution 10.
warning STREAM5: No layer mapping defined for table -'default' layer - metal2 type - text 
warning STREAM5: No layer mapping defined for table -'default' layer - metal3 type - text 
info UI33: performed gds stream write for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1761M, PVMEM - 2633M)
info UI33: performed source of /home/vlsi/Desktop/Nitro/save_design.sh for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1761M, PVMEM - 2633M)
