Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Oct 12 22:17:16 2018
| Host         : IOZ5FB9SCHQZKW2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PL_led_timing_summary_routed.rpt -pb PL_led_timing_summary_routed.pb -rpx PL_led_timing_summary_routed.rpx -warn_on_violation
| Design       : PL_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.532        0.000                      0                   67        0.243        0.000                      0                   67        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.532        0.000                      0                   67        0.243        0.000                      0                   67        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.748ns (25.093%)  route 2.233ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.696     8.354    clear
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[28]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y109       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.748ns (25.093%)  route 2.233ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.696     8.354    clear
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[29]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y109       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.748ns (25.093%)  route 2.233ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.696     8.354    clear
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[30]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y109       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.748ns (25.093%)  route 2.233ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.696     8.354    clear
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[31]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y109       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.748ns (25.653%)  route 2.168ns (74.347%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     8.289    clear
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.570    12.924    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.421    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.423    12.886    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.748ns (25.653%)  route 2.168ns (74.347%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     8.289    clear
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.570    12.924    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.421    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.423    12.886    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.748ns (25.653%)  route 2.168ns (74.347%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     8.289    clear
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.570    12.924    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.421    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.423    12.886    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.748ns (25.653%)  route 2.168ns (74.347%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     8.289    clear
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.570    12.924    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.421    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.423    12.886    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.748ns (26.040%)  route 2.125ns (73.960%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.587     8.245    clear
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y108       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.748ns (26.040%)  route 2.125ns (73.960%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.746     5.373    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.433     5.806 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.559     6.365    timer_cnt_reg[15]
    SLICE_X113Y105       LUT4 (Prop_lut4_I1_O)        0.105     6.470 f  rgb_state[2]_i_6/O
                         net (fo=2, routed)           0.515     6.985    rgb_state[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.105     7.090 f  timer_cnt[0]_i_3/O
                         net (fo=1, routed)           0.463     7.553    timer_cnt[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.658 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.587     8.245    clear
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.316     9.316 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.277    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.354 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569    12.923    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.421    13.344    
                         clock uncertainty           -0.035    13.308    
    SLICE_X112Y108       FDRE (Setup_fdre_C_R)       -0.423    12.885    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.907%)  route 0.140ns (40.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  timer_cnt_reg[18]/Q
                         net (fo=5, routed)           0.140     2.108    timer_cnt_reg[18]
    SLICE_X113Y108       LUT5 (Prop_lut5_I2_O)        0.045     2.153 r  rgb_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.153    rgb_state[0]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  rgb_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  rgb_state_reg[0]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.091     1.911    rgb_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timer_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  timer_cnt_reg[26]/Q
                         net (fo=2, routed)           0.122     2.089    timer_cnt_reg[26]
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.199 r  timer_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.199    timer_cnt_reg[24]_i_1_n_5
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  timer_cnt_reg[26]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.134     1.938    timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  timer_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  timer_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123     2.091    timer_cnt_reg[10]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    timer_cnt_reg[8]_i_1_n_5
    SLICE_X112Y104       FDRE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.336    sysclk_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  timer_cnt_reg[10]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     1.939    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  timer_cnt_reg[14]/Q
                         net (fo=2, routed)           0.123     2.091    timer_cnt_reg[14]
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  timer_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    timer_cnt_reg[12]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.336    sysclk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  timer_cnt_reg[14]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.134     1.939    timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  timer_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  timer_cnt_reg[22]/Q
                         net (fo=2, routed)           0.123     2.090    timer_cnt_reg[22]
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  timer_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    timer_cnt_reg[20]_i_1_n_5
    SLICE_X112Y107       FDRE                                         r  timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  timer_cnt_reg[22]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.134     1.938    timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.123     2.091    timer_cnt_reg[6]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  timer_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    timer_cnt_reg[4]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.336    sysclk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  timer_cnt_reg[6]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     1.939    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.719     1.806    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.124     2.093    timer_cnt_reg[2]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.203 r  timer_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.203    timer_cnt_reg[0]_i_2_n_5
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.995     2.337    sysclk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  timer_cnt_reg[2]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     1.940    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  timer_cnt_reg[30]/Q
                         net (fo=2, routed)           0.124     2.091    timer_cnt_reg[30]
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  timer_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    timer_cnt_reg[28]_i_1_n_5
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  timer_cnt_reg[30]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.134     1.938    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rgb_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.440%)  route 0.183ns (49.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  rgb_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rgb_state_reg[0]/Q
                         net (fo=5, routed)           0.183     2.127    led5_r_OBUF
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.172 r  rgb_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.172    rgb_state[1]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  rgb_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  rgb_state_reg[1]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.092     1.896    rgb_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.274ns (65.356%)  route 0.145ns (34.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  timer_cnt_reg[18]/Q
                         net (fo=5, routed)           0.145     2.114    timer_cnt_reg[18]
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.224 r  timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.224    timer_cnt_reg[16]_i_1_n_5
    SLICE_X112Y106       FDRE                                         r  timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.336    sysclk_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  timer_cnt_reg[18]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.134     1.939    timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  rgb_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  rgb_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  rgb_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  timer_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  timer_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  timer_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  timer_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  timer_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  timer_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  rgb_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  rgb_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  rgb_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  timer_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  timer_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  rgb_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  rgb_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  rgb_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  timer_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  timer_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  timer_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  timer_cnt_reg[15]/C



