#computer_hardware #computer_architecture 

System using multiple levels of [[Cache|caches]] to try and optimize the cache more. Generally, the first level is quite small, allowing for a reduced hit time, while the second level is larger, creating a decrease in the miss-rate. *More levels are possible beyond the two mentioned here.*

![[Pasted image 20230426184332.png]]

## Multilevel Inclusion
*L1 data is **always** present in the L2 cache*
## Multilevel Exclusion
*L1 data is **never** present in the L2 cache*