$date
  Sat Mar 25 19:01:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fa_tb $end
$var reg 1 ! a1 $end
$var reg 1 " a2 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % enable $end
$scope module uut $end
$var reg 2 & a[1:0] $end
$var reg 2 ' d[1:0] $end
$var reg 1 ( enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
0#
0$
X%
bXX &
b00 '
X(
#1000000
0!
0"
1%
b00 &
1(
#2000000
1"
1$
b10 &
b10 '
#3000000
1!
0"
b01 &
#4000000
1"
1#
0$
b11 &
b01 '
#5000000
0!
0"
0#
0%
b00 &
b00 '
0(
#6000000
1"
b10 &
#7000000
1!
0"
b01 &
#8000000
1"
b11 &
#9000000
