
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fa4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000251c  08008134  08008134  00009134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a650  0800a650  0000c10c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a650  0800a650  0000b650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a658  0800a658  0000c10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a658  0800a658  0000b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a65c  0800a65c  0000b65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  0800a660  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  2000010c  0800a76c  0000c10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000081c  0800a76c  0000c81c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fcd  00000000  00000000  0000c13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c0  00000000  00000000  00021109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  000242d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd6  00000000  00000000  000254d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000285a9  00000000  00000000  000262ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cd9  00000000  00000000  0004e857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f10a5  00000000  00000000  00066530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001575d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005778  00000000  00000000  00157618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0015cd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000010c 	.word	0x2000010c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800811c 	.word	0x0800811c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000110 	.word	0x20000110
 80001cc:	0800811c 	.word	0x0800811c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 fd33 	bl	8005048 <HAL_UART_Transmit>
	return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001e0 	.word	0x200001e0

080005f0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 80005fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <__io_getchar+0x38>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2208      	movs	r2, #8
 8000600:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000602:	1df9      	adds	r1, r7, #7
 8000604:	f04f 33ff 	mov.w	r3, #4294967295
 8000608:	2201      	movs	r2, #1
 800060a:	4807      	ldr	r0, [pc, #28]	@ (8000628 <__io_getchar+0x38>)
 800060c:	f004 fda5 	bl	800515a <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000610:	1df9      	adds	r1, r7, #7
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	2201      	movs	r2, #1
 8000618:	4803      	ldr	r0, [pc, #12]	@ (8000628 <__io_getchar+0x38>)
 800061a:	f004 fd15 	bl	8005048 <HAL_UART_Transmit>
	return ch;
 800061e:	79fb      	ldrb	r3, [r7, #7]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	200001e0 	.word	0x200001e0

0800062c <Flash_WriteBalance>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_WriteBalance(uint32_t balance)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b08a      	sub	sp, #40	@ 0x28
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000634:	f002 f8e8 	bl	8002808 <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800063c:	2300      	movs	r3, #0
 800063e:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_2;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000644:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8000648:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800064a:	2301      	movs	r3, #1
 800064c:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 800064e:	f107 020c 	add.w	r2, r7, #12
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	4611      	mov	r1, r2
 8000658:	4618      	mov	r0, r3
 800065a:	f002 f9b9 	bl	80029d0 <HAL_FLASHEx_Erase>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d003      	beq.n	800066c <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000664:	f002 f8f2 	bl	800284c <HAL_FLASH_Lock>
        return false;
 8000668:	2300      	movs	r3, #0
 800066a:	e015      	b.n	8000698 <Flash_WriteBalance+0x6c>
    }
    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2200      	movs	r2, #0
 8000670:	461c      	mov	r4, r3
 8000672:	4615      	mov	r5, r2
 8000674:	e9c7 4508 	strd	r4, r5, [r7, #32]
    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 8000678:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800067c:	4908      	ldr	r1, [pc, #32]	@ (80006a0 <Flash_WriteBalance+0x74>)
 800067e:	2000      	movs	r0, #0
 8000680:	f002 f856 	bl	8002730 <HAL_FLASH_Program>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d003      	beq.n	8000692 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800068a:	f002 f8df 	bl	800284c <HAL_FLASH_Lock>
        return false;
 800068e:	2300      	movs	r3, #0
 8000690:	e002      	b.n	8000698 <Flash_WriteBalance+0x6c>
    }
    HAL_FLASH_Lock();
 8000692:	f002 f8db 	bl	800284c <HAL_FLASH_Lock>
    return true;
 8000696:	2301      	movs	r3, #1
}
 8000698:	4618      	mov	r0, r3
 800069a:	3728      	adds	r7, #40	@ 0x28
 800069c:	46bd      	mov	sp, r7
 800069e:	bdb0      	pop	{r4, r5, r7, pc}
 80006a0:	080ff800 	.word	0x080ff800

080006a4 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 80006a8:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <DisplayTerminalPrompt+0x1c>)
 80006aa:	f006 fba7 	bl	8006dfc <iprintf>
    fflush(stdout);
 80006ae:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <DisplayTerminalPrompt+0x20>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f006 facb 	bl	8006c50 <fflush>
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	0800813c 	.word	0x0800813c
 80006c4:	200000bc 	.word	0x200000bc

080006c8 <CheckCommand>:

//Parser komend
bool CheckCommand(const char* cmd)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    if(strcmp(cmd, "help") == 0)
 80006d0:	4965      	ldr	r1, [pc, #404]	@ (8000868 <CheckCommand+0x1a0>)
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f7ff fd7c 	bl	80001d0 <strcmp>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d119      	bne.n	8000712 <CheckCommand+0x4a>
    {
        printf("Usefull commands:\r\n");
 80006de:	4863      	ldr	r0, [pc, #396]	@ (800086c <CheckCommand+0x1a4>)
 80006e0:	f006 fbfc 	bl	8006edc <puts>
        printf("\r\n");
 80006e4:	4862      	ldr	r0, [pc, #392]	@ (8000870 <CheckCommand+0x1a8>)
 80006e6:	f006 fbf9 	bl	8006edc <puts>
        printf("help - print a list of commands used on software\r\n");
 80006ea:	4862      	ldr	r0, [pc, #392]	@ (8000874 <CheckCommand+0x1ac>)
 80006ec:	f006 fbf6 	bl	8006edc <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 80006f0:	4861      	ldr	r0, [pc, #388]	@ (8000878 <CheckCommand+0x1b0>)
 80006f2:	f006 fbf3 	bl	8006edc <puts>
        printf("deposit <num> - deposits an number of cash to user\r\n");
 80006f6:	4861      	ldr	r0, [pc, #388]	@ (800087c <CheckCommand+0x1b4>)
 80006f8:	f006 fbf0 	bl	8006edc <puts>
        printf("withdraw <num> - withdraw an number of cash from user\r\n");
 80006fc:	4860      	ldr	r0, [pc, #384]	@ (8000880 <CheckCommand+0x1b8>)
 80006fe:	f006 fbed 	bl	8006edc <puts>
        printf("whoami - prints an user name\r\n");
 8000702:	4860      	ldr	r0, [pc, #384]	@ (8000884 <CheckCommand+0x1bc>)
 8000704:	f006 fbea 	bl	8006edc <puts>
        printf("setuser <name> - change and save username\r\n");
 8000708:	485f      	ldr	r0, [pc, #380]	@ (8000888 <CheckCommand+0x1c0>)
 800070a:	f006 fbe7 	bl	8006edc <puts>
        return true;
 800070e:	2301      	movs	r3, #1
 8000710:	e0a5      	b.n	800085e <CheckCommand+0x196>
    }

    if(strcmp(cmd, "balance") == 0)
 8000712:	495e      	ldr	r1, [pc, #376]	@ (800088c <CheckCommand+0x1c4>)
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	f7ff fd5b 	bl	80001d0 <strcmp>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d107      	bne.n	8000730 <CheckCommand+0x68>
    {
        printf("User cash balance: %d\r\n", credits);
 8000720:	4b5b      	ldr	r3, [pc, #364]	@ (8000890 <CheckCommand+0x1c8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4619      	mov	r1, r3
 8000726:	485b      	ldr	r0, [pc, #364]	@ (8000894 <CheckCommand+0x1cc>)
 8000728:	f006 fb68 	bl	8006dfc <iprintf>
        return true;
 800072c:	2301      	movs	r3, #1
 800072e:	e096      	b.n	800085e <CheckCommand+0x196>
    }

    if(strncmp(cmd, "deposit ", 8) == 0)
 8000730:	2208      	movs	r2, #8
 8000732:	4959      	ldr	r1, [pc, #356]	@ (8000898 <CheckCommand+0x1d0>)
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f006 fda9 	bl	800728c <strncmp>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d126      	bne.n	800078e <CheckCommand+0xc6>
    {
        const char* num_str = cmd + 8;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3308      	adds	r3, #8
 8000744:	613b      	str	r3, [r7, #16]
        int amount = atoi(num_str);
 8000746:	6938      	ldr	r0, [r7, #16]
 8000748:	f006 f8e2 	bl	8006910 <atoi>
 800074c:	60f8      	str	r0, [r7, #12]
        if(amount > 0)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b00      	cmp	r3, #0
 8000752:	dd16      	ble.n	8000782 <CheckCommand+0xba>
        {
            credits += amount;
 8000754:	4b4e      	ldr	r3, [pc, #312]	@ (8000890 <CheckCommand+0x1c8>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	4413      	add	r3, r2
 800075c:	4a4c      	ldr	r2, [pc, #304]	@ (8000890 <CheckCommand+0x1c8>)
 800075e:	6013      	str	r3, [r2, #0]
            if (Flash_WriteBalance(credits))
 8000760:	4b4b      	ldr	r3, [pc, #300]	@ (8000890 <CheckCommand+0x1c8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff61 	bl	800062c <Flash_WriteBalance>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d004      	beq.n	800077a <CheckCommand+0xb2>
            {
                printf("Deposited: %d\r\n", amount);
 8000770:	68f9      	ldr	r1, [r7, #12]
 8000772:	484a      	ldr	r0, [pc, #296]	@ (800089c <CheckCommand+0x1d4>)
 8000774:	f006 fb42 	bl	8006dfc <iprintf>
 8000778:	e007      	b.n	800078a <CheckCommand+0xc2>
            }
            else
            {
                printf("Flash write error!\r\n");
 800077a:	4849      	ldr	r0, [pc, #292]	@ (80008a0 <CheckCommand+0x1d8>)
 800077c:	f006 fbae 	bl	8006edc <puts>
 8000780:	e003      	b.n	800078a <CheckCommand+0xc2>
            }
        }
        else
        {
            printf("Invalid value: '%s'\r\n", num_str);
 8000782:	6939      	ldr	r1, [r7, #16]
 8000784:	4847      	ldr	r0, [pc, #284]	@ (80008a4 <CheckCommand+0x1dc>)
 8000786:	f006 fb39 	bl	8006dfc <iprintf>
        }
        return true;
 800078a:	2301      	movs	r3, #1
 800078c:	e067      	b.n	800085e <CheckCommand+0x196>
    }

    if(strncmp(cmd, "withdraw", 8) == 0)
 800078e:	2208      	movs	r2, #8
 8000790:	4945      	ldr	r1, [pc, #276]	@ (80008a8 <CheckCommand+0x1e0>)
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f006 fd7a 	bl	800728c <strncmp>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d126      	bne.n	80007ec <CheckCommand+0x124>
        {
            const char* num_str = cmd + 8;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	3308      	adds	r3, #8
 80007a2:	61bb      	str	r3, [r7, #24]
            int amount = atoi(num_str);
 80007a4:	69b8      	ldr	r0, [r7, #24]
 80007a6:	f006 f8b3 	bl	8006910 <atoi>
 80007aa:	6178      	str	r0, [r7, #20]
            if(amount > 0)
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	dd16      	ble.n	80007e0 <CheckCommand+0x118>
            {
                credits -= amount;
 80007b2:	4b37      	ldr	r3, [pc, #220]	@ (8000890 <CheckCommand+0x1c8>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	4a35      	ldr	r2, [pc, #212]	@ (8000890 <CheckCommand+0x1c8>)
 80007bc:	6013      	str	r3, [r2, #0]
                if (Flash_WriteBalance(credits))
 80007be:	4b34      	ldr	r3, [pc, #208]	@ (8000890 <CheckCommand+0x1c8>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff32 	bl	800062c <Flash_WriteBalance>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d004      	beq.n	80007d8 <CheckCommand+0x110>
                {
                    printf("Withdrawed: %d\r\n", amount);
 80007ce:	6979      	ldr	r1, [r7, #20]
 80007d0:	4836      	ldr	r0, [pc, #216]	@ (80008ac <CheckCommand+0x1e4>)
 80007d2:	f006 fb13 	bl	8006dfc <iprintf>
 80007d6:	e007      	b.n	80007e8 <CheckCommand+0x120>
                }
                else
                {
                    printf("Flash write error!\r\n");
 80007d8:	4831      	ldr	r0, [pc, #196]	@ (80008a0 <CheckCommand+0x1d8>)
 80007da:	f006 fb7f 	bl	8006edc <puts>
 80007de:	e003      	b.n	80007e8 <CheckCommand+0x120>
                }
            }
            else
            {
                printf("Invalid value: '%s'\r\n", num_str);
 80007e0:	69b9      	ldr	r1, [r7, #24]
 80007e2:	4830      	ldr	r0, [pc, #192]	@ (80008a4 <CheckCommand+0x1dc>)
 80007e4:	f006 fb0a 	bl	8006dfc <iprintf>
            }
            return true;
 80007e8:	2301      	movs	r3, #1
 80007ea:	e038      	b.n	800085e <CheckCommand+0x196>
        }

    if(strcmp(cmd, "whoami") == 0)
 80007ec:	4930      	ldr	r1, [pc, #192]	@ (80008b0 <CheckCommand+0x1e8>)
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fcee 	bl	80001d0 <strcmp>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <CheckCommand+0x13e>
    {
        printf("%s\r\n", user_name);
 80007fa:	492e      	ldr	r1, [pc, #184]	@ (80008b4 <CheckCommand+0x1ec>)
 80007fc:	482e      	ldr	r0, [pc, #184]	@ (80008b8 <CheckCommand+0x1f0>)
 80007fe:	f006 fafd 	bl	8006dfc <iprintf>
        return true;
 8000802:	2301      	movs	r3, #1
 8000804:	e02b      	b.n	800085e <CheckCommand+0x196>
    }

    if (strncmp(cmd, "setuser ", 8) == 0)
 8000806:	2208      	movs	r2, #8
 8000808:	492c      	ldr	r1, [pc, #176]	@ (80008bc <CheckCommand+0x1f4>)
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f006 fd3e 	bl	800728c <strncmp>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d11e      	bne.n	8000854 <CheckCommand+0x18c>
    {
        const char* name_ptr = cmd + 8;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3308      	adds	r3, #8
 800081a:	61fb      	str	r3, [r7, #28]
        if(strlen(name_ptr) > 0 && strlen(name_ptr) < 15) {
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d012      	beq.n	800084a <CheckCommand+0x182>
 8000824:	69f8      	ldr	r0, [r7, #28]
 8000826:	f7ff fcdd 	bl	80001e4 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	2b0e      	cmp	r3, #14
 800082e:	d80c      	bhi.n	800084a <CheckCommand+0x182>

        	strncpy(user_name, name_ptr, USERNAME_LEN - 1);
 8000830:	220f      	movs	r2, #15
 8000832:	69f9      	ldr	r1, [r7, #28]
 8000834:	481f      	ldr	r0, [pc, #124]	@ (80008b4 <CheckCommand+0x1ec>)
 8000836:	f006 fd3b 	bl	80072b0 <strncpy>

        	user_name[USERNAME_LEN - 1] = '\0';
 800083a:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <CheckCommand+0x1ec>)
 800083c:	2200      	movs	r2, #0
 800083e:	73da      	strb	r2, [r3, #15]
            // Tutaj symulujemy zapis nazwy (sukces)
            printf("Username saved: %s\r\n", user_name);
 8000840:	491c      	ldr	r1, [pc, #112]	@ (80008b4 <CheckCommand+0x1ec>)
 8000842:	481f      	ldr	r0, [pc, #124]	@ (80008c0 <CheckCommand+0x1f8>)
 8000844:	f006 fada 	bl	8006dfc <iprintf>
 8000848:	e002      	b.n	8000850 <CheckCommand+0x188>
        } else {
            printf("Invalid username!\r\n");
 800084a:	481e      	ldr	r0, [pc, #120]	@ (80008c4 <CheckCommand+0x1fc>)
 800084c:	f006 fb46 	bl	8006edc <puts>
        }
        return true;
 8000850:	2301      	movs	r3, #1
 8000852:	e004      	b.n	800085e <CheckCommand+0x196>
    }

    printf("command not found : '%s'\r\n", cmd);
 8000854:	6879      	ldr	r1, [r7, #4]
 8000856:	481c      	ldr	r0, [pc, #112]	@ (80008c8 <CheckCommand+0x200>)
 8000858:	f006 fad0 	bl	8006dfc <iprintf>
    return false;
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	3720      	adds	r7, #32
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	0800817c 	.word	0x0800817c
 800086c:	08008184 	.word	0x08008184
 8000870:	08008198 	.word	0x08008198
 8000874:	0800819c 	.word	0x0800819c
 8000878:	080081d0 	.word	0x080081d0
 800087c:	08008208 	.word	0x08008208
 8000880:	0800823c 	.word	0x0800823c
 8000884:	08008274 	.word	0x08008274
 8000888:	08008294 	.word	0x08008294
 800088c:	080082c0 	.word	0x080082c0
 8000890:	20000000 	.word	0x20000000
 8000894:	080082c8 	.word	0x080082c8
 8000898:	080082e0 	.word	0x080082e0
 800089c:	080082ec 	.word	0x080082ec
 80008a0:	080082fc 	.word	0x080082fc
 80008a4:	08008310 	.word	0x08008310
 80008a8:	08008328 	.word	0x08008328
 80008ac:	08008334 	.word	0x08008334
 80008b0:	08008348 	.word	0x08008348
 80008b4:	20000004 	.word	0x20000004
 80008b8:	08008350 	.word	0x08008350
 80008bc:	08008358 	.word	0x08008358
 80008c0:	08008364 	.word	0x08008364
 80008c4:	0800837c 	.word	0x0800837c
 80008c8:	08008390 	.word	0x08008390

080008cc <DrawMenuLine>:

// Funkcja do zaznaczenia wybranej opcji w menu
void DrawMenuLine(int y, int index, char* text){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af02      	add	r7, sp, #8
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
	if(menu_position == index){
 80008d8:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <DrawMenuLine+0x6c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	68ba      	ldr	r2, [r7, #8]
 80008de:	429a      	cmp	r2, r3
 80008e0:	d118      	bne.n	8000914 <DrawMenuLine+0x48>
		ssd1306_FillRectangle(0, y - 1, 128, 11, White);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2d9      	uxtb	r1, r3
 80008ea:	2301      	movs	r3, #1
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	230b      	movs	r3, #11
 80008f0:	2280      	movs	r2, #128	@ 0x80
 80008f2:	2000      	movs	r0, #0
 80008f4:	f001 f9a5 	bl	8001c42 <ssd1306_FillRectangle>

		ssd1306_SetCursor(10, y);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	4619      	mov	r1, r3
 80008fe:	200a      	movs	r0, #10
 8000900:	f001 f8e4 	bl	8001acc <ssd1306_SetCursor>

		ssd1306_WriteString(text, Font_6x8, Black);
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <DrawMenuLine+0x70>)
 8000906:	2200      	movs	r2, #0
 8000908:	9200      	str	r2, [sp, #0]
 800090a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f001 f8b7 	bl	8001a80 <ssd1306_WriteString>
	}else{
		ssd1306_SetCursor(10, y);

		ssd1306_WriteString(text, Font_6x8, White);
	}
}
 8000912:	e00c      	b.n	800092e <DrawMenuLine+0x62>
		ssd1306_SetCursor(10, y);
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4619      	mov	r1, r3
 800091a:	200a      	movs	r0, #10
 800091c:	f001 f8d6 	bl	8001acc <ssd1306_SetCursor>
		ssd1306_WriteString(text, Font_6x8, White);
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <DrawMenuLine+0x70>)
 8000922:	2201      	movs	r2, #1
 8000924:	9200      	str	r2, [sp, #0]
 8000926:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f001 f8a9 	bl	8001a80 <ssd1306_WriteString>
}
 800092e:	bf00      	nop
 8000930:	3710      	adds	r7, #16
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200002b0 	.word	0x200002b0
 800093c:	0800a084 	.word	0x0800a084

08000940 <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	80fb      	strh	r3, [r7, #6]
	//printf("debug1");fflush(stdout);
	//return;
	// //////////////////////
    if(GPIO_Pin == B1_Pin)
 800094a:	88fb      	ldrh	r3, [r7, #6]
 800094c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000950:	d15a      	bne.n	8000a08 <HAL_GPIO_EXTI_Callback+0xc8>
    {
        static uint32_t last_click = 0;

        static uint8_t rng_initialized = 0;

        if(HAL_GetTick() - last_click < 500) return;
 8000952:	f001 fd2d 	bl	80023b0 <HAL_GetTick>
 8000956:	4602      	mov	r2, r0
 8000958:	4b2d      	ldr	r3, [pc, #180]	@ (8000a10 <HAL_GPIO_EXTI_Callback+0xd0>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000962:	d350      	bcc.n	8000a06 <HAL_GPIO_EXTI_Callback+0xc6>
        last_click = HAL_GetTick();
 8000964:	f001 fd24 	bl	80023b0 <HAL_GetTick>
 8000968:	4603      	mov	r3, r0
 800096a:	4a29      	ldr	r2, [pc, #164]	@ (8000a10 <HAL_GPIO_EXTI_Callback+0xd0>)
 800096c:	6013      	str	r3, [r2, #0]

        if(rng_initialized == 0) {
 800096e:	4b29      	ldr	r3, [pc, #164]	@ (8000a14 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d108      	bne.n	8000988 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 8000976:	f001 fd1b 	bl	80023b0 <HAL_GetTick>
 800097a:	4603      	mov	r3, r0
 800097c:	4618      	mov	r0, r3
 800097e:	f005 ffcb 	bl	8006918 <srand>
            rng_initialized = 1;
 8000982:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
        }

        if(game_active == 0){
 8000988:	4b23      	ldr	r3, [pc, #140]	@ (8000a18 <HAL_GPIO_EXTI_Callback+0xd8>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	2b00      	cmp	r3, #0
 8000990:	d13a      	bne.n	8000a08 <HAL_GPIO_EXTI_Callback+0xc8>
            if(credits > 0){
 8000992:	4b22      	ldr	r3, [pc, #136]	@ (8000a1c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	dd31      	ble.n	80009fe <HAL_GPIO_EXTI_Callback+0xbe>
                credits--;
 800099a:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <HAL_GPIO_EXTI_Callback+0xdc>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	3b01      	subs	r3, #1
 80009a0:	4a1e      	ldr	r2, [pc, #120]	@ (8000a1c <HAL_GPIO_EXTI_Callback+0xdc>)
 80009a2:	6013      	str	r3, [r2, #0]
                no_money = 0;
 80009a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
                game_active = 1;
 80009aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <HAL_GPIO_EXTI_Callback+0xd8>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	e007      	b.n	80009c6 <HAL_GPIO_EXTI_Callback+0x86>
                    reel_state[i] = 1;
 80009b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000a24 <HAL_GPIO_EXTI_Callback+0xe4>)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2101      	movs	r1, #1
 80009bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3301      	adds	r3, #1
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	ddf4      	ble.n	80009b6 <HAL_GPIO_EXTI_Callback+0x76>
                }

                start_time = HAL_GetTick();
 80009cc:	f001 fcf0 	bl	80023b0 <HAL_GetTick>
 80009d0:	4603      	mov	r3, r0
 80009d2:	4a15      	ldr	r2, [pc, #84]	@ (8000a28 <HAL_GPIO_EXTI_Callback+0xe8>)
 80009d4:	6013      	str	r3, [r2, #0]

                duration = (rand() % 4000) + 3000;
 80009d6:	f005 ffcd 	bl	8006974 <rand>
 80009da:	4602      	mov	r2, r0
 80009dc:	4b13      	ldr	r3, [pc, #76]	@ (8000a2c <HAL_GPIO_EXTI_Callback+0xec>)
 80009de:	fb83 1302 	smull	r1, r3, r3, r2
 80009e2:	1219      	asrs	r1, r3, #8
 80009e4:	17d3      	asrs	r3, r2, #31
 80009e6:	1acb      	subs	r3, r1, r3
 80009e8:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80009ec:	fb01 f303 	mul.w	r3, r1, r3
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 80009f6:	461a      	mov	r2, r3
 80009f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a30 <HAL_GPIO_EXTI_Callback+0xf0>)
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	e004      	b.n	8000a08 <HAL_GPIO_EXTI_Callback+0xc8>
            } else {
                no_money = 1;
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e000      	b.n	8000a08 <HAL_GPIO_EXTI_Callback+0xc8>
        if(HAL_GetTick() - last_click < 500) return;
 8000a06:	bf00      	nop
            }
        }
    }
}
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200002b8 	.word	0x200002b8
 8000a14:	200002bc 	.word	0x200002bc
 8000a18:	200002a0 	.word	0x200002a0
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	200002ac 	.word	0x200002ac
 8000a24:	20000294 	.word	0x20000294
 8000a28:	200002a4 	.word	0x200002a4
 8000a2c:	10624dd3 	.word	0x10624dd3
 8000a30:	200002a8 	.word	0x200002a8

08000a34 <HAL_UART_RxCpltCallback>:

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	//each time i press the button+=_++++
    if (huart->Instance == USART2)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a68      	ldr	r2, [pc, #416]	@ (8000be4 <HAL_UART_RxCpltCallback+0x1b0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	f040 80ca 	bne.w	8000bdc <HAL_UART_RxCpltCallback+0x1a8>
    {
        char c = (char)rx_data[0];
 8000a48:	4b67      	ldr	r3, [pc, #412]	@ (8000be8 <HAL_UART_RxCpltCallback+0x1b4>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	73bb      	strb	r3, [r7, #14]
        uint8_t is_nav_command = 0; // Flaga: czy to by≈Ç klawisz sterujƒÖcy?//@@
 8000a4e:	2300      	movs	r3, #0
 8000a50:	73fb      	strb	r3, [r7, #15]


        // 1. STEROWANIE MENU (tylko gdy nie wpisujemy ju≈º komendy)
        if (cmd_index == 0)
 8000a52:	4b66      	ldr	r3, [pc, #408]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d159      	bne.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
        {
            if (c == 'q')
 8000a5c:	7bbb      	ldrb	r3, [r7, #14]
 8000a5e:	2b71      	cmp	r3, #113	@ 0x71
 8000a60:	d108      	bne.n	8000a74 <HAL_UART_RxCpltCallback+0x40>
            {
                currentState = STATE_MENU;
 8000a62:	4b63      	ldr	r3, [pc, #396]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
                game_active = 0;
 8000a68:	4b62      	ldr	r3, [pc, #392]	@ (8000bf4 <HAL_UART_RxCpltCallback+0x1c0>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1; // Zaznaczamy, ≈ºe obs≈Çu≈ºono jako nawigacjƒô
 8000a6e:	2301      	movs	r3, #1
 8000a70:	73fb      	strb	r3, [r7, #15]
 8000a72:	e04d      	b.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
            }
            else if (currentState == STATE_MENU)
 8000a74:	4b5e      	ldr	r3, [pc, #376]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d148      	bne.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
            {
                if (c == 'a')
 8000a7e:	7bbb      	ldrb	r3, [r7, #14]
 8000a80:	2b61      	cmp	r3, #97	@ 0x61
 8000a82:	d10e      	bne.n	8000aa2 <HAL_UART_RxCpltCallback+0x6e>
                {
                    menu_position--;
 8000a84:	4b5c      	ldr	r3, [pc, #368]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3b01      	subs	r3, #1
 8000a8a:	4a5b      	ldr	r2, [pc, #364]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000a8c:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 8000a8e:	4b5a      	ldr	r3, [pc, #360]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	da02      	bge.n	8000a9c <HAL_UART_RxCpltCallback+0x68>
 8000a96:	4b58      	ldr	r3, [pc, #352]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000a98:	2203      	movs	r2, #3
 8000a9a:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	73fb      	strb	r3, [r7, #15]
 8000aa0:	e036      	b.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'd')
 8000aa2:	7bbb      	ldrb	r3, [r7, #14]
 8000aa4:	2b64      	cmp	r3, #100	@ 0x64
 8000aa6:	d10e      	bne.n	8000ac6 <HAL_UART_RxCpltCallback+0x92>
                {
                    menu_position++;
 8000aa8:	4b53      	ldr	r3, [pc, #332]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	3301      	adds	r3, #1
 8000aae:	4a52      	ldr	r2, [pc, #328]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000ab0:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 8000ab2:	4b51      	ldr	r3, [pc, #324]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	dd02      	ble.n	8000ac0 <HAL_UART_RxCpltCallback+0x8c>
 8000aba:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	73fb      	strb	r3, [r7, #15]
 8000ac4:	e024      	b.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'e')
 8000ac6:	7bbb      	ldrb	r3, [r7, #14]
 8000ac8:	2b65      	cmp	r3, #101	@ 0x65
 8000aca:	d121      	bne.n	8000b10 <HAL_UART_RxCpltCallback+0xdc>
                {
                    switch(menu_position)
 8000acc:	4b4a      	ldr	r3, [pc, #296]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x1c4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b03      	cmp	r3, #3
 8000ad2:	d81b      	bhi.n	8000b0c <HAL_UART_RxCpltCallback+0xd8>
 8000ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8000adc <HAL_UART_RxCpltCallback+0xa8>)
 8000ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ada:	bf00      	nop
 8000adc:	08000aed 	.word	0x08000aed
 8000ae0:	08000af5 	.word	0x08000af5
 8000ae4:	08000afd 	.word	0x08000afd
 8000ae8:	08000b05 	.word	0x08000b05
                    {
                        case 0: currentState = STATE_GAME; break;
 8000aec:	4b40      	ldr	r3, [pc, #256]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
 8000af2:	e00b      	b.n	8000b0c <HAL_UART_RxCpltCallback+0xd8>
                        case 1: currentState = STATE_AUTHORS; break;
 8000af4:	4b3e      	ldr	r3, [pc, #248]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000af6:	2202      	movs	r2, #2
 8000af8:	701a      	strb	r2, [r3, #0]
 8000afa:	e007      	b.n	8000b0c <HAL_UART_RxCpltCallback+0xd8>
                        case 2: currentState = STATE_DESC; break;
 8000afc:	4b3c      	ldr	r3, [pc, #240]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000afe:	2203      	movs	r2, #3
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	e003      	b.n	8000b0c <HAL_UART_RxCpltCallback+0xd8>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000b04:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x1bc>)
 8000b06:	2204      	movs	r2, #4
 8000b08:	701a      	strb	r2, [r3, #0]
 8000b0a:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
        // 2. TERMINAL (Wykonujemy TYLKO je≈õli to nie by≈Ça nawigacja)
        if (is_nav_command == 0)
 8000b10:	7bfb      	ldrb	r3, [r7, #15]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d15d      	bne.n	8000bd2 <HAL_UART_RxCpltCallback+0x19e>
        {
           // HAL_UART_Transmit(&huart2, &rx_data[0], 1, 10); // Echo znaku//@@
            if (c == '\r' || c == '\n')//@@
 8000b16:	7bbb      	ldrb	r3, [r7, #14]
 8000b18:	2b0d      	cmp	r3, #13
 8000b1a:	d002      	beq.n	8000b22 <HAL_UART_RxCpltCallback+0xee>
 8000b1c:	7bbb      	ldrb	r3, [r7, #14]
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d11a      	bne.n	8000b58 <HAL_UART_RxCpltCallback+0x124>
            {
                printf("\r\n"); // Nowa linia
 8000b22:	4836      	ldr	r0, [pc, #216]	@ (8000bfc <HAL_UART_RxCpltCallback+0x1c8>)
 8000b24:	f006 f9da 	bl	8006edc <puts>
                cmd_buffer[cmd_index] = '\0';
 8000b28:	4b30      	ldr	r3, [pc, #192]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b33      	ldr	r3, [pc, #204]	@ (8000c00 <HAL_UART_RxCpltCallback+0x1cc>)
 8000b32:	2100      	movs	r1, #0
 8000b34:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0)
 8000b36:	4b2d      	ldr	r3, [pc, #180]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d005      	beq.n	8000b4c <HAL_UART_RxCpltCallback+0x118>
                {
                    CheckCommand(cmd_buffer);
 8000b40:	482f      	ldr	r0, [pc, #188]	@ (8000c00 <HAL_UART_RxCpltCallback+0x1cc>)
 8000b42:	f7ff fdc1 	bl	80006c8 <CheckCommand>
                    DisplayTerminalPrompt();
 8000b46:	f7ff fdad 	bl	80006a4 <DisplayTerminalPrompt>
 8000b4a:	e001      	b.n	8000b50 <HAL_UART_RxCpltCallback+0x11c>
                }
                else
                {
                    DisplayTerminalPrompt();
 8000b4c:	f7ff fdaa 	bl	80006a4 <DisplayTerminalPrompt>
                }
                cmd_index = 0; // Reset bufora po Enterze
 8000b50:	4b26      	ldr	r3, [pc, #152]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
 8000b56:	e03c      	b.n	8000bd2 <HAL_UART_RxCpltCallback+0x19e>
            }

            else if (c == 0x08 || c == 127)//@@
 8000b58:	7bbb      	ldrb	r3, [r7, #14]
 8000b5a:	2b08      	cmp	r3, #8
 8000b5c:	d002      	beq.n	8000b64 <HAL_UART_RxCpltCallback+0x130>
 8000b5e:	7bbb      	ldrb	r3, [r7, #14]
 8000b60:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b62:	d11c      	bne.n	8000b9e <HAL_UART_RxCpltCallback+0x16a>
            { // Backspace
                if (cmd_index > 0)
 8000b64:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d031      	beq.n	8000bd2 <HAL_UART_RxCpltCallback+0x19e>
                {
                	cmd_index--;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	3b01      	subs	r3, #1
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b7a:	701a      	strb	r2, [r3, #0]
                	cmd_buffer[cmd_index] = '\0';
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	461a      	mov	r2, r3
 8000b84:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <HAL_UART_RxCpltCallback+0x1cc>)
 8000b86:	2100      	movs	r1, #0
 8000b88:	5499      	strb	r1, [r3, r2]
                	printf("\b \b");
 8000b8a:	481e      	ldr	r0, [pc, #120]	@ (8000c04 <HAL_UART_RxCpltCallback+0x1d0>)
 8000b8c:	f006 f936 	bl	8006dfc <iprintf>
                	fflush(stdout);
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <HAL_UART_RxCpltCallback+0x1d4>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	4618      	mov	r0, r3
 8000b98:	f006 f85a 	bl	8006c50 <fflush>
                if (cmd_index > 0)
 8000b9c:	e019      	b.n	8000bd2 <HAL_UART_RxCpltCallback+0x19e>
                }
            }
            else//@@
            {
                if (cmd_index < CMD_BUF_SIZE)//@@
 8000b9e:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2b27      	cmp	r3, #39	@ 0x27
 8000ba6:	d814      	bhi.n	8000bd2 <HAL_UART_RxCpltCallback+0x19e>
                {
                	cmd_buffer[cmd_index++] = c;
 8000ba8:	4b10      	ldr	r3, [pc, #64]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	1c5a      	adds	r2, r3, #1
 8000bb0:	b2d1      	uxtb	r1, r2
 8000bb2:	4a0e      	ldr	r2, [pc, #56]	@ (8000bec <HAL_UART_RxCpltCallback+0x1b8>)
 8000bb4:	7011      	strb	r1, [r2, #0]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4a11      	ldr	r2, [pc, #68]	@ (8000c00 <HAL_UART_RxCpltCallback+0x1cc>)
 8000bba:	7bbb      	ldrb	r3, [r7, #14]
 8000bbc:	5453      	strb	r3, [r2, r1]
                	printf("%c", c);
 8000bbe:	7bbb      	ldrb	r3, [r7, #14]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f006 f92d 	bl	8006e20 <putchar>
                	fflush(stdout);
 8000bc6:	4b10      	ldr	r3, [pc, #64]	@ (8000c08 <HAL_UART_RxCpltCallback+0x1d4>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f006 f83f 	bl	8006c50 <fflush>
                }
            }
        }
        // Wa≈ºne: wznawiamy nas≈Çuchiwanie
        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4904      	ldr	r1, [pc, #16]	@ (8000be8 <HAL_UART_RxCpltCallback+0x1b4>)
 8000bd6:	480d      	ldr	r0, [pc, #52]	@ (8000c0c <HAL_UART_RxCpltCallback+0x1d8>)
 8000bd8:	f004 fb88 	bl	80052ec <HAL_UART_Receive_IT>
    }
}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40004400 	.word	0x40004400
 8000be8:	200002b4 	.word	0x200002b4
 8000bec:	200002b5 	.word	0x200002b5
 8000bf0:	20000034 	.word	0x20000034
 8000bf4:	200002a0 	.word	0x200002a0
 8000bf8:	200002b0 	.word	0x200002b0
 8000bfc:	08008198 	.word	0x08008198
 8000c00:	20000268 	.word	0x20000268
 8000c04:	080083ac 	.word	0x080083ac
 8000c08:	200000bc 	.word	0x200000bc
 8000c0c:	200001e0 	.word	0x200001e0

08000c10 <Flash_ReadBalance>:


uint32_t Flash_ReadBalance(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 8000c16:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <Flash_ReadBalance+0x34>)
 8000c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c1c:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0; // Flash nie by≈Ça jeszcze zapisana
 8000c20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c28:	bf08      	it	eq
 8000c2a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8000c2e:	d101      	bne.n	8000c34 <Flash_ReadBalance+0x24>
 8000c30:	2300      	movs	r3, #0
 8000c32:	e000      	b.n	8000c36 <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);   // bierzemy dolne 32-bit
 8000c34:	683b      	ldr	r3, [r7, #0]
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	080ff800 	.word	0x080ff800

08000c48 <DisplayTitle>:
        }
    }
}

void DisplayTitle()
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000c4c:	4803      	ldr	r0, [pc, #12]	@ (8000c5c <DisplayTitle+0x14>)
 8000c4e:	f006 f945 	bl	8006edc <puts>
	printf("            In luck we trust, in probability we pray \r\n");
 8000c52:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <DisplayTitle+0x18>)
 8000c54:	f006 f942 	bl	8006edc <puts>
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	080083b0 	.word	0x080083b0
 8000c60:	080083e0 	.word	0x080083e0

08000c64 <DisplaySeparationBorder>:
void DisplaySeparationBorder()
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
	printf("------------------------------------------------------- \r\n");
 8000c68:	4802      	ldr	r0, [pc, #8]	@ (8000c74 <DisplaySeparationBorder+0x10>)
 8000c6a:	f006 f937 	bl	8006edc <puts>
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	08008418 	.word	0x08008418

08000c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b098      	sub	sp, #96	@ 0x60
 8000c7c:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  //@@
  HAL_Init();
 8000c7e:	f001 fb27 	bl	80022d0 <HAL_Init>
  setvbuf(stdin, NULL ,_IONBF, 0);
 8000c82:	4b78      	ldr	r3, [pc, #480]	@ (8000e64 <main+0x1ec>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	6858      	ldr	r0, [r3, #4]
 8000c88:	2300      	movs	r3, #0
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f006 f92d 	bl	8006eec <setvbuf>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c92:	f000 fb19 	bl	80012c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c96:	f000 fc5b 	bl	8001550 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c9a:	f000 fc29 	bl	80014f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c9e:	f000 fb65 	bl	800136c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000ca2:	f000 fbe7 	bl	8001474 <MX_SPI1_Init>
    	  {
    	        // komenda niepoprawna ‚Äì ju≈º wypisane w CheckCommand
    	  }
      }
  //@@*/
  setvbuf(stdout, NULL, _IONBF, 0);
 8000ca6:	4b6f      	ldr	r3, [pc, #444]	@ (8000e64 <main+0x1ec>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6898      	ldr	r0, [r3, #8]
 8000cac:	2300      	movs	r3, #0
 8000cae:	2202      	movs	r2, #2
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	f006 f91b 	bl	8006eec <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000cb6:	f000 fd55 	bl	8001764 <ssd1306_Init>
    ssd1306_Fill(Black);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f000 fdbc 	bl	8001838 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000cc0:	f000 fdd2 	bl	8001868 <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    credits = Flash_ReadBalance();
 8000cc4:	f7ff ffa4 	bl	8000c10 <Flash_ReadBalance>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4b66      	ldr	r3, [pc, #408]	@ (8000e68 <main+0x1f0>)
 8000cce:	601a      	str	r2, [r3, #0]

    // 2. WYMUSZENIE PRIORYTETU PRZERWANIA
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2102      	movs	r1, #2
 8000cd4:	2026      	movs	r0, #38	@ 0x26
 8000cd6:	f001 fc76 	bl	80025c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cda:	2026      	movs	r0, #38	@ 0x26
 8000cdc:	f001 fc8f 	bl	80025fe <HAL_NVIC_EnableIRQ>

    // 3. Test bezpo≈õredni
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000ce0:	2364      	movs	r3, #100	@ 0x64
 8000ce2:	220e      	movs	r2, #14
 8000ce4:	4961      	ldr	r1, [pc, #388]	@ (8000e6c <main+0x1f4>)
 8000ce6:	4862      	ldr	r0, [pc, #392]	@ (8000e70 <main+0x1f8>)
 8000ce8:	f004 f9ae 	bl	8005048 <HAL_UART_Transmit>

    // POWITANIE W TERMINALU
    printf("\033[2J\033[H"); // Clear screen
 8000cec:	4861      	ldr	r0, [pc, #388]	@ (8000e74 <main+0x1fc>)
 8000cee:	f006 f885 	bl	8006dfc <iprintf>
    DisplayTitle();
 8000cf2:	f7ff ffa9 	bl	8000c48 <DisplayTitle>
    DisplaySeparationBorder();
 8000cf6:	f7ff ffb5 	bl	8000c64 <DisplaySeparationBorder>
    printf("System status  : ONLINE \r\n");
 8000cfa:	485f      	ldr	r0, [pc, #380]	@ (8000e78 <main+0x200>)
 8000cfc:	f006 f8ee 	bl	8006edc <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000d00:	485e      	ldr	r0, [pc, #376]	@ (8000e7c <main+0x204>)
 8000d02:	f006 f8eb 	bl	8006edc <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000d06:	4b58      	ldr	r3, [pc, #352]	@ (8000e68 <main+0x1f0>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	485c      	ldr	r0, [pc, #368]	@ (8000e80 <main+0x208>)
 8000d0e:	f006 f875 	bl	8006dfc <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000d12:	495c      	ldr	r1, [pc, #368]	@ (8000e84 <main+0x20c>)
 8000d14:	485c      	ldr	r0, [pc, #368]	@ (8000e88 <main+0x210>)
 8000d16:	f006 f871 	bl	8006dfc <iprintf>
    DisplaySeparationBorder();
 8000d1a:	f7ff ffa3 	bl	8000c64 <DisplaySeparationBorder>
    DisplayTerminalPrompt();
 8000d1e:	f7ff fcc1 	bl	80006a4 <DisplayTerminalPrompt>




    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000d22:	2201      	movs	r2, #1
 8000d24:	4959      	ldr	r1, [pc, #356]	@ (8000e8c <main+0x214>)
 8000d26:	4852      	ldr	r0, [pc, #328]	@ (8000e70 <main+0x1f8>)
 8000d28:	f004 fae0 	bl	80052ec <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f000 fd83 	bl	8001838 <ssd1306_Fill>
	  switch (currentState)
 8000d32:	4b57      	ldr	r3, [pc, #348]	@ (8000e90 <main+0x218>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b04      	cmp	r3, #4
 8000d3a:	f200 82a5 	bhi.w	8001288 <main+0x610>
 8000d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d44 <main+0xcc>)
 8000d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d44:	08000d59 	.word	0x08000d59
 8000d48:	08000db9 	.word	0x08000db9
 8000d4c:	080011d9 	.word	0x080011d9
 8000d50:	0800121d 	.word	0x0800121d
 8000d54:	08001235 	.word	0x08001235
	  {
	  	  case STATE_MENU:
	  		  ssd1306_FillRectangle(0, 0, 128, 12, White);
 8000d58:	2301      	movs	r3, #1
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	230c      	movs	r3, #12
 8000d5e:	2280      	movs	r2, #128	@ 0x80
 8000d60:	2100      	movs	r1, #0
 8000d62:	2000      	movs	r0, #0
 8000d64:	f000 ff6d 	bl	8001c42 <ssd1306_FillRectangle>
	  		  ssd1306_SetCursor(20, 2);
 8000d68:	2102      	movs	r1, #2
 8000d6a:	2014      	movs	r0, #20
 8000d6c:	f000 feae 	bl	8001acc <ssd1306_SetCursor>
	  		  ssd1306_WriteString("MALE LAS VEGAS", Font_6x8, Black);
 8000d70:	4b48      	ldr	r3, [pc, #288]	@ (8000e94 <main+0x21c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	9200      	str	r2, [sp, #0]
 8000d76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d78:	4847      	ldr	r0, [pc, #284]	@ (8000e98 <main+0x220>)
 8000d7a:	f000 fe81 	bl	8001a80 <ssd1306_WriteString>
	  	  	  DrawMenuLine(16,0,"1. Game");
 8000d7e:	4a47      	ldr	r2, [pc, #284]	@ (8000e9c <main+0x224>)
 8000d80:	2100      	movs	r1, #0
 8000d82:	2010      	movs	r0, #16
 8000d84:	f7ff fda2 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(27,1,"2. Authors");
 8000d88:	4a45      	ldr	r2, [pc, #276]	@ (8000ea0 <main+0x228>)
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	201b      	movs	r0, #27
 8000d8e:	f7ff fd9d 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(38, 2,"3. About game");
 8000d92:	4a44      	ldr	r2, [pc, #272]	@ (8000ea4 <main+0x22c>)
 8000d94:	2102      	movs	r1, #2
 8000d96:	2026      	movs	r0, #38	@ 0x26
 8000d98:	f7ff fd98 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(49,3,"4. Accounts");
 8000d9c:	4a42      	ldr	r2, [pc, #264]	@ (8000ea8 <main+0x230>)
 8000d9e:	2103      	movs	r1, #3
 8000da0:	2031      	movs	r0, #49	@ 0x31
 8000da2:	f7ff fd93 	bl	80008cc <DrawMenuLine>
	  	  	  ssd1306_DrawRectangle(0, 13, 127, 63, White);
 8000da6:	2301      	movs	r3, #1
 8000da8:	9300      	str	r3, [sp, #0]
 8000daa:	233f      	movs	r3, #63	@ 0x3f
 8000dac:	227f      	movs	r2, #127	@ 0x7f
 8000dae:	210d      	movs	r1, #13
 8000db0:	2000      	movs	r0, #0
 8000db2:	f000 ff0f 	bl	8001bd4 <ssd1306_DrawRectangle>
	  	  	  break;
 8000db6:	e267      	b.n	8001288 <main+0x610>
	  	  case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 8000db8:	2100      	movs	r1, #0
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f000 fe86 	bl	8001acc <ssd1306_SetCursor>
	  	  	  	                sprintf(buffor, "Credits: %d", credits);
 8000dc0:	4b29      	ldr	r3, [pc, #164]	@ (8000e68 <main+0x1f0>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	4939      	ldr	r1, [pc, #228]	@ (8000eac <main+0x234>)
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f006 f943 	bl	8007054 <siprintf>
	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 8000dce:	4b31      	ldr	r3, [pc, #196]	@ (8000e94 <main+0x21c>)
 8000dd0:	1d38      	adds	r0, r7, #4
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	9200      	str	r2, [sp, #0]
 8000dd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dd8:	f000 fe52 	bl	8001a80 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2050      	movs	r0, #80	@ 0x50
 8000de0:	f000 fe74 	bl	8001acc <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 8000de4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <main+0x21c>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	9200      	str	r2, [sp, #0]
 8000dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dec:	4830      	ldr	r0, [pc, #192]	@ (8000eb0 <main+0x238>)
 8000dee:	f000 fe47 	bl	8001a80 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000df2:	2300      	movs	r3, #0
 8000df4:	657b      	str	r3, [r7, #84]	@ 0x54
 8000df6:	e009      	b.n	8000e0c <main+0x194>
 8000df8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	210f      	movs	r1, #15
 8000e00:	4618      	mov	r0, r3
 8000e02:	f000 fd59 	bl	80018b8 <ssd1306_DrawPixel>
 8000e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e08:	3301      	adds	r3, #1
 8000e0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e10:	ddf2      	ble.n	8000df8 <main+0x180>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000e12:	2300      	movs	r3, #0
 8000e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8000e16:	e009      	b.n	8000e2c <main+0x1b4>
 8000e18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	2130      	movs	r1, #48	@ 0x30
 8000e20:	4618      	mov	r0, r3
 8000e22:	f000 fd49 	bl	80018b8 <ssd1306_DrawPixel>
 8000e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e28:	3301      	adds	r3, #1
 8000e2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8000e2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e30:	ddf2      	ble.n	8000e18 <main+0x1a0>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 8000e32:	211b      	movs	r1, #27
 8000e34:	2000      	movs	r0, #0
 8000e36:	f000 fe49 	bl	8001acc <ssd1306_SetCursor>
 8000e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb4 <main+0x23c>)
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	9200      	str	r2, [sp, #0]
 8000e40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e42:	481d      	ldr	r0, [pc, #116]	@ (8000eb8 <main+0x240>)
 8000e44:	f000 fe1c 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8000e48:	211b      	movs	r1, #27
 8000e4a:	2078      	movs	r0, #120	@ 0x78
 8000e4c:	f000 fe3e 	bl	8001acc <ssd1306_SetCursor>
 8000e50:	4b18      	ldr	r3, [pc, #96]	@ (8000eb4 <main+0x23c>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	9200      	str	r2, [sp, #0]
 8000e56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e58:	4818      	ldr	r0, [pc, #96]	@ (8000ebc <main+0x244>)
 8000e5a:	f000 fe11 	bl	8001a80 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 8000e5e:	2300      	movs	r3, #0
 8000e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000e62:	e0d4      	b.n	800100e <main+0x396>
 8000e64:	200000bc 	.word	0x200000bc
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	08008454 	.word	0x08008454
 8000e70:	200001e0 	.word	0x200001e0
 8000e74:	08008468 	.word	0x08008468
 8000e78:	08008470 	.word	0x08008470
 8000e7c:	0800848c 	.word	0x0800848c
 8000e80:	080084a8 	.word	0x080084a8
 8000e84:	20000004 	.word	0x20000004
 8000e88:	080084c4 	.word	0x080084c4
 8000e8c:	200002b4 	.word	0x200002b4
 8000e90:	20000034 	.word	0x20000034
 8000e94:	0800a084 	.word	0x0800a084
 8000e98:	080084dc 	.word	0x080084dc
 8000e9c:	080084ec 	.word	0x080084ec
 8000ea0:	080084f4 	.word	0x080084f4
 8000ea4:	08008500 	.word	0x08008500
 8000ea8:	08008510 	.word	0x08008510
 8000eac:	0800851c 	.word	0x0800851c
 8000eb0:	08008528 	.word	0x08008528
 8000eb4:	0800a090 	.word	0x0800a090
 8000eb8:	08008530 	.word	0x08008530
 8000ebc:	08008534 	.word	0x08008534
	  	  	  	                    if(reel_state[i] == 1){
 8000ec0:	4aa5      	ldr	r2, [pc, #660]	@ (8001158 <main+0x4e0>)
 8000ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d161      	bne.n	8000f90 <main+0x318>
	  	  	  	                        uint32_t dodatkowe_opoznienie = i * 1000;
 8000ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ece:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ed2:	fb02 f303 	mul.w	r3, r2, r3
 8000ed6:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - start_time > (duration + dodatkowe_opoznienie)){
 8000ed8:	f001 fa6a 	bl	80023b0 <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	4b9f      	ldr	r3, [pc, #636]	@ (800115c <main+0x4e4>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	1ad2      	subs	r2, r2, r3
 8000ee4:	4b9e      	ldr	r3, [pc, #632]	@ (8001160 <main+0x4e8>)
 8000ee6:	6819      	ldr	r1, [r3, #0]
 8000ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eea:	440b      	add	r3, r1
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d90c      	bls.n	8000f0a <main+0x292>
	  	  	  	                            if(reel[i].pixel_offset == 0){
 8000ef0:	4a9c      	ldr	r2, [pc, #624]	@ (8001164 <main+0x4ec>)
 8000ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ef4:	011b      	lsls	r3, r3, #4
 8000ef6:	4413      	add	r3, r2
 8000ef8:	3308      	adds	r3, #8
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d104      	bne.n	8000f0a <main+0x292>
	  	  	  	                                reel_state[i] = 0;
 8000f00:	4a95      	ldr	r2, [pc, #596]	@ (8001158 <main+0x4e0>)
 8000f02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f04:	2100      	movs	r1, #0
 8000f06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(reel_state[i] == 1) {
 8000f0a:	4a93      	ldr	r2, [pc, #588]	@ (8001158 <main+0x4e0>)
 8000f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d13c      	bne.n	8000f90 <main+0x318>
	  	  	  	                            reel[i].pixel_offset += speed;
 8000f16:	4a93      	ldr	r2, [pc, #588]	@ (8001164 <main+0x4ec>)
 8000f18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f1a:	011b      	lsls	r3, r3, #4
 8000f1c:	4413      	add	r3, r2
 8000f1e:	3308      	adds	r3, #8
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b91      	ldr	r3, [pc, #580]	@ (8001168 <main+0x4f0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	441a      	add	r2, r3
 8000f28:	498e      	ldr	r1, [pc, #568]	@ (8001164 <main+0x4ec>)
 8000f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	440b      	add	r3, r1
 8000f30:	3308      	adds	r3, #8
 8000f32:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(reel[i].pixel_offset >= 32){
 8000f34:	4a8b      	ldr	r2, [pc, #556]	@ (8001164 <main+0x4ec>)
 8000f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f38:	011b      	lsls	r3, r3, #4
 8000f3a:	4413      	add	r3, r2
 8000f3c:	3308      	adds	r3, #8
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b1f      	cmp	r3, #31
 8000f42:	dd25      	ble.n	8000f90 <main+0x318>
	  	  	  	                                reel[i].pixel_offset = 0;
 8000f44:	4a87      	ldr	r2, [pc, #540]	@ (8001164 <main+0x4ec>)
 8000f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f48:	011b      	lsls	r3, r3, #4
 8000f4a:	4413      	add	r3, r2
 8000f4c:	3308      	adds	r3, #8
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].current_symbol = reel[i].next_symbol;
 8000f52:	4a84      	ldr	r2, [pc, #528]	@ (8001164 <main+0x4ec>)
 8000f54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	4413      	add	r3, r2
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	4981      	ldr	r1, [pc, #516]	@ (8001164 <main+0x4ec>)
 8000f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	440b      	add	r3, r1
 8000f66:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].next_symbol = rand() % 7;
 8000f68:	f005 fd04 	bl	8006974 <rand>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800116c <main+0x4f4>)
 8000f70:	fb83 1302 	smull	r1, r3, r3, r2
 8000f74:	4413      	add	r3, r2
 8000f76:	1099      	asrs	r1, r3, #2
 8000f78:	17d3      	asrs	r3, r2, #31
 8000f7a:	1ac9      	subs	r1, r1, r3
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	1ad1      	subs	r1, r2, r3
 8000f84:	4a77      	ldr	r2, [pc, #476]	@ (8001164 <main+0x4ec>)
 8000f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f88:	011b      	lsls	r3, r3, #4
 8000f8a:	4413      	add	r3, r2
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int symbol_obecny_y = reel[i].pixel_offset + 16;
 8000f90:	4a74      	ldr	r2, [pc, #464]	@ (8001164 <main+0x4ec>)
 8000f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f94:	011b      	lsls	r3, r3, #4
 8000f96:	4413      	add	r3, r2
 8000f98:	3308      	adds	r3, #8
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3310      	adds	r3, #16
 8000f9e:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int symbol_nastepny_y = symbol_obecny_y - 32;
 8000fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fa2:	3b20      	subs	r3, #32
 8000fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, symbol_obecny_y, epd_bitmap_allArray[reel[i].current_symbol], 32, 32, White);
 8000fa6:	4a6f      	ldr	r2, [pc, #444]	@ (8001164 <main+0x4ec>)
 8000fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	4413      	add	r3, r2
 8000fae:	330c      	adds	r3, #12
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	b2d8      	uxtb	r0, r3
 8000fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fb6:	b2d9      	uxtb	r1, r3
 8000fb8:	4a6a      	ldr	r2, [pc, #424]	@ (8001164 <main+0x4ec>)
 8000fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fbc:	011b      	lsls	r3, r3, #4
 8000fbe:	4413      	add	r3, r2
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a6b      	ldr	r2, [pc, #428]	@ (8001170 <main+0x4f8>)
 8000fc4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	9301      	str	r3, [sp, #4]
 8000fcc:	2320      	movs	r3, #32
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2320      	movs	r3, #32
 8000fd2:	f000 fe84 	bl	8001cde <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, symbol_nastepny_y, epd_bitmap_allArray[reel[i].next_symbol], 32, 32, White);
 8000fd6:	4a63      	ldr	r2, [pc, #396]	@ (8001164 <main+0x4ec>)
 8000fd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fda:	011b      	lsls	r3, r3, #4
 8000fdc:	4413      	add	r3, r2
 8000fde:	330c      	adds	r3, #12
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	b2d8      	uxtb	r0, r3
 8000fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe6:	b2d9      	uxtb	r1, r3
 8000fe8:	4a5e      	ldr	r2, [pc, #376]	@ (8001164 <main+0x4ec>)
 8000fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	4413      	add	r3, r2
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a5e      	ldr	r2, [pc, #376]	@ (8001170 <main+0x4f8>)
 8000ff6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	2320      	movs	r3, #32
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2320      	movs	r3, #32
 8001004:	f000 fe6b 	bl	8001cde <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 8001008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800100a:	3301      	adds	r3, #1
 800100c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800100e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001010:	2b02      	cmp	r3, #2
 8001012:	f77f af55 	ble.w	8000ec0 <main+0x248>
	  	  	  	                }

	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8001016:	4b57      	ldr	r3, [pc, #348]	@ (8001174 <main+0x4fc>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b01      	cmp	r3, #1
 800101e:	f040 80b7 	bne.w	8001190 <main+0x518>
 8001022:	4b4d      	ldr	r3, [pc, #308]	@ (8001158 <main+0x4e0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	f040 80b2 	bne.w	8001190 <main+0x518>
 800102c:	4b4a      	ldr	r3, [pc, #296]	@ (8001158 <main+0x4e0>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	f040 80ad 	bne.w	8001190 <main+0x518>
 8001036:	4b48      	ldr	r3, [pc, #288]	@ (8001158 <main+0x4e0>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b00      	cmp	r3, #0
 800103c:	f040 80a8 	bne.w	8001190 <main+0x518>
 8001040:	4b4d      	ldr	r3, [pc, #308]	@ (8001178 <main+0x500>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	f040 80a2 	bne.w	8001190 <main+0x518>
	  	  	  	                    int s0 = reel[0].current_symbol;
 800104c:	4b45      	ldr	r3, [pc, #276]	@ (8001164 <main+0x4ec>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s1 = reel[1].current_symbol;
 8001052:	4b44      	ldr	r3, [pc, #272]	@ (8001164 <main+0x4ec>)
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int s2 = reel[2].current_symbol;
 8001058:	4b42      	ldr	r3, [pc, #264]	@ (8001164 <main+0x4ec>)
 800105a:	6a1b      	ldr	r3, [r3, #32]
 800105c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                    int win = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(s0 == s1 && s1 == s2) win = symbols_credits[s0];
 8001062:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001066:	429a      	cmp	r2, r3
 8001068:	d109      	bne.n	800107e <main+0x406>
 800106a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800106c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800106e:	429a      	cmp	r2, r3
 8001070:	d105      	bne.n	800107e <main+0x406>
 8001072:	4a42      	ldr	r2, [pc, #264]	@ (800117c <main+0x504>)
 8001074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800107c:	e02b      	b.n	80010d6 <main+0x45e>
	  	  	  	                    else if(s0 == s1) win = (symbols_credits[s0])/3;
 800107e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001082:	429a      	cmp	r2, r3
 8001084:	d10a      	bne.n	800109c <main+0x424>
 8001086:	4a3d      	ldr	r2, [pc, #244]	@ (800117c <main+0x504>)
 8001088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800108a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108e:	4a3c      	ldr	r2, [pc, #240]	@ (8001180 <main+0x508>)
 8001090:	fb82 1203 	smull	r1, r2, r2, r3
 8001094:	17db      	asrs	r3, r3, #31
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	64bb      	str	r3, [r7, #72]	@ 0x48
 800109a:	e01c      	b.n	80010d6 <main+0x45e>
	  	  	  	                    else if(s1 == s2) win = (symbols_credits[s1])/3;
 800109c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800109e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d10a      	bne.n	80010ba <main+0x442>
 80010a4:	4a35      	ldr	r2, [pc, #212]	@ (800117c <main+0x504>)
 80010a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ac:	4a34      	ldr	r2, [pc, #208]	@ (8001180 <main+0x508>)
 80010ae:	fb82 1203 	smull	r1, r2, r2, r3
 80010b2:	17db      	asrs	r3, r3, #31
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80010b8:	e00d      	b.n	80010d6 <main+0x45e>
	  	  	  	                    else if(s0 == s2) win = (symbols_credits[s0])/3;
 80010ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80010bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010be:	429a      	cmp	r2, r3
 80010c0:	d109      	bne.n	80010d6 <main+0x45e>
 80010c2:	4a2e      	ldr	r2, [pc, #184]	@ (800117c <main+0x504>)
 80010c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001180 <main+0x508>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	17db      	asrs	r3, r3, #31
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(win > 0){
 80010d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010d8:	2b00      	cmp	r3, #0
 80010da:	dd33      	ble.n	8001144 <main+0x4cc>
	  	  	  	                        credits += win;
 80010dc:	4b29      	ldr	r3, [pc, #164]	@ (8001184 <main+0x50c>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010e2:	4413      	add	r3, r2
 80010e4:	4a27      	ldr	r2, [pc, #156]	@ (8001184 <main+0x50c>)
 80010e6:	6013      	str	r3, [r2, #0]
	  	  	  	                        Flash_WriteBalance(credits);
 80010e8:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <main+0x50c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa9d 	bl	800062c <Flash_WriteBalance>
	  	  	  	                        ssd1306_FillRectangle(10, 18, 108, 48, White);
 80010f2:	2301      	movs	r3, #1
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2330      	movs	r3, #48	@ 0x30
 80010f8:	226c      	movs	r2, #108	@ 0x6c
 80010fa:	2112      	movs	r1, #18
 80010fc:	200a      	movs	r0, #10
 80010fe:	f000 fda0 	bl	8001c42 <ssd1306_FillRectangle>
	  	  	  	                        sprintf(buffor,"WIN %d", win );
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001106:	4920      	ldr	r1, [pc, #128]	@ (8001188 <main+0x510>)
 8001108:	4618      	mov	r0, r3
 800110a:	f005 ffa3 	bl	8007054 <siprintf>
	  	  	  	                        int x_position = (win > 99) ? 25 : 35;
 800110e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001110:	2b63      	cmp	r3, #99	@ 0x63
 8001112:	dd01      	ble.n	8001118 <main+0x4a0>
 8001114:	2319      	movs	r3, #25
 8001116:	e000      	b.n	800111a <main+0x4a2>
 8001118:	2323      	movs	r3, #35	@ 0x23
 800111a:	63bb      	str	r3, [r7, #56]	@ 0x38
	  	  	  	                        ssd1306_SetCursor(x_position, 28);
 800111c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800111e:	b2db      	uxtb	r3, r3
 8001120:	211c      	movs	r1, #28
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fcd2 	bl	8001acc <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 8001128:	4b18      	ldr	r3, [pc, #96]	@ (800118c <main+0x514>)
 800112a:	1d38      	adds	r0, r7, #4
 800112c:	2200      	movs	r2, #0
 800112e:	9200      	str	r2, [sp, #0]
 8001130:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001132:	f000 fca5 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                        ssd1306_UpdateScreen();
 8001136:	f000 fb97 	bl	8001868 <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 800113a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800113e:	f001 f943 	bl	80023c8 <HAL_Delay>
 8001142:	e003      	b.n	800114c <main+0x4d4>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 8001144:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001148:	f001 f93e 	bl	80023c8 <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    game_active = 0;
 800114c:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <main+0x4fc>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8001152:	bf00      	nop
	  	  	  	                    ssd1306_SetCursor(25, 22);
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
	  	  	  	                    ssd1306_SetCursor(20, 35);
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
	  	  	  	                }
	  	  	  	                break;
 8001154:	e097      	b.n	8001286 <main+0x60e>
 8001156:	bf00      	nop
 8001158:	20000294 	.word	0x20000294
 800115c:	200002a4 	.word	0x200002a4
 8001160:	200002a8 	.word	0x200002a8
 8001164:	20000038 	.word	0x20000038
 8001168:	20000030 	.word	0x20000030
 800116c:	92492493 	.word	0x92492493
 8001170:	20000068 	.word	0x20000068
 8001174:	200002a0 	.word	0x200002a0
 8001178:	200002ac 	.word	0x200002ac
 800117c:	20000014 	.word	0x20000014
 8001180:	55555556 	.word	0x55555556
 8001184:	20000000 	.word	0x20000000
 8001188:	08008538 	.word	0x08008538
 800118c:	0800a09c 	.word	0x0800a09c
	  	  	  	                else if(no_money == 1){
 8001190:	4b3f      	ldr	r3, [pc, #252]	@ (8001290 <main+0x618>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b01      	cmp	r3, #1
 8001198:	d175      	bne.n	8001286 <main+0x60e>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 800119a:	2301      	movs	r3, #1
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2320      	movs	r3, #32
 80011a0:	226c      	movs	r2, #108	@ 0x6c
 80011a2:	2112      	movs	r1, #18
 80011a4:	200a      	movs	r0, #10
 80011a6:	f000 fd4c 	bl	8001c42 <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 22);
 80011aa:	2116      	movs	r1, #22
 80011ac:	2019      	movs	r0, #25
 80011ae:	f000 fc8d 	bl	8001acc <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
 80011b2:	4b38      	ldr	r3, [pc, #224]	@ (8001294 <main+0x61c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	9200      	str	r2, [sp, #0]
 80011b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ba:	4837      	ldr	r0, [pc, #220]	@ (8001298 <main+0x620>)
 80011bc:	f000 fc60 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 80011c0:	2123      	movs	r1, #35	@ 0x23
 80011c2:	2014      	movs	r0, #20
 80011c4:	f000 fc82 	bl	8001acc <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
 80011c8:	4b34      	ldr	r3, [pc, #208]	@ (800129c <main+0x624>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	9200      	str	r2, [sp, #0]
 80011ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011d0:	4833      	ldr	r0, [pc, #204]	@ (80012a0 <main+0x628>)
 80011d2:	f000 fc55 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                break;
 80011d6:	e056      	b.n	8001286 <main+0x60e>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Authors:", Font_7x10, White);
 80011d8:	2100      	movs	r1, #0
 80011da:	2000      	movs	r0, #0
 80011dc:	f000 fc76 	bl	8001acc <ssd1306_SetCursor>
 80011e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001294 <main+0x61c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	9200      	str	r2, [sp, #0]
 80011e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011e8:	482e      	ldr	r0, [pc, #184]	@ (80012a4 <main+0x62c>)
 80011ea:	f000 fc49 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 80011ee:	2114      	movs	r1, #20
 80011f0:	2000      	movs	r0, #0
 80011f2:	f000 fc6b 	bl	8001acc <ssd1306_SetCursor>
 80011f6:	4b29      	ldr	r3, [pc, #164]	@ (800129c <main+0x624>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	9200      	str	r2, [sp, #0]
 80011fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011fe:	482a      	ldr	r0, [pc, #168]	@ (80012a8 <main+0x630>)
 8001200:	f000 fc3e 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 8001204:	211e      	movs	r1, #30
 8001206:	2000      	movs	r0, #0
 8001208:	f000 fc60 	bl	8001acc <ssd1306_SetCursor>
 800120c:	4b23      	ldr	r3, [pc, #140]	@ (800129c <main+0x624>)
 800120e:	2201      	movs	r2, #1
 8001210:	9200      	str	r2, [sp, #0]
 8001212:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001214:	4825      	ldr	r0, [pc, #148]	@ (80012ac <main+0x634>)
 8001216:	f000 fc33 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                break;
 800121a:	e035      	b.n	8001288 <main+0x610>

	  	  	  	            case STATE_DESC:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Opis gry...", Font_6x8, White);
 800121c:	2100      	movs	r1, #0
 800121e:	2000      	movs	r0, #0
 8001220:	f000 fc54 	bl	8001acc <ssd1306_SetCursor>
 8001224:	4b1d      	ldr	r3, [pc, #116]	@ (800129c <main+0x624>)
 8001226:	2201      	movs	r2, #1
 8001228:	9200      	str	r2, [sp, #0]
 800122a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800122c:	4820      	ldr	r0, [pc, #128]	@ (80012b0 <main+0x638>)
 800122e:	f000 fc27 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                break;
 8001232:	e029      	b.n	8001288 <main+0x610>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Accounts:", Font_7x10, White);
 8001234:	2100      	movs	r1, #0
 8001236:	2000      	movs	r0, #0
 8001238:	f000 fc48 	bl	8001acc <ssd1306_SetCursor>
 800123c:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <main+0x61c>)
 800123e:	2201      	movs	r2, #1
 8001240:	9200      	str	r2, [sp, #0]
 8001242:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001244:	481b      	ldr	r0, [pc, #108]	@ (80012b4 <main+0x63c>)
 8001246:	f000 fc1b 	bl	8001a80 <ssd1306_WriteString>

	  	  	  	                sprintf(buffor, "1. %s - %d", user_name, credits);
 800124a:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <main+0x640>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	1d38      	adds	r0, r7, #4
 8001250:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <main+0x644>)
 8001252:	491b      	ldr	r1, [pc, #108]	@ (80012c0 <main+0x648>)
 8001254:	f005 fefe 	bl	8007054 <siprintf>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString(buffor, Font_6x8, White);
 8001258:	2114      	movs	r1, #20
 800125a:	2000      	movs	r0, #0
 800125c:	f000 fc36 	bl	8001acc <ssd1306_SetCursor>
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <main+0x624>)
 8001262:	1d38      	adds	r0, r7, #4
 8001264:	2201      	movs	r2, #1
 8001266:	9200      	str	r2, [sp, #0]
 8001268:	cb0e      	ldmia	r3, {r1, r2, r3}
 800126a:	f000 fc09 	bl	8001a80 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("2. CASINO - 1 MLN", Font_6x8, White);
 800126e:	211e      	movs	r1, #30
 8001270:	2000      	movs	r0, #0
 8001272:	f000 fc2b 	bl	8001acc <ssd1306_SetCursor>
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <main+0x624>)
 8001278:	2201      	movs	r2, #1
 800127a:	9200      	str	r2, [sp, #0]
 800127c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800127e:	4811      	ldr	r0, [pc, #68]	@ (80012c4 <main+0x64c>)
 8001280:	f000 fbfe 	bl	8001a80 <ssd1306_WriteString>
	  	  	  	                break;
 8001284:	e000      	b.n	8001288 <main+0x610>
	  	  	  	                break;
 8001286:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 8001288:	f000 faee 	bl	8001868 <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 800128c:	e54e      	b.n	8000d2c <main+0xb4>
 800128e:	bf00      	nop
 8001290:	200002ac 	.word	0x200002ac
 8001294:	0800a090 	.word	0x0800a090
 8001298:	08008540 	.word	0x08008540
 800129c:	0800a084 	.word	0x0800a084
 80012a0:	08008550 	.word	0x08008550
 80012a4:	08008564 	.word	0x08008564
 80012a8:	08008570 	.word	0x08008570
 80012ac:	08008584 	.word	0x08008584
 80012b0:	08008594 	.word	0x08008594
 80012b4:	080085a0 	.word	0x080085a0
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000004 	.word	0x20000004
 80012c0:	080085ac 	.word	0x080085ac
 80012c4:	080085b8 	.word	0x080085b8

080012c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b096      	sub	sp, #88	@ 0x58
 80012cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	2244      	movs	r2, #68	@ 0x44
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f005 ffd0 	bl	800727c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012dc:	463b      	mov	r3, r7
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012ee:	f001 ffcd 	bl	800328c <HAL_PWREx_ControlVoltageScaling>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012f8:	f000 f9c2 	bl	8001680 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012fc:	2302      	movs	r3, #2
 80012fe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001300:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001304:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001306:	2310      	movs	r3, #16
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800130a:	2302      	movs	r3, #2
 800130c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800130e:	2302      	movs	r3, #2
 8001310:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001312:	2301      	movs	r3, #1
 8001314:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001316:	230a      	movs	r3, #10
 8001318:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800131a:	2307      	movs	r3, #7
 800131c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800131e:	2302      	movs	r3, #2
 8001320:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001322:	2302      	movs	r3, #2
 8001324:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	4618      	mov	r0, r3
 800132c:	f002 f804 	bl	8003338 <HAL_RCC_OscConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001336:	f000 f9a3 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133a:	230f      	movs	r3, #15
 800133c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133e:	2303      	movs	r3, #3
 8001340:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800134e:	463b      	mov	r3, r7
 8001350:	2104      	movs	r1, #4
 8001352:	4618      	mov	r0, r3
 8001354:	f002 fbcc 	bl	8003af0 <HAL_RCC_ClockConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800135e:	f000 f98f 	bl	8001680 <Error_Handler>
  }
}
 8001362:	bf00      	nop
 8001364:	3758      	adds	r7, #88	@ 0x58
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b0aa      	sub	sp, #168	@ 0xa8
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2288      	movs	r2, #136	@ 0x88
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f005 ff7e 	bl	800727c <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001380:	2340      	movs	r3, #64	@ 0x40
 8001382:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001384:	2300      	movs	r3, #0
 8001386:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	4618      	mov	r0, r3
 800138e:	f002 fdd3 	bl	8003f38 <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001392:	4b33      	ldr	r3, [pc, #204]	@ (8001460 <MX_I2C1_Init+0xf4>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001396:	4a32      	ldr	r2, [pc, #200]	@ (8001460 <MX_I2C1_Init+0xf4>)
 8001398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800139c:	6593      	str	r3, [r2, #88]	@ 0x58
 800139e:	4b30      	ldr	r3, [pc, #192]	@ (8001460 <MX_I2C1_Init+0xf4>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001460 <MX_I2C1_Init+0xf4>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001460 <MX_I2C1_Init+0xf4>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <MX_I2C1_Init+0xf4>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80013c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d6:	2303      	movs	r3, #3
 80013d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013dc:	2304      	movs	r3, #4
 80013de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80013e6:	4619      	mov	r1, r3
 80013e8:	481e      	ldr	r0, [pc, #120]	@ (8001464 <MX_I2C1_Init+0xf8>)
 80013ea:	f001 fc35 	bl	8002c58 <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001468 <MX_I2C1_Init+0xfc>)
 80013f0:	4a1e      	ldr	r2, [pc, #120]	@ (800146c <MX_I2C1_Init+0x100>)
 80013f2:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80013f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <MX_I2C1_Init+0xfc>)
 80013f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001470 <MX_I2C1_Init+0x104>)
 80013f8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001468 <MX_I2C1_Init+0xfc>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001400:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001402:	2201      	movs	r2, #1
 8001404:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001406:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <MX_I2C1_Init+0xfc>)
 800140e:	2200      	movs	r2, #0
 8001410:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001412:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001418:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <MX_I2C1_Init+0xfc>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800141e:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001424:	4810      	ldr	r0, [pc, #64]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001426:	f001 fdf1 	bl	800300c <HAL_I2C_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8001430:	f000 f926 	bl	8001680 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001434:	2100      	movs	r1, #0
 8001436:	480c      	ldr	r0, [pc, #48]	@ (8001468 <MX_I2C1_Init+0xfc>)
 8001438:	f001 fe83 	bl	8003142 <HAL_I2CEx_ConfigAnalogFilter>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8001442:	f000 f91d 	bl	8001680 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001446:	2100      	movs	r1, #0
 8001448:	4807      	ldr	r0, [pc, #28]	@ (8001468 <MX_I2C1_Init+0xfc>)
 800144a:	f001 fec5 	bl	80031d8 <HAL_I2CEx_ConfigDigitalFilter>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8001454:	f000 f914 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	37a8      	adds	r7, #168	@ 0xa8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40021000 	.word	0x40021000
 8001464:	48000400 	.word	0x48000400
 8001468:	20000128 	.word	0x20000128
 800146c:	40005400 	.word	0x40005400
 8001470:	10d19ce4 	.word	0x10d19ce4

08001474 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001478:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_SPI1_Init+0x74>)
 800147a:	4a1c      	ldr	r2, [pc, #112]	@ (80014ec <MX_SPI1_Init+0x78>)
 800147c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800147e:	4b1a      	ldr	r3, [pc, #104]	@ (80014e8 <MX_SPI1_Init+0x74>)
 8001480:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001484:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <MX_SPI1_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800148c:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <MX_SPI1_Init+0x74>)
 800148e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001492:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001494:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <MX_SPI1_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800149a:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <MX_SPI1_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014aa:	2210      	movs	r2, #16
 80014ac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014bc:	2200      	movs	r2, #0
 80014be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014c2:	2207      	movs	r2, #7
 80014c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014ce:	2208      	movs	r2, #8
 80014d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_SPI1_Init+0x74>)
 80014d4:	f003 f9ec 	bl	80048b0 <HAL_SPI_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014de:	f000 f8cf 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000017c 	.word	0x2000017c
 80014ec:	40013000 	.word	0x40013000

080014f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 80014f6:	4a15      	ldr	r2, [pc, #84]	@ (800154c <MX_USART2_UART_Init+0x5c>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001526:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	@ (8001548 <MX_USART2_UART_Init+0x58>)
 8001534:	f003 fd3a 	bl	8004fac <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800153e:	f000 f89f 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200001e0 	.word	0x200001e0
 800154c:	40004400 	.word	0x40004400

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001566:	4b43      	ldr	r3, [pc, #268]	@ (8001674 <MX_GPIO_Init+0x124>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	4a42      	ldr	r2, [pc, #264]	@ (8001674 <MX_GPIO_Init+0x124>)
 800156c:	f043 0304 	orr.w	r3, r3, #4
 8001570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001572:	4b40      	ldr	r3, [pc, #256]	@ (8001674 <MX_GPIO_Init+0x124>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	f003 0304 	and.w	r3, r3, #4
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157e:	4b3d      	ldr	r3, [pc, #244]	@ (8001674 <MX_GPIO_Init+0x124>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	4a3c      	ldr	r2, [pc, #240]	@ (8001674 <MX_GPIO_Init+0x124>)
 8001584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158a:	4b3a      	ldr	r3, [pc, #232]	@ (8001674 <MX_GPIO_Init+0x124>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001596:	4b37      	ldr	r3, [pc, #220]	@ (8001674 <MX_GPIO_Init+0x124>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	4a36      	ldr	r2, [pc, #216]	@ (8001674 <MX_GPIO_Init+0x124>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a2:	4b34      	ldr	r3, [pc, #208]	@ (8001674 <MX_GPIO_Init+0x124>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <MX_GPIO_Init+0x124>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	4a30      	ldr	r2, [pc, #192]	@ (8001674 <MX_GPIO_Init+0x124>)
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001674 <MX_GPIO_Init+0x124>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2180      	movs	r1, #128	@ 0x80
 80015ca:	482b      	ldr	r0, [pc, #172]	@ (8001678 <MX_GPIO_Init+0x128>)
 80015cc:	f001 fcee 	bl	8002fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015da:	f001 fce7 	bl	8002fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2140      	movs	r1, #64	@ 0x40
 80015e2:	4826      	ldr	r0, [pc, #152]	@ (800167c <MX_GPIO_Init+0x12c>)
 80015e4:	f001 fce2 	bl	8002fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	481e      	ldr	r0, [pc, #120]	@ (8001678 <MX_GPIO_Init+0x128>)
 8001600:	f001 fb2a 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001604:	2380      	movs	r3, #128	@ 0x80
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4817      	ldr	r0, [pc, #92]	@ (8001678 <MX_GPIO_Init+0x128>)
 800161c:	f001 fb1c 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001620:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163c:	f001 fb0c 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001640:	2340      	movs	r3, #64	@ 0x40
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001644:	2301      	movs	r3, #1
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2300      	movs	r3, #0
 800164e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <MX_GPIO_Init+0x12c>)
 8001658:	f001 fafe 	bl	8002c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2101      	movs	r1, #1
 8001660:	2028      	movs	r0, #40	@ 0x28
 8001662:	f000 ffb0 	bl	80025c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001666:	2028      	movs	r0, #40	@ 0x28
 8001668:	f000 ffc9 	bl	80025fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	@ 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021000 	.word	0x40021000
 8001678:	48000800 	.word	0x48000800
 800167c:	48000400 	.word	0x48000400

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <Error_Handler+0x8>

0800168c <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001690:	2201      	movs	r2, #1
 8001692:	2140      	movs	r1, #64	@ 0x40
 8001694:	480c      	ldr	r0, [pc, #48]	@ (80016c8 <ssd1306_Reset+0x3c>)
 8001696:	f001 fc89 	bl	8002fac <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a4:	f001 fc82 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80016a8:	200a      	movs	r0, #10
 80016aa:	f000 fe8d 	bl	80023c8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 80016ae:	2201      	movs	r2, #1
 80016b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b8:	f001 fc78 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80016bc:	200a      	movs	r0, #10
 80016be:	f000 fe83 	bl	80023c8 <HAL_Delay>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	48000400 	.word	0x48000400

080016cc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80016d6:	2200      	movs	r2, #0
 80016d8:	2140      	movs	r1, #64	@ 0x40
 80016da:	480c      	ldr	r0, [pc, #48]	@ (800170c <ssd1306_WriteCommand+0x40>)
 80016dc:	f001 fc66 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80016e0:	2200      	movs	r2, #0
 80016e2:	2180      	movs	r1, #128	@ 0x80
 80016e4:	480a      	ldr	r0, [pc, #40]	@ (8001710 <ssd1306_WriteCommand+0x44>)
 80016e6:	f001 fc61 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80016ea:	1df9      	adds	r1, r7, #7
 80016ec:	f04f 33ff 	mov.w	r3, #4294967295
 80016f0:	2201      	movs	r2, #1
 80016f2:	4808      	ldr	r0, [pc, #32]	@ (8001714 <ssd1306_WriteCommand+0x48>)
 80016f4:	f003 f97f 	bl	80049f6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80016f8:	2201      	movs	r2, #1
 80016fa:	2140      	movs	r1, #64	@ 0x40
 80016fc:	4803      	ldr	r0, [pc, #12]	@ (800170c <ssd1306_WriteCommand+0x40>)
 80016fe:	f001 fc55 	bl	8002fac <HAL_GPIO_WritePin>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	48000400 	.word	0x48000400
 8001710:	48000800 	.word	0x48000800
 8001714:	2000017c 	.word	0x2000017c

08001718 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001722:	2200      	movs	r2, #0
 8001724:	2140      	movs	r1, #64	@ 0x40
 8001726:	480c      	ldr	r0, [pc, #48]	@ (8001758 <ssd1306_WriteData+0x40>)
 8001728:	f001 fc40 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800172c:	2201      	movs	r2, #1
 800172e:	2180      	movs	r1, #128	@ 0x80
 8001730:	480a      	ldr	r0, [pc, #40]	@ (800175c <ssd1306_WriteData+0x44>)
 8001732:	f001 fc3b 	bl	8002fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	b29a      	uxth	r2, r3
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	4807      	ldr	r0, [pc, #28]	@ (8001760 <ssd1306_WriteData+0x48>)
 8001742:	f003 f958 	bl	80049f6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001746:	2201      	movs	r2, #1
 8001748:	2140      	movs	r1, #64	@ 0x40
 800174a:	4803      	ldr	r0, [pc, #12]	@ (8001758 <ssd1306_WriteData+0x40>)
 800174c:	f001 fc2e 	bl	8002fac <HAL_GPIO_WritePin>
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	48000400 	.word	0x48000400
 800175c:	48000800 	.word	0x48000800
 8001760:	2000017c 	.word	0x2000017c

08001764 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001768:	f7ff ff90 	bl	800168c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800176c:	2064      	movs	r0, #100	@ 0x64
 800176e:	f000 fe2b 	bl	80023c8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001772:	2000      	movs	r0, #0
 8001774:	f000 fb22 	bl	8001dbc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001778:	2020      	movs	r0, #32
 800177a:	f7ff ffa7 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff ffa4 	bl	80016cc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001784:	20b0      	movs	r0, #176	@ 0xb0
 8001786:	f7ff ffa1 	bl	80016cc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800178a:	20c8      	movs	r0, #200	@ 0xc8
 800178c:	f7ff ff9e 	bl	80016cc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff ff9b 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001796:	2010      	movs	r0, #16
 8001798:	f7ff ff98 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800179c:	2040      	movs	r0, #64	@ 0x40
 800179e:	f7ff ff95 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80017a2:	20ff      	movs	r0, #255	@ 0xff
 80017a4:	f000 faf6 	bl	8001d94 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80017a8:	20a1      	movs	r0, #161	@ 0xa1
 80017aa:	f7ff ff8f 	bl	80016cc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80017ae:	20a6      	movs	r0, #166	@ 0xa6
 80017b0:	f7ff ff8c 	bl	80016cc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80017b4:	20a8      	movs	r0, #168	@ 0xa8
 80017b6:	f7ff ff89 	bl	80016cc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80017ba:	203f      	movs	r0, #63	@ 0x3f
 80017bc:	f7ff ff86 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80017c0:	20a4      	movs	r0, #164	@ 0xa4
 80017c2:	f7ff ff83 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80017c6:	20d3      	movs	r0, #211	@ 0xd3
 80017c8:	f7ff ff80 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80017cc:	2000      	movs	r0, #0
 80017ce:	f7ff ff7d 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80017d2:	20d5      	movs	r0, #213	@ 0xd5
 80017d4:	f7ff ff7a 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80017d8:	20f0      	movs	r0, #240	@ 0xf0
 80017da:	f7ff ff77 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80017de:	20d9      	movs	r0, #217	@ 0xd9
 80017e0:	f7ff ff74 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80017e4:	2022      	movs	r0, #34	@ 0x22
 80017e6:	f7ff ff71 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80017ea:	20da      	movs	r0, #218	@ 0xda
 80017ec:	f7ff ff6e 	bl	80016cc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80017f0:	2012      	movs	r0, #18
 80017f2:	f7ff ff6b 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80017f6:	20db      	movs	r0, #219	@ 0xdb
 80017f8:	f7ff ff68 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80017fc:	2020      	movs	r0, #32
 80017fe:	f7ff ff65 	bl	80016cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001802:	208d      	movs	r0, #141	@ 0x8d
 8001804:	f7ff ff62 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001808:	2014      	movs	r0, #20
 800180a:	f7ff ff5f 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800180e:	2001      	movs	r0, #1
 8001810:	f000 fad4 	bl	8001dbc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001814:	2000      	movs	r0, #0
 8001816:	f000 f80f 	bl	8001838 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800181a:	f000 f825 	bl	8001868 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800181e:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <ssd1306_Init+0xd0>)
 8001820:	2200      	movs	r2, #0
 8001822:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001824:	4b03      	ldr	r3, [pc, #12]	@ (8001834 <ssd1306_Init+0xd0>)
 8001826:	2200      	movs	r2, #0
 8001828:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 800182a:	4b02      	ldr	r3, [pc, #8]	@ (8001834 <ssd1306_Init+0xd0>)
 800182c:	2201      	movs	r2, #1
 800182e:	711a      	strb	r2, [r3, #4]
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200006c0 	.word	0x200006c0

08001838 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <ssd1306_Fill+0x14>
 8001848:	2300      	movs	r3, #0
 800184a:	e000      	b.n	800184e <ssd1306_Fill+0x16>
 800184c:	23ff      	movs	r3, #255	@ 0xff
 800184e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001852:	4619      	mov	r1, r3
 8001854:	4803      	ldr	r0, [pc, #12]	@ (8001864 <ssd1306_Fill+0x2c>)
 8001856:	f005 fd11 	bl	800727c <memset>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002c0 	.word	0x200002c0

08001868 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800186e:	2300      	movs	r3, #0
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	e016      	b.n	80018a2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	3b50      	subs	r3, #80	@ 0x50
 8001878:	b2db      	uxtb	r3, r3
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff26 	bl	80016cc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff ff23 	bl	80016cc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001886:	2010      	movs	r0, #16
 8001888:	f7ff ff20 	bl	80016cc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	01db      	lsls	r3, r3, #7
 8001890:	4a08      	ldr	r2, [pc, #32]	@ (80018b4 <ssd1306_UpdateScreen+0x4c>)
 8001892:	4413      	add	r3, r2
 8001894:	2180      	movs	r1, #128	@ 0x80
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff3e 	bl	8001718 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	3301      	adds	r3, #1
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b07      	cmp	r3, #7
 80018a6:	d9e5      	bls.n	8001874 <ssd1306_UpdateScreen+0xc>
    }
}
 80018a8:	bf00      	nop
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200002c0 	.word	0x200002c0

080018b8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
 80018c2:	460b      	mov	r3, r1
 80018c4:	71bb      	strb	r3, [r7, #6]
 80018c6:	4613      	mov	r3, r2
 80018c8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db3d      	blt.n	800194e <ssd1306_DrawPixel+0x96>
 80018d2:	79bb      	ldrb	r3, [r7, #6]
 80018d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80018d6:	d83a      	bhi.n	800194e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 80018d8:	797b      	ldrb	r3, [r7, #5]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d11a      	bne.n	8001914 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	79bb      	ldrb	r3, [r7, #6]
 80018e2:	08db      	lsrs	r3, r3, #3
 80018e4:	b2d8      	uxtb	r0, r3
 80018e6:	4603      	mov	r3, r0
 80018e8:	01db      	lsls	r3, r3, #7
 80018ea:	4413      	add	r3, r2
 80018ec:	4a1b      	ldr	r2, [pc, #108]	@ (800195c <ssd1306_DrawPixel+0xa4>)
 80018ee:	5cd3      	ldrb	r3, [r2, r3]
 80018f0:	b25a      	sxtb	r2, r3
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	2101      	movs	r1, #1
 80018fa:	fa01 f303 	lsl.w	r3, r1, r3
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	4313      	orrs	r3, r2
 8001902:	b259      	sxtb	r1, r3
 8001904:	79fa      	ldrb	r2, [r7, #7]
 8001906:	4603      	mov	r3, r0
 8001908:	01db      	lsls	r3, r3, #7
 800190a:	4413      	add	r3, r2
 800190c:	b2c9      	uxtb	r1, r1
 800190e:	4a13      	ldr	r2, [pc, #76]	@ (800195c <ssd1306_DrawPixel+0xa4>)
 8001910:	54d1      	strb	r1, [r2, r3]
 8001912:	e01d      	b.n	8001950 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	79bb      	ldrb	r3, [r7, #6]
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	b2d8      	uxtb	r0, r3
 800191c:	4603      	mov	r3, r0
 800191e:	01db      	lsls	r3, r3, #7
 8001920:	4413      	add	r3, r2
 8001922:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <ssd1306_DrawPixel+0xa4>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	b25a      	sxtb	r2, r3
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	2101      	movs	r1, #1
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	b25b      	sxtb	r3, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	b25b      	sxtb	r3, r3
 800193a:	4013      	ands	r3, r2
 800193c:	b259      	sxtb	r1, r3
 800193e:	79fa      	ldrb	r2, [r7, #7]
 8001940:	4603      	mov	r3, r0
 8001942:	01db      	lsls	r3, r3, #7
 8001944:	4413      	add	r3, r2
 8001946:	b2c9      	uxtb	r1, r1
 8001948:	4a04      	ldr	r2, [pc, #16]	@ (800195c <ssd1306_DrawPixel+0xa4>)
 800194a:	54d1      	strb	r1, [r2, r3]
 800194c:	e000      	b.n	8001950 <ssd1306_DrawPixel+0x98>
        return;
 800194e:	bf00      	nop
    }
}
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	200002c0 	.word	0x200002c0

08001960 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001960:	b590      	push	{r4, r7, lr}
 8001962:	b089      	sub	sp, #36	@ 0x24
 8001964:	af00      	add	r7, sp, #0
 8001966:	4604      	mov	r4, r0
 8001968:	4638      	mov	r0, r7
 800196a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800196e:	4623      	mov	r3, r4
 8001970:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	2b1f      	cmp	r3, #31
 8001976:	d902      	bls.n	800197e <ssd1306_WriteChar+0x1e>
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	2b7e      	cmp	r3, #126	@ 0x7e
 800197c:	d901      	bls.n	8001982 <ssd1306_WriteChar+0x22>
        return 0;
 800197e:	2300      	movs	r3, #0
 8001980:	e077      	b.n	8001a72 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001982:	4b3e      	ldr	r3, [pc, #248]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	783b      	ldrb	r3, [r7, #0]
 800198a:	4413      	add	r3, r2
 800198c:	2b80      	cmp	r3, #128	@ 0x80
 800198e:	dc06      	bgt.n	800199e <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001990:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001992:	885b      	ldrh	r3, [r3, #2]
 8001994:	461a      	mov	r2, r3
 8001996:	787b      	ldrb	r3, [r7, #1]
 8001998:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800199a:	2b40      	cmp	r3, #64	@ 0x40
 800199c:	dd01      	ble.n	80019a2 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	e067      	b.n	8001a72 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
 80019a6:	e04e      	b.n	8001a46 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	3b20      	subs	r3, #32
 80019ae:	7879      	ldrb	r1, [r7, #1]
 80019b0:	fb01 f303 	mul.w	r3, r1, r3
 80019b4:	4619      	mov	r1, r3
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	440b      	add	r3, r1
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
 80019c6:	e036      	b.n	8001a36 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80019c8:	697a      	ldr	r2, [r7, #20]
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d013      	beq.n	8001a00 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80019d8:	4b28      	ldr	r3, [pc, #160]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	4413      	add	r3, r2
 80019e4:	b2d8      	uxtb	r0, r3
 80019e6:	4b25      	ldr	r3, [pc, #148]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 80019e8:	885b      	ldrh	r3, [r3, #2]
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	4413      	add	r3, r2
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019f8:	4619      	mov	r1, r3
 80019fa:	f7ff ff5d 	bl	80018b8 <ssd1306_DrawPixel>
 80019fe:	e017      	b.n	8001a30 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a00:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b2d8      	uxtb	r0, r3
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001a10:	885b      	ldrh	r3, [r3, #2]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	4413      	add	r3, r2
 8001a1a:	b2d9      	uxtb	r1, r3
 8001a1c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	bf0c      	ite	eq
 8001a24:	2301      	moveq	r3, #1
 8001a26:	2300      	movne	r3, #0
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f7ff ff44 	bl	80018b8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	3301      	adds	r3, #1
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	783b      	ldrb	r3, [r7, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d3c3      	bcc.n	80019c8 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	3301      	adds	r3, #1
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	787b      	ldrb	r3, [r7, #1]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d3ab      	bcc.n	80019a8 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	2a00      	cmp	r2, #0
 8001a58:	d005      	beq.n	8001a66 <ssd1306_WriteChar+0x106>
 8001a5a:	68b9      	ldr	r1, [r7, #8]
 8001a5c:	7bfa      	ldrb	r2, [r7, #15]
 8001a5e:	3a20      	subs	r2, #32
 8001a60:	440a      	add	r2, r1
 8001a62:	7812      	ldrb	r2, [r2, #0]
 8001a64:	e000      	b.n	8001a68 <ssd1306_WriteChar+0x108>
 8001a66:	783a      	ldrb	r2, [r7, #0]
 8001a68:	4413      	add	r3, r2
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	4b03      	ldr	r3, [pc, #12]	@ (8001a7c <ssd1306_WriteChar+0x11c>)
 8001a6e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3724      	adds	r7, #36	@ 0x24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd90      	pop	{r4, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200006c0 	.word	0x200006c0

08001a80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af02      	add	r7, sp, #8
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	4638      	mov	r0, r7
 8001a8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001a8e:	e013      	b.n	8001ab8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	7818      	ldrb	r0, [r3, #0]
 8001a94:	7e3b      	ldrb	r3, [r7, #24]
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	463b      	mov	r3, r7
 8001a9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a9c:	f7ff ff60 	bl	8001960 <ssd1306_WriteChar>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d002      	beq.n	8001ab2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	e008      	b.n	8001ac4 <ssd1306_WriteString+0x44>
        }
        str++;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1e7      	bne.n	8001a90 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	71fb      	strb	r3, [r7, #7]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	4b05      	ldr	r3, [pc, #20]	@ (8001af8 <ssd1306_SetCursor+0x2c>)
 8001ae2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ae4:	79bb      	ldrb	r3, [r7, #6]
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	4b03      	ldr	r3, [pc, #12]	@ (8001af8 <ssd1306_SetCursor+0x2c>)
 8001aea:	805a      	strh	r2, [r3, #2]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	200006c0 	.word	0x200006c0

08001afc <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b089      	sub	sp, #36	@ 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4604      	mov	r4, r0
 8001b04:	4608      	mov	r0, r1
 8001b06:	4611      	mov	r1, r2
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	71fb      	strb	r3, [r7, #7]
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71bb      	strb	r3, [r7, #6]
 8001b12:	460b      	mov	r3, r1
 8001b14:	717b      	strb	r3, [r7, #5]
 8001b16:	4613      	mov	r3, r2
 8001b18:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001b1a:	797a      	ldrb	r2, [r7, #5]
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bfb8      	it	lt
 8001b24:	425b      	neglt	r3, r3
 8001b26:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001b28:	793a      	ldrb	r2, [r7, #4]
 8001b2a:	79bb      	ldrb	r3, [r7, #6]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	bfb8      	it	lt
 8001b32:	425b      	neglt	r3, r3
 8001b34:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001b36:	79fa      	ldrb	r2, [r7, #7]
 8001b38:	797b      	ldrb	r3, [r7, #5]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d201      	bcs.n	8001b42 <ssd1306_Line+0x46>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e001      	b.n	8001b46 <ssd1306_Line+0x4a>
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001b48:	79ba      	ldrb	r2, [r7, #6]
 8001b4a:	793b      	ldrb	r3, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d201      	bcs.n	8001b54 <ssd1306_Line+0x58>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e001      	b.n	8001b58 <ssd1306_Line+0x5c>
 8001b54:	f04f 33ff 	mov.w	r3, #4294967295
 8001b58:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8001b62:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b66:	7939      	ldrb	r1, [r7, #4]
 8001b68:	797b      	ldrb	r3, [r7, #5]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fea4 	bl	80018b8 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001b70:	e024      	b.n	8001bbc <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001b72:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b76:	79b9      	ldrb	r1, [r7, #6]
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fe9c 	bl	80018b8 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	425b      	negs	r3, r3
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	dd08      	ble.n	8001ba2 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001b90:	69fa      	ldr	r2, [r7, #28]
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	da08      	bge.n	8001bbc <ssd1306_Line+0xc0>
            error += deltaX;
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	4413      	add	r3, r2
 8001bb0:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	b2da      	uxtb	r2, r3
 8001bb6:	79bb      	ldrb	r3, [r7, #6]
 8001bb8:	4413      	add	r3, r2
 8001bba:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001bbc:	79fa      	ldrb	r2, [r7, #7]
 8001bbe:	797b      	ldrb	r3, [r7, #5]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d1d6      	bne.n	8001b72 <ssd1306_Line+0x76>
 8001bc4:	79ba      	ldrb	r2, [r7, #6]
 8001bc6:	793b      	ldrb	r3, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d1d2      	bne.n	8001b72 <ssd1306_Line+0x76>
        }
    }
    return;
 8001bcc:	bf00      	nop
}
 8001bce:	3724      	adds	r7, #36	@ 0x24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd90      	pop	{r4, r7, pc}

08001bd4 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af02      	add	r7, sp, #8
 8001bda:	4604      	mov	r4, r0
 8001bdc:	4608      	mov	r0, r1
 8001bde:	4611      	mov	r1, r2
 8001be0:	461a      	mov	r2, r3
 8001be2:	4623      	mov	r3, r4
 8001be4:	71fb      	strb	r3, [r7, #7]
 8001be6:	4603      	mov	r3, r0
 8001be8:	71bb      	strb	r3, [r7, #6]
 8001bea:	460b      	mov	r3, r1
 8001bec:	717b      	strb	r3, [r7, #5]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001bf2:	79bc      	ldrb	r4, [r7, #6]
 8001bf4:	797a      	ldrb	r2, [r7, #5]
 8001bf6:	79b9      	ldrb	r1, [r7, #6]
 8001bf8:	79f8      	ldrb	r0, [r7, #7]
 8001bfa:	7e3b      	ldrb	r3, [r7, #24]
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	4623      	mov	r3, r4
 8001c00:	f7ff ff7c 	bl	8001afc <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001c04:	793c      	ldrb	r4, [r7, #4]
 8001c06:	797a      	ldrb	r2, [r7, #5]
 8001c08:	79b9      	ldrb	r1, [r7, #6]
 8001c0a:	7978      	ldrb	r0, [r7, #5]
 8001c0c:	7e3b      	ldrb	r3, [r7, #24]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	4623      	mov	r3, r4
 8001c12:	f7ff ff73 	bl	8001afc <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001c16:	793c      	ldrb	r4, [r7, #4]
 8001c18:	79fa      	ldrb	r2, [r7, #7]
 8001c1a:	7939      	ldrb	r1, [r7, #4]
 8001c1c:	7978      	ldrb	r0, [r7, #5]
 8001c1e:	7e3b      	ldrb	r3, [r7, #24]
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	4623      	mov	r3, r4
 8001c24:	f7ff ff6a 	bl	8001afc <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001c28:	79bc      	ldrb	r4, [r7, #6]
 8001c2a:	79fa      	ldrb	r2, [r7, #7]
 8001c2c:	7939      	ldrb	r1, [r7, #4]
 8001c2e:	79f8      	ldrb	r0, [r7, #7]
 8001c30:	7e3b      	ldrb	r3, [r7, #24]
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	4623      	mov	r3, r4
 8001c36:	f7ff ff61 	bl	8001afc <ssd1306_Line>

    return;
 8001c3a:	bf00      	nop
}
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd90      	pop	{r4, r7, pc}

08001c42 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001c42:	b590      	push	{r4, r7, lr}
 8001c44:	b085      	sub	sp, #20
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	4604      	mov	r4, r0
 8001c4a:	4608      	mov	r0, r1
 8001c4c:	4611      	mov	r1, r2
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4623      	mov	r3, r4
 8001c52:	71fb      	strb	r3, [r7, #7]
 8001c54:	4603      	mov	r3, r0
 8001c56:	71bb      	strb	r3, [r7, #6]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	717b      	strb	r3, [r7, #5]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001c60:	79fa      	ldrb	r2, [r7, #7]
 8001c62:	797b      	ldrb	r3, [r7, #5]
 8001c64:	4293      	cmp	r3, r2
 8001c66:	bf28      	it	cs
 8001c68:	4613      	movcs	r3, r2
 8001c6a:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001c6c:	797a      	ldrb	r2, [r7, #5]
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	4293      	cmp	r3, r2
 8001c72:	bf38      	it	cc
 8001c74:	4613      	movcc	r3, r2
 8001c76:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001c78:	79ba      	ldrb	r2, [r7, #6]
 8001c7a:	793b      	ldrb	r3, [r7, #4]
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	bf28      	it	cs
 8001c80:	4613      	movcs	r3, r2
 8001c82:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001c84:	793a      	ldrb	r2, [r7, #4]
 8001c86:	79bb      	ldrb	r3, [r7, #6]
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	bf38      	it	cc
 8001c8c:	4613      	movcc	r3, r2
 8001c8e:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001c90:	7afb      	ldrb	r3, [r7, #11]
 8001c92:	73fb      	strb	r3, [r7, #15]
 8001c94:	e017      	b.n	8001cc6 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001c96:	7b7b      	ldrb	r3, [r7, #13]
 8001c98:	73bb      	strb	r3, [r7, #14]
 8001c9a:	e009      	b.n	8001cb0 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001c9c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001ca0:	7bf9      	ldrb	r1, [r7, #15]
 8001ca2:	7bbb      	ldrb	r3, [r7, #14]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fe07 	bl	80018b8 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001caa:	7bbb      	ldrb	r3, [r7, #14]
 8001cac:	3301      	adds	r3, #1
 8001cae:	73bb      	strb	r3, [r7, #14]
 8001cb0:	7bba      	ldrb	r2, [r7, #14]
 8001cb2:	7b3b      	ldrb	r3, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d803      	bhi.n	8001cc0 <ssd1306_FillRectangle+0x7e>
 8001cb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	daed      	bge.n	8001c9c <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	73fb      	strb	r3, [r7, #15]
 8001cc6:	7bfa      	ldrb	r2, [r7, #15]
 8001cc8:	7abb      	ldrb	r3, [r7, #10]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d803      	bhi.n	8001cd6 <ssd1306_FillRectangle+0x94>
 8001cce:	7bfb      	ldrb	r3, [r7, #15]
 8001cd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cd2:	d9e0      	bls.n	8001c96 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001cd4:	bf00      	nop
 8001cd6:	bf00      	nop
}
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd90      	pop	{r4, r7, pc}

08001cde <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	603a      	str	r2, [r7, #0]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	4603      	mov	r3, r0
 8001cea:	71fb      	strb	r3, [r7, #7]
 8001cec:	460b      	mov	r3, r1
 8001cee:	71bb      	strb	r3, [r7, #6]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001cf4:	797b      	ldrb	r3, [r7, #5]
 8001cf6:	3307      	adds	r3, #7
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	da00      	bge.n	8001cfe <ssd1306_DrawBitmap+0x20>
 8001cfc:	3307      	adds	r3, #7
 8001cfe:	10db      	asrs	r3, r3, #3
 8001d00:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db3e      	blt.n	8001d8c <ssd1306_DrawBitmap+0xae>
 8001d0e:	79bb      	ldrb	r3, [r7, #6]
 8001d10:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d12:	d83b      	bhi.n	8001d8c <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001d14:	2300      	movs	r3, #0
 8001d16:	73bb      	strb	r3, [r7, #14]
 8001d18:	e033      	b.n	8001d82 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	737b      	strb	r3, [r7, #13]
 8001d1e:	e026      	b.n	8001d6e <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001d20:	7b7b      	ldrb	r3, [r7, #13]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	73fb      	strb	r3, [r7, #15]
 8001d30:	e00d      	b.n	8001d4e <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001d32:	7bbb      	ldrb	r3, [r7, #14]
 8001d34:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d38:	fb02 f303 	mul.w	r3, r2, r3
 8001d3c:	7b7a      	ldrb	r2, [r7, #13]
 8001d3e:	08d2      	lsrs	r2, r2, #3
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	4413      	add	r3, r2
 8001d44:	461a      	mov	r2, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	4413      	add	r3, r2
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	da08      	bge.n	8001d68 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001d56:	79fa      	ldrb	r2, [r7, #7]
 8001d58:	7b7b      	ldrb	r3, [r7, #13]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	7f3a      	ldrb	r2, [r7, #28]
 8001d60:	79b9      	ldrb	r1, [r7, #6]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fda8 	bl	80018b8 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001d68:	7b7b      	ldrb	r3, [r7, #13]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	737b      	strb	r3, [r7, #13]
 8001d6e:	7b7a      	ldrb	r2, [r7, #13]
 8001d70:	797b      	ldrb	r3, [r7, #5]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d3d4      	bcc.n	8001d20 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001d76:	7bbb      	ldrb	r3, [r7, #14]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	73bb      	strb	r3, [r7, #14]
 8001d7c:	79bb      	ldrb	r3, [r7, #6]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	7bba      	ldrb	r2, [r7, #14]
 8001d84:	7e3b      	ldrb	r3, [r7, #24]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d3c7      	bcc.n	8001d1a <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001d8a:	e000      	b.n	8001d8e <ssd1306_DrawBitmap+0xb0>
        return;
 8001d8c:	bf00      	nop
}
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001d9e:	2381      	movs	r3, #129	@ 0x81
 8001da0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff fc91 	bl	80016cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fc8d 	bl	80016cc <ssd1306_WriteCommand>
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d005      	beq.n	8001dd8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001dcc:	23af      	movs	r3, #175	@ 0xaf
 8001dce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <ssd1306_SetDisplayOn+0x38>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	715a      	strb	r2, [r3, #5]
 8001dd6:	e004      	b.n	8001de2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001dd8:	23ae      	movs	r3, #174	@ 0xae
 8001dda:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <ssd1306_SetDisplayOn+0x38>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fc71 	bl	80016cc <ssd1306_WriteCommand>
}
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200006c0 	.word	0x200006c0

08001df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e02:	4a0e      	ldr	r2, [pc, #56]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	4a08      	ldr	r2, [pc, #32]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e22:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000

08001e40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b0ac      	sub	sp, #176	@ 0xb0
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2288      	movs	r2, #136	@ 0x88
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f005 fa0b 	bl	800727c <memset>
  if(hi2c->Instance==I2C1)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <HAL_I2C_MspInit+0xb0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d13b      	bne.n	8001ee8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e70:	2340      	movs	r3, #64	@ 0x40
 8001e72:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e74:	2300      	movs	r3, #0
 8001e76:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f002 f85b 	bl	8003f38 <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001e88:	f7ff fbfa 	bl	8001680 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ea4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ea8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eac:	2312      	movs	r3, #18
 8001eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <HAL_I2C_MspInit+0xb8>)
 8001ecc:	f000 fec4 	bl	8002c58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ee8:	bf00      	nop
 8001eea:	37b0      	adds	r7, #176	@ 0xb0
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40005400 	.word	0x40005400
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000400 	.word	0x48000400

08001efc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	@ 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a17      	ldr	r2, [pc, #92]	@ (8001f78 <HAL_SPI_MspInit+0x7c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d128      	bne.n	8001f70 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f1e:	4b17      	ldr	r3, [pc, #92]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f22:	4a16      	ldr	r2, [pc, #88]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f2a:	4b14      	ldr	r3, [pc, #80]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	4b11      	ldr	r3, [pc, #68]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	4a10      	ldr	r2, [pc, #64]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <HAL_SPI_MspInit+0x80>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f4e:	23e0      	movs	r3, #224	@ 0xe0
 8001f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f5e:	2305      	movs	r3, #5
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	4619      	mov	r1, r3
 8001f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f6c:	f000 fe74 	bl	8002c58 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	@ 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40013000 	.word	0x40013000
 8001f7c:	40021000 	.word	0x40021000

08001f80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b0ac      	sub	sp, #176	@ 0xb0
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2288      	movs	r2, #136	@ 0x88
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f005 f96b 	bl	800727c <memset>
  if(huart->Instance==USART2)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a25      	ldr	r2, [pc, #148]	@ (8002040 <HAL_UART_MspInit+0xc0>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d143      	bne.n	8002038 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f001 ffbb 	bl	8003f38 <HAL_RCCEx_PeriphCLKConfig>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fc8:	f7ff fb5a 	bl	8001680 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe4:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe8:	4a16      	ldr	r2, [pc, #88]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <HAL_UART_MspInit+0xc4>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ffc:	230c      	movs	r3, #12
 8001ffe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002014:	2307      	movs	r3, #7
 8002016:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800201e:	4619      	mov	r1, r3
 8002020:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002024:	f000 fe18 	bl	8002c58 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	2102      	movs	r1, #2
 800202c:	2026      	movs	r0, #38	@ 0x26
 800202e:	f000 faca 	bl	80025c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002032:	2026      	movs	r0, #38	@ 0x26
 8002034:	f000 fae3 	bl	80025fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002038:	bf00      	nop
 800203a:	37b0      	adds	r7, #176	@ 0xb0
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40004400 	.word	0x40004400
 8002044:	40021000 	.word	0x40021000

08002048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <NMI_Handler+0x4>

08002050 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <HardFault_Handler+0x4>

08002058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <MemManage_Handler+0x4>

08002060 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002064:	bf00      	nop
 8002066:	e7fd      	b.n	8002064 <BusFault_Handler+0x4>

08002068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <UsageFault_Handler+0x4>

08002070 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800207e:	b480      	push	{r7}
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800209e:	f000 f973 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
	...

080020a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020ac:	4802      	ldr	r0, [pc, #8]	@ (80020b8 <USART2_IRQHandler+0x10>)
 80020ae:	f003 f969 	bl	8005384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200001e0 	.word	0x200001e0

080020bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020c4:	f000 ff8a 	bl	8002fdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}

080020cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return 1;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_kill>:

int _kill(int pid, int sig)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020e6:	f005 f93d 	bl	8007364 <__errno>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2216      	movs	r2, #22
 80020ee:	601a      	str	r2, [r3, #0]
  return -1;
 80020f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <_exit>:

void _exit (int status)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff ffe7 	bl	80020dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800210e:	bf00      	nop
 8002110:	e7fd      	b.n	800210e <_exit+0x12>

08002112 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	e00a      	b.n	800213a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002124:	f7fe fa64 	bl	80005f0 <__io_getchar>
 8002128:	4601      	mov	r1, r0
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	60ba      	str	r2, [r7, #8]
 8002130:	b2ca      	uxtb	r2, r1
 8002132:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	3301      	adds	r3, #1
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	429a      	cmp	r2, r3
 8002140:	dbf0      	blt.n	8002124 <_read+0x12>
  }

  return len;
 8002142:	687b      	ldr	r3, [r7, #4]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	e009      	b.n	8002172 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	60ba      	str	r2, [r7, #8]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe fa30 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	3301      	adds	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	429a      	cmp	r2, r3
 8002178:	dbf1      	blt.n	800215e <_write+0x12>
  }
  return len;
 800217a:	687b      	ldr	r3, [r7, #4]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <_close>:

int _close(int file)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800218c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021ac:	605a      	str	r2, [r3, #4]
  return 0;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <_isatty>:

int _isatty(int file)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b085      	sub	sp, #20
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021f4:	4a14      	ldr	r2, [pc, #80]	@ (8002248 <_sbrk+0x5c>)
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <_sbrk+0x60>)
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <_sbrk+0x64>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <_sbrk+0x64>)
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <_sbrk+0x68>)
 800220c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <_sbrk+0x64>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	429a      	cmp	r2, r3
 800221a:	d207      	bcs.n	800222c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800221c:	f005 f8a2 	bl	8007364 <__errno>
 8002220:	4603      	mov	r3, r0
 8002222:	220c      	movs	r2, #12
 8002224:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002226:	f04f 33ff 	mov.w	r3, #4294967295
 800222a:	e009      	b.n	8002240 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002232:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <_sbrk+0x64>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4413      	add	r3, r2
 800223a:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <_sbrk+0x64>)
 800223c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800223e:	68fb      	ldr	r3, [r7, #12]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20018000 	.word	0x20018000
 800224c:	00000400 	.word	0x00000400
 8002250:	200006c8 	.word	0x200006c8
 8002254:	20000820 	.word	0x20000820

08002258 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800225c:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <SystemInit+0x20>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002262:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <SystemInit+0x20>)
 8002264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002280:	f7ff ffea 	bl	8002258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002286:	490d      	ldr	r1, [pc, #52]	@ (80022bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <LoopForever+0xe>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800228e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800229c:	4c0a      	ldr	r4, [pc, #40]	@ (80022c8 <LoopForever+0x16>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022aa:	f005 f861 	bl	8007370 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022ae:	f7fe fce3 	bl	8000c78 <main>

080022b2 <LoopForever>:

LoopForever:
    b LoopForever
 80022b2:	e7fe      	b.n	80022b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022bc:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 80022c0:	0800a660 	.word	0x0800a660
  ldr r2, =_sbss
 80022c4:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 80022c8:	2000081c 	.word	0x2000081c

080022cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022cc:	e7fe      	b.n	80022cc <ADC1_2_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <HAL_Init+0x3c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a0b      	ldr	r2, [pc, #44]	@ (800230c <HAL_Init+0x3c>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e6:	2003      	movs	r0, #3
 80022e8:	f000 f962 	bl	80025b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ec:	2000      	movs	r0, #0
 80022ee:	f000 f80f 	bl	8002310 <HAL_InitTick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	71fb      	strb	r3, [r7, #7]
 80022fc:	e001      	b.n	8002302 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022fe:	f7ff fd7b 	bl	8001df8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002302:	79fb      	ldrb	r3, [r7, #7]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40022000 	.word	0x40022000

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800231c:	4b17      	ldr	r3, [pc, #92]	@ (800237c <HAL_InitTick+0x6c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d023      	beq.n	800236c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002324:	4b16      	ldr	r3, [pc, #88]	@ (8002380 <HAL_InitTick+0x70>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b14      	ldr	r3, [pc, #80]	@ (800237c <HAL_InitTick+0x6c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002332:	fbb3 f3f1 	udiv	r3, r3, r1
 8002336:	fbb2 f3f3 	udiv	r3, r2, r3
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f96d 	bl	800261a <HAL_SYSTICK_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b0f      	cmp	r3, #15
 800234a:	d809      	bhi.n	8002360 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800234c:	2200      	movs	r2, #0
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	f000 f937 	bl	80025c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002358:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <HAL_InitTick+0x74>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e007      	b.n	8002370 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
 8002364:	e004      	b.n	8002370 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	73fb      	strb	r3, [r7, #15]
 800236a:	e001      	b.n	8002370 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000008c 	.word	0x2000008c
 8002380:	20000084 	.word	0x20000084
 8002384:	20000088 	.word	0x20000088

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	2000008c 	.word	0x2000008c
 80023ac:	200006cc 	.word	0x200006cc

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	@ (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	200006cc 	.word	0x200006cc

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	2000008c 	.word	0x2000008c

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4907      	ldr	r1, [pc, #28]	@ (80024ac <__NVIC_EnableIRQ+0x38>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100

080024b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	db0a      	blt.n	80024da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	490c      	ldr	r1, [pc, #48]	@ (80024fc <__NVIC_SetPriority+0x4c>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	0112      	lsls	r2, r2, #4
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	440b      	add	r3, r1
 80024d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d8:	e00a      	b.n	80024f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4908      	ldr	r1, [pc, #32]	@ (8002500 <__NVIC_SetPriority+0x50>)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	3b04      	subs	r3, #4
 80024e8:	0112      	lsls	r2, r2, #4
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	761a      	strb	r2, [r3, #24]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	@ 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f1c3 0307 	rsb	r3, r3, #7
 800251e:	2b04      	cmp	r3, #4
 8002520:	bf28      	it	cs
 8002522:	2304      	movcs	r3, #4
 8002524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3304      	adds	r3, #4
 800252a:	2b06      	cmp	r3, #6
 800252c:	d902      	bls.n	8002534 <NVIC_EncodePriority+0x30>
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3b03      	subs	r3, #3
 8002532:	e000      	b.n	8002536 <NVIC_EncodePriority+0x32>
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	f04f 32ff 	mov.w	r2, #4294967295
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	401a      	ands	r2, r3
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fa01 f303 	lsl.w	r3, r1, r3
 8002556:	43d9      	mvns	r1, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	4313      	orrs	r3, r2
         );
}
 800255e:	4618      	mov	r0, r3
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3b01      	subs	r3, #1
 8002578:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800257c:	d301      	bcc.n	8002582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800257e:	2301      	movs	r3, #1
 8002580:	e00f      	b.n	80025a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002582:	4a0a      	ldr	r2, [pc, #40]	@ (80025ac <SysTick_Config+0x40>)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258a:	210f      	movs	r1, #15
 800258c:	f04f 30ff 	mov.w	r0, #4294967295
 8002590:	f7ff ff8e 	bl	80024b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <SysTick_Config+0x40>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <SysTick_Config+0x40>)
 800259c:	2207      	movs	r2, #7
 800259e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	e000e010 	.word	0xe000e010

080025b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ff29 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	4603      	mov	r3, r0
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
 80025d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025d8:	f7ff ff3e 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68b9      	ldr	r1, [r7, #8]
 80025e2:	6978      	ldr	r0, [r7, #20]
 80025e4:	f7ff ff8e 	bl	8002504 <NVIC_EncodePriority>
 80025e8:	4602      	mov	r2, r0
 80025ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff ff5d 	bl	80024b0 <__NVIC_SetPriority>
}
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	4603      	mov	r3, r0
 8002606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff31 	bl	8002474 <__NVIC_EnableIRQ>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ffa2 	bl	800256c <SysTick_Config>
 8002628:	4603      	mov	r3, r0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002632:	b480      	push	{r7}
 8002634:	b085      	sub	sp, #20
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d008      	beq.n	800265c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2204      	movs	r2, #4
 800264e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e022      	b.n	80026a2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 020e 	bic.w	r2, r2, #14
 800266a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0201 	bic.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002680:	f003 021c 	and.w	r2, r3, #28
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	2101      	movs	r1, #1
 800268a:	fa01 f202 	lsl.w	r2, r1, r2
 800268e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b084      	sub	sp, #16
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d005      	beq.n	80026d2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2204      	movs	r2, #4
 80026ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
 80026d0:	e029      	b.n	8002726 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 020e 	bic.w	r2, r2, #14
 80026e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 0201 	bic.w	r2, r2, #1
 80026f0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	f003 021c 	and.w	r2, r3, #28
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	2101      	movs	r1, #1
 8002700:	fa01 f202 	lsl.w	r2, r1, r2
 8002704:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	4798      	blx	r3
    }
  }
  return status;
 8002726:	7bfb      	ldrb	r3, [r7, #15]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002742:	4b2f      	ldr	r3, [pc, #188]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_FLASH_Program+0x1e>
 800274a:	2302      	movs	r3, #2
 800274c:	e053      	b.n	80027f6 <HAL_FLASH_Program+0xc6>
 800274e:	4b2c      	ldr	r3, [pc, #176]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 8002750:	2201      	movs	r2, #1
 8002752:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002754:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002758:	f000 f888 	bl	800286c <FLASH_WaitForLastOperation>
 800275c:	4603      	mov	r3, r0
 800275e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002760:	7dfb      	ldrb	r3, [r7, #23]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d143      	bne.n	80027ee <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002766:	4b26      	ldr	r3, [pc, #152]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 8002768:	2200      	movs	r2, #0
 800276a:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800276c:	4b25      	ldr	r3, [pc, #148]	@ (8002804 <HAL_FLASH_Program+0xd4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002774:	2b00      	cmp	r3, #0
 8002776:	d009      	beq.n	800278c <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002778:	4b22      	ldr	r3, [pc, #136]	@ (8002804 <HAL_FLASH_Program+0xd4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a21      	ldr	r2, [pc, #132]	@ (8002804 <HAL_FLASH_Program+0xd4>)
 800277e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002782:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002784:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 8002786:	2202      	movs	r2, #2
 8002788:	771a      	strb	r2, [r3, #28]
 800278a:	e002      	b.n	8002792 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800278c:	4b1c      	ldr	r3, [pc, #112]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 800278e:	2200      	movs	r2, #0
 8002790:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d107      	bne.n	80027a8 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8002798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800279c:	68b8      	ldr	r0, [r7, #8]
 800279e:	f000 f8bb 	bl	8002918 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80027a2:	2301      	movs	r3, #1
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	e010      	b.n	80027ca <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d002      	beq.n	80027b4 <HAL_FLASH_Program+0x84>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d10a      	bne.n	80027ca <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	68b8      	ldr	r0, [r7, #8]
 80027ba:	f000 f8d3 	bl	8002964 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d102      	bne.n	80027ca <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80027c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80027c8:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80027ce:	f000 f84d 	bl	800286c <FLASH_WaitForLastOperation>
 80027d2:	4603      	mov	r3, r0
 80027d4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80027dc:	4b09      	ldr	r3, [pc, #36]	@ (8002804 <HAL_FLASH_Program+0xd4>)
 80027de:	695a      	ldr	r2, [r3, #20]
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	43db      	mvns	r3, r3
 80027e4:	4907      	ldr	r1, [pc, #28]	@ (8002804 <HAL_FLASH_Program+0xd4>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80027ea:	f000 f9eb 	bl	8002bc4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80027ee:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <HAL_FLASH_Program+0xd0>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]

  return status;
 80027f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000090 	.word	0x20000090
 8002804:	40022000 	.word	0x40022000

08002808 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002812:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <HAL_FLASH_Unlock+0x38>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	2b00      	cmp	r3, #0
 8002818:	da0b      	bge.n	8002832 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_FLASH_Unlock+0x38>)
 800281c:	4a09      	ldr	r2, [pc, #36]	@ (8002844 <HAL_FLASH_Unlock+0x3c>)
 800281e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002820:	4b07      	ldr	r3, [pc, #28]	@ (8002840 <HAL_FLASH_Unlock+0x38>)
 8002822:	4a09      	ldr	r2, [pc, #36]	@ (8002848 <HAL_FLASH_Unlock+0x40>)
 8002824:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <HAL_FLASH_Unlock+0x38>)
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	2b00      	cmp	r3, #0
 800282c:	da01      	bge.n	8002832 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002832:	79fb      	ldrb	r3, [r7, #7]
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	40022000 	.word	0x40022000
 8002844:	45670123 	.word	0x45670123
 8002848:	cdef89ab 	.word	0xcdef89ab

0800284c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <HAL_FLASH_Lock+0x1c>)
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <HAL_FLASH_Lock+0x1c>)
 8002856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800285a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	40022000 	.word	0x40022000

0800286c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff fd9c 	bl	80023b0 <HAL_GetTick>
 8002878:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800287a:	e00d      	b.n	8002898 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002882:	d009      	beq.n	8002898 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8002884:	f7ff fd94 	bl	80023b0 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	429a      	cmp	r2, r3
 8002892:	d801      	bhi.n	8002898 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e036      	b.n	8002906 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002898:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1eb      	bne.n	800287c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80028a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80028ac:	4013      	ands	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d01d      	beq.n	80028f2 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80028b6:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <FLASH_WaitForLastOperation+0xa8>)
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	4313      	orrs	r3, r2
 80028be:	4a15      	ldr	r2, [pc, #84]	@ (8002914 <FLASH_WaitForLastOperation+0xa8>)
 80028c0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c8:	d307      	bcc.n	80028da <FLASH_WaitForLastOperation+0x6e>
 80028ca:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80028d4:	490e      	ldr	r1, [pc, #56]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	618b      	str	r3, [r1, #24]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d004      	beq.n	80028ee <FLASH_WaitForLastOperation+0x82>
 80028e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80028ec:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e009      	b.n	8002906 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80028f2:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80028fe:	4b04      	ldr	r3, [pc, #16]	@ (8002910 <FLASH_WaitForLastOperation+0xa4>)
 8002900:	2201      	movs	r2, #1
 8002902:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40022000 	.word	0x40022000
 8002914:	20000090 	.word	0x20000090

08002918 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <FLASH_Program_DoubleWord+0x48>)
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <FLASH_Program_DoubleWord+0x48>)
 800292a:	f043 0301 	orr.w	r3, r3, #1
 800292e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002936:	f3bf 8f6f 	isb	sy
}
 800293a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800293c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	000a      	movs	r2, r1
 800294a:	2300      	movs	r3, #0
 800294c:	68f9      	ldr	r1, [r7, #12]
 800294e:	3104      	adds	r1, #4
 8002950:	4613      	mov	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
}
 8002954:	bf00      	nop
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	40022000 	.word	0x40022000

08002964 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002964:	b480      	push	{r7}
 8002966:	b089      	sub	sp, #36	@ 0x24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800296e:	2340      	movs	r3, #64	@ 0x40
 8002970:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800297a:	4b14      	ldr	r3, [pc, #80]	@ (80029cc <FLASH_Program_Fast+0x68>)
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	4a13      	ldr	r2, [pc, #76]	@ (80029cc <FLASH_Program_Fast+0x68>)
 8002980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002984:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002986:	f3ef 8310 	mrs	r3, PRIMASK
 800298a:	60fb      	str	r3, [r7, #12]
  return(result);
 800298c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800298e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002990:	b672      	cpsid	i
}
 8002992:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	3304      	adds	r3, #4
 80029a0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	3304      	adds	r3, #4
 80029a6:	617b      	str	r3, [r7, #20]
    row_index--;
 80029a8:	7ffb      	ldrb	r3, [r7, #31]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80029ae:	7ffb      	ldrb	r3, [r7, #31]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1ef      	bne.n	8002994 <FLASH_Program_Fast+0x30>
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f383 8810 	msr	PRIMASK, r3
}
 80029be:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80029c0:	bf00      	nop
 80029c2:	3724      	adds	r7, #36	@ 0x24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	40022000 	.word	0x40022000

080029d0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80029da:	4b49      	ldr	r3, [pc, #292]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_FLASHEx_Erase+0x16>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e087      	b.n	8002af6 <HAL_FLASHEx_Erase+0x126>
 80029e6:	4b46      	ldr	r3, [pc, #280]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80029f0:	f7ff ff3c 	bl	800286c <FLASH_WaitForLastOperation>
 80029f4:	4603      	mov	r3, r0
 80029f6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d177      	bne.n	8002aee <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029fe:	4b40      	ldr	r3, [pc, #256]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002a04:	4b3f      	ldr	r3, [pc, #252]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d013      	beq.n	8002a38 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002a10:	4b3c      	ldr	r3, [pc, #240]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d009      	beq.n	8002a30 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002a1c:	4b39      	ldr	r3, [pc, #228]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a38      	ldr	r2, [pc, #224]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a26:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002a28:	4b35      	ldr	r3, [pc, #212]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	771a      	strb	r2, [r3, #28]
 8002a2e:	e016      	b.n	8002a5e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002a30:	4b33      	ldr	r3, [pc, #204]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002a32:	2201      	movs	r2, #1
 8002a34:	771a      	strb	r2, [r3, #28]
 8002a36:	e012      	b.n	8002a5e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002a38:	4b32      	ldr	r3, [pc, #200]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d009      	beq.n	8002a58 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002a44:	4b2f      	ldr	r3, [pc, #188]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a2e      	ldr	r2, [pc, #184]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a4e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002a50:	4b2b      	ldr	r3, [pc, #172]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002a52:	2202      	movs	r2, #2
 8002a54:	771a      	strb	r2, [r3, #28]
 8002a56:	e002      	b.n	8002a5e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002a58:	4b29      	ldr	r3, [pc, #164]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d113      	bne.n	8002a8e <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 f84c 	bl	8002b08 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a70:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a74:	f7ff fefa 	bl	800286c <FLASH_WaitForLastOperation>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8002a7c:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	4a20      	ldr	r2, [pc, #128]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002a82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002a86:	f023 0304 	bic.w	r3, r3, #4
 8002a8a:	6153      	str	r3, [r2, #20]
 8002a8c:	e02d      	b.n	8002aea <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	f04f 32ff 	mov.w	r2, #4294967295
 8002a94:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	e01d      	b.n	8002ada <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	68b8      	ldr	r0, [r7, #8]
 8002aa6:	f000 f857 	bl	8002b58 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002aaa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002aae:	f7ff fedd 	bl	800286c <FLASH_WaitForLastOperation>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002ab6:	4b13      	ldr	r3, [pc, #76]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	4a12      	ldr	r2, [pc, #72]	@ (8002b04 <HAL_FLASHEx_Erase+0x134>)
 8002abc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002ac0:	f023 0302 	bic.w	r3, r3, #2
 8002ac4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	601a      	str	r2, [r3, #0]
          break;
 8002ad2:	e00a      	b.n	8002aea <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	60bb      	str	r3, [r7, #8]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d3d9      	bcc.n	8002a9e <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002aea:	f000 f86b 	bl	8002bc4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002aee:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <HAL_FLASHEx_Erase+0x130>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]

  return status;
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000090 	.word	0x20000090
 8002b04:	40022000 	.word	0x40022000

08002b08 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b20:	f043 0304 	orr.w	r3, r3, #4
 8002b24:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002b30:	4b08      	ldr	r3, [pc, #32]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	4a07      	ldr	r2, [pc, #28]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b3a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002b3c:	4b05      	ldr	r3, [pc, #20]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <FLASH_MassErase+0x4c>)
 8002b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b46:	6153      	str	r3, [r2, #20]
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	40022000 	.word	0x40022000

08002b58 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d006      	beq.n	8002b7a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002b6c:	4b14      	ldr	r3, [pc, #80]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b6e:	695b      	ldr	r3, [r3, #20]
 8002b70:	4a13      	ldr	r2, [pc, #76]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b76:	6153      	str	r3, [r2, #20]
 8002b78:	e005      	b.n	8002b86 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8002b7a:	4b11      	ldr	r3, [pc, #68]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	4a10      	ldr	r2, [pc, #64]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b84:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002b86:	4b0e      	ldr	r3, [pc, #56]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002b96:	490a      	ldr	r1, [pc, #40]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002b9c:	4b08      	ldr	r3, [pc, #32]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	4a07      	ldr	r2, [pc, #28]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002ba2:	f043 0302 	orr.w	r3, r3, #2
 8002ba6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002ba8:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	4a04      	ldr	r2, [pc, #16]	@ (8002bc0 <FLASH_PageErase+0x68>)
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb2:	6153      	str	r3, [r2, #20]
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	40022000 	.word	0x40022000

08002bc4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002bca:	4b21      	ldr	r3, [pc, #132]	@ (8002c50 <FLASH_FlushCaches+0x8c>)
 8002bcc:	7f1b      	ldrb	r3, [r3, #28]
 8002bce:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d002      	beq.n	8002bdc <FLASH_FlushCaches+0x18>
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d117      	bne.n	8002c0c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a1c      	ldr	r2, [pc, #112]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002be2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002be6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002be8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a19      	ldr	r2, [pc, #100]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002bee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002bf2:	6013      	str	r3, [r2, #0]
 8002bf4:	4b17      	ldr	r3, [pc, #92]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a16      	ldr	r2, [pc, #88]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002bfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002bfe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c00:	4b14      	ldr	r3, [pc, #80]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a13      	ldr	r2, [pc, #76]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c0a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d002      	beq.n	8002c18 <FLASH_FlushCaches+0x54>
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d111      	bne.n	8002c3c <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002c18:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c22:	6013      	str	r3, [r2, #0]
 8002c24:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c2e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a07      	ldr	r2, [pc, #28]	@ (8002c54 <FLASH_FlushCaches+0x90>)
 8002c36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c3a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002c3c:	4b04      	ldr	r3, [pc, #16]	@ (8002c50 <FLASH_FlushCaches+0x8c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	771a      	strb	r2, [r3, #28]
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	20000090 	.word	0x20000090
 8002c54:	40022000 	.word	0x40022000

08002c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c66:	e17f      	b.n	8002f68 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	4013      	ands	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 8171 	beq.w	8002f62 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d005      	beq.n	8002c98 <HAL_GPIO_Init+0x40>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d130      	bne.n	8002cfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68da      	ldr	r2, [r3, #12]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cce:	2201      	movs	r2, #1
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	091b      	lsrs	r3, r3, #4
 8002ce4:	f003 0201 	and.w	r2, r3, #1
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d118      	bne.n	8002d38 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	08db      	lsrs	r3, r3, #3
 8002d22:	f003 0201 	and.w	r2, r3, #1
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 0303 	and.w	r3, r3, #3
 8002d40:	2b03      	cmp	r3, #3
 8002d42:	d017      	beq.n	8002d74 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	2203      	movs	r2, #3
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d123      	bne.n	8002dc8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	08da      	lsrs	r2, r3, #3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3208      	adds	r2, #8
 8002d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	220f      	movs	r2, #15
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4013      	ands	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	08da      	lsrs	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3208      	adds	r2, #8
 8002dc2:	6939      	ldr	r1, [r7, #16]
 8002dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	2203      	movs	r2, #3
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 0203 	and.w	r2, r3, #3
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 80ac 	beq.w	8002f62 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0a:	4b5f      	ldr	r3, [pc, #380]	@ (8002f88 <HAL_GPIO_Init+0x330>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a5e      	ldr	r2, [pc, #376]	@ (8002f88 <HAL_GPIO_Init+0x330>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b5c      	ldr	r3, [pc, #368]	@ (8002f88 <HAL_GPIO_Init+0x330>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	60bb      	str	r3, [r7, #8]
 8002e20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e22:	4a5a      	ldr	r2, [pc, #360]	@ (8002f8c <HAL_GPIO_Init+0x334>)
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	089b      	lsrs	r3, r3, #2
 8002e28:	3302      	adds	r3, #2
 8002e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	220f      	movs	r2, #15
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4013      	ands	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e4c:	d025      	beq.n	8002e9a <HAL_GPIO_Init+0x242>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a4f      	ldr	r2, [pc, #316]	@ (8002f90 <HAL_GPIO_Init+0x338>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d01f      	beq.n	8002e96 <HAL_GPIO_Init+0x23e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a4e      	ldr	r2, [pc, #312]	@ (8002f94 <HAL_GPIO_Init+0x33c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d019      	beq.n	8002e92 <HAL_GPIO_Init+0x23a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a4d      	ldr	r2, [pc, #308]	@ (8002f98 <HAL_GPIO_Init+0x340>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d013      	beq.n	8002e8e <HAL_GPIO_Init+0x236>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4c      	ldr	r2, [pc, #304]	@ (8002f9c <HAL_GPIO_Init+0x344>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d00d      	beq.n	8002e8a <HAL_GPIO_Init+0x232>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa0 <HAL_GPIO_Init+0x348>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d007      	beq.n	8002e86 <HAL_GPIO_Init+0x22e>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa4 <HAL_GPIO_Init+0x34c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d101      	bne.n	8002e82 <HAL_GPIO_Init+0x22a>
 8002e7e:	2306      	movs	r3, #6
 8002e80:	e00c      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e82:	2307      	movs	r3, #7
 8002e84:	e00a      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e86:	2305      	movs	r3, #5
 8002e88:	e008      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e8a:	2304      	movs	r3, #4
 8002e8c:	e006      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e004      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e92:	2302      	movs	r3, #2
 8002e94:	e002      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_GPIO_Init+0x244>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	f002 0203 	and.w	r2, r2, #3
 8002ea2:	0092      	lsls	r2, r2, #2
 8002ea4:	4093      	lsls	r3, r2
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002eac:	4937      	ldr	r1, [pc, #220]	@ (8002f8c <HAL_GPIO_Init+0x334>)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	089b      	lsrs	r3, r3, #2
 8002eb2:	3302      	adds	r3, #2
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002eba:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ede:	4a32      	ldr	r2, [pc, #200]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ee4:	4b30      	ldr	r3, [pc, #192]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f08:	4a27      	ldr	r2, [pc, #156]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f0e:	4b26      	ldr	r3, [pc, #152]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	43db      	mvns	r3, r3
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f32:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	43db      	mvns	r3, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f5c:	4a12      	ldr	r2, [pc, #72]	@ (8002fa8 <HAL_GPIO_Init+0x350>)
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3301      	adds	r3, #1
 8002f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f47f ae78 	bne.w	8002c68 <HAL_GPIO_Init+0x10>
  }
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40010000 	.word	0x40010000
 8002f90:	48000400 	.word	0x48000400
 8002f94:	48000800 	.word	0x48000800
 8002f98:	48000c00 	.word	0x48000c00
 8002f9c:	48001000 	.word	0x48001000
 8002fa0:	48001400 	.word	0x48001400
 8002fa4:	48001800 	.word	0x48001800
 8002fa8:	40010400 	.word	0x40010400

08002fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	807b      	strh	r3, [r7, #2]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fbc:	787b      	ldrb	r3, [r7, #1]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fc2:	887a      	ldrh	r2, [r7, #2]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fc8:	e002      	b.n	8002fd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fca:	887a      	ldrh	r2, [r7, #2]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002fe6:	4b08      	ldr	r3, [pc, #32]	@ (8003008 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fe8:	695a      	ldr	r2, [r3, #20]
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d006      	beq.n	8003000 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ff2:	4a05      	ldr	r2, [pc, #20]	@ (8003008 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ff4:	88fb      	ldrh	r3, [r7, #6]
 8002ff6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ff8:	88fb      	ldrh	r3, [r7, #6]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd fca0 	bl	8000940 <HAL_GPIO_EXTI_Callback>
  }
}
 8003000:	bf00      	nop
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40010400 	.word	0x40010400

0800300c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e08d      	b.n	800313a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fe ff04 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2224      	movs	r2, #36	@ 0x24
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0201 	bic.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800305c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800306c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d107      	bne.n	8003086 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003082:	609a      	str	r2, [r3, #8]
 8003084:	e006      	b.n	8003094 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003092:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	2b02      	cmp	r3, #2
 800309a:	d108      	bne.n	80030ae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030aa:	605a      	str	r2, [r3, #4]
 80030ac:	e007      	b.n	80030be <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80030cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	68da      	ldr	r2, [r3, #12]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691a      	ldr	r2, [r3, #16]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	69d9      	ldr	r1, [r3, #28]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a1a      	ldr	r2, [r3, #32]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b20      	cmp	r3, #32
 8003156:	d138      	bne.n	80031ca <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003162:	2302      	movs	r3, #2
 8003164:	e032      	b.n	80031cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2224      	movs	r2, #36	@ 0x24
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0201 	bic.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003194:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6819      	ldr	r1, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f042 0201 	orr.w	r2, r2, #1
 80031b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	e000      	b.n	80031cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
  }
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b20      	cmp	r3, #32
 80031ec:	d139      	bne.n	8003262 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031f8:	2302      	movs	r3, #2
 80031fa:	e033      	b.n	8003264 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2224      	movs	r2, #36	@ 0x24
 8003208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800322a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	021b      	lsls	r3, r3, #8
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800325e:	2300      	movs	r3, #0
 8003260:	e000      	b.n	8003264 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003262:	2302      	movs	r3, #2
  }
}
 8003264:	4618      	mov	r0, r3
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003274:	4b04      	ldr	r3, [pc, #16]	@ (8003288 <HAL_PWREx_GetVoltageRange+0x18>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40007000 	.word	0x40007000

0800328c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800329a:	d130      	bne.n	80032fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800329c:	4b23      	ldr	r3, [pc, #140]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032a8:	d038      	beq.n	800331c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032aa:	4b20      	ldr	r3, [pc, #128]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032b2:	4a1e      	ldr	r2, [pc, #120]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003330 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2232      	movs	r2, #50	@ 0x32
 80032c0:	fb02 f303 	mul.w	r3, r2, r3
 80032c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003334 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	0c9b      	lsrs	r3, r3, #18
 80032cc:	3301      	adds	r3, #1
 80032ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032d0:	e002      	b.n	80032d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032d8:	4b14      	ldr	r3, [pc, #80]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032e4:	d102      	bne.n	80032ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f2      	bne.n	80032d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032ec:	4b0f      	ldr	r3, [pc, #60]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032f8:	d110      	bne.n	800331c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e00f      	b.n	800331e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032fe:	4b0b      	ldr	r3, [pc, #44]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800330a:	d007      	beq.n	800331c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800330c:	4b07      	ldr	r3, [pc, #28]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003314:	4a05      	ldr	r2, [pc, #20]	@ (800332c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800331a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40007000 	.word	0x40007000
 8003330:	20000084 	.word	0x20000084
 8003334:	431bde83 	.word	0x431bde83

08003338 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b088      	sub	sp, #32
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e3ca      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800334a:	4b97      	ldr	r3, [pc, #604]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003354:	4b94      	ldr	r3, [pc, #592]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80e4 	beq.w	8003534 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d007      	beq.n	8003382 <HAL_RCC_OscConfig+0x4a>
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	2b0c      	cmp	r3, #12
 8003376:	f040 808b 	bne.w	8003490 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2b01      	cmp	r3, #1
 800337e:	f040 8087 	bne.w	8003490 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003382:	4b89      	ldr	r3, [pc, #548]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d005      	beq.n	800339a <HAL_RCC_OscConfig+0x62>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e3a2      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1a      	ldr	r2, [r3, #32]
 800339e:	4b82      	ldr	r3, [pc, #520]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d004      	beq.n	80033b4 <HAL_RCC_OscConfig+0x7c>
 80033aa:	4b7f      	ldr	r3, [pc, #508]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033b2:	e005      	b.n	80033c0 <HAL_RCC_OscConfig+0x88>
 80033b4:	4b7c      	ldr	r3, [pc, #496]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ba:	091b      	lsrs	r3, r3, #4
 80033bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d223      	bcs.n	800340c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 fd55 	bl	8003e78 <RCC_SetFlashLatencyFromMSIRange>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e383      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033d8:	4b73      	ldr	r3, [pc, #460]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a72      	ldr	r2, [pc, #456]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033de:	f043 0308 	orr.w	r3, r3, #8
 80033e2:	6013      	str	r3, [r2, #0]
 80033e4:	4b70      	ldr	r3, [pc, #448]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	496d      	ldr	r1, [pc, #436]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033f6:	4b6c      	ldr	r3, [pc, #432]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	021b      	lsls	r3, r3, #8
 8003404:	4968      	ldr	r1, [pc, #416]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003406:	4313      	orrs	r3, r2
 8003408:	604b      	str	r3, [r1, #4]
 800340a:	e025      	b.n	8003458 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800340c:	4b66      	ldr	r3, [pc, #408]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a65      	ldr	r2, [pc, #404]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003412:	f043 0308 	orr.w	r3, r3, #8
 8003416:	6013      	str	r3, [r2, #0]
 8003418:	4b63      	ldr	r3, [pc, #396]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	4960      	ldr	r1, [pc, #384]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003426:	4313      	orrs	r3, r2
 8003428:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800342a:	4b5f      	ldr	r3, [pc, #380]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	021b      	lsls	r3, r3, #8
 8003438:	495b      	ldr	r1, [pc, #364]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d109      	bne.n	8003458 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	4618      	mov	r0, r3
 800344a:	f000 fd15 	bl	8003e78 <RCC_SetFlashLatencyFromMSIRange>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e343      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003458:	f000 fc4a 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 800345c:	4602      	mov	r2, r0
 800345e:	4b52      	ldr	r3, [pc, #328]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	091b      	lsrs	r3, r3, #4
 8003464:	f003 030f 	and.w	r3, r3, #15
 8003468:	4950      	ldr	r1, [pc, #320]	@ (80035ac <HAL_RCC_OscConfig+0x274>)
 800346a:	5ccb      	ldrb	r3, [r1, r3]
 800346c:	f003 031f 	and.w	r3, r3, #31
 8003470:	fa22 f303 	lsr.w	r3, r2, r3
 8003474:	4a4e      	ldr	r2, [pc, #312]	@ (80035b0 <HAL_RCC_OscConfig+0x278>)
 8003476:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003478:	4b4e      	ldr	r3, [pc, #312]	@ (80035b4 <HAL_RCC_OscConfig+0x27c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe ff47 	bl	8002310 <HAL_InitTick>
 8003482:	4603      	mov	r3, r0
 8003484:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003486:	7bfb      	ldrb	r3, [r7, #15]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d052      	beq.n	8003532 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	e327      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d032      	beq.n	80034fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003498:	4b43      	ldr	r3, [pc, #268]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a42      	ldr	r2, [pc, #264]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800349e:	f043 0301 	orr.w	r3, r3, #1
 80034a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034a4:	f7fe ff84 	bl	80023b0 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034ac:	f7fe ff80 	bl	80023b0 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e310      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034be:	4b3a      	ldr	r3, [pc, #232]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0f0      	beq.n	80034ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034ca:	4b37      	ldr	r3, [pc, #220]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a36      	ldr	r2, [pc, #216]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034d0:	f043 0308 	orr.w	r3, r3, #8
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	4b34      	ldr	r3, [pc, #208]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	4931      	ldr	r1, [pc, #196]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034e8:	4b2f      	ldr	r3, [pc, #188]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	492c      	ldr	r1, [pc, #176]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
 80034fc:	e01a      	b.n	8003534 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a29      	ldr	r2, [pc, #164]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800350a:	f7fe ff51 	bl	80023b0 <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003510:	e008      	b.n	8003524 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003512:	f7fe ff4d 	bl	80023b0 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	2b02      	cmp	r3, #2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e2dd      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003524:	4b20      	ldr	r3, [pc, #128]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f0      	bne.n	8003512 <HAL_RCC_OscConfig+0x1da>
 8003530:	e000      	b.n	8003534 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003532:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	d074      	beq.n	800362a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	2b08      	cmp	r3, #8
 8003544:	d005      	beq.n	8003552 <HAL_RCC_OscConfig+0x21a>
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b0c      	cmp	r3, #12
 800354a:	d10e      	bne.n	800356a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	2b03      	cmp	r3, #3
 8003550:	d10b      	bne.n	800356a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003552:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d064      	beq.n	8003628 <HAL_RCC_OscConfig+0x2f0>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d160      	bne.n	8003628 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e2ba      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003572:	d106      	bne.n	8003582 <HAL_RCC_OscConfig+0x24a>
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a0b      	ldr	r2, [pc, #44]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800357a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	e026      	b.n	80035d0 <HAL_RCC_OscConfig+0x298>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800358a:	d115      	bne.n	80035b8 <HAL_RCC_OscConfig+0x280>
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a05      	ldr	r2, [pc, #20]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 8003592:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003596:	6013      	str	r3, [r2, #0]
 8003598:	4b03      	ldr	r3, [pc, #12]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a02      	ldr	r2, [pc, #8]	@ (80035a8 <HAL_RCC_OscConfig+0x270>)
 800359e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	e014      	b.n	80035d0 <HAL_RCC_OscConfig+0x298>
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	0800a428 	.word	0x0800a428
 80035b0:	20000084 	.word	0x20000084
 80035b4:	20000088 	.word	0x20000088
 80035b8:	4ba0      	ldr	r3, [pc, #640]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a9f      	ldr	r2, [pc, #636]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80035be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c2:	6013      	str	r3, [r2, #0]
 80035c4:	4b9d      	ldr	r3, [pc, #628]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a9c      	ldr	r2, [pc, #624]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80035ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d013      	beq.n	8003600 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d8:	f7fe feea 	bl	80023b0 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e0:	f7fe fee6 	bl	80023b0 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	@ 0x64
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e276      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035f2:	4b92      	ldr	r3, [pc, #584]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x2a8>
 80035fe:	e014      	b.n	800362a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7fe fed6 	bl	80023b0 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003608:	f7fe fed2 	bl	80023b0 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	@ 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e262      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800361a:	4b88      	ldr	r3, [pc, #544]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0x2d0>
 8003626:	e000      	b.n	800362a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d060      	beq.n	80036f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2b04      	cmp	r3, #4
 800363a:	d005      	beq.n	8003648 <HAL_RCC_OscConfig+0x310>
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	2b0c      	cmp	r3, #12
 8003640:	d119      	bne.n	8003676 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b02      	cmp	r3, #2
 8003646:	d116      	bne.n	8003676 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003648:	4b7c      	ldr	r3, [pc, #496]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_RCC_OscConfig+0x328>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e23f      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003660:	4b76      	ldr	r3, [pc, #472]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	061b      	lsls	r3, r3, #24
 800366e:	4973      	ldr	r1, [pc, #460]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003674:	e040      	b.n	80036f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d023      	beq.n	80036c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800367e:	4b6f      	ldr	r3, [pc, #444]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a6e      	ldr	r2, [pc, #440]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368a:	f7fe fe91 	bl	80023b0 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003692:	f7fe fe8d 	bl	80023b0 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e21d      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a4:	4b65      	ldr	r3, [pc, #404]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f0      	beq.n	8003692 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b0:	4b62      	ldr	r3, [pc, #392]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	061b      	lsls	r3, r3, #24
 80036be:	495f      	ldr	r1, [pc, #380]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	604b      	str	r3, [r1, #4]
 80036c4:	e018      	b.n	80036f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c6:	4b5d      	ldr	r3, [pc, #372]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a5c      	ldr	r2, [pc, #368]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d2:	f7fe fe6d 	bl	80023b0 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036da:	f7fe fe69 	bl	80023b0 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e1f9      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036ec:	4b53      	ldr	r3, [pc, #332]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1f0      	bne.n	80036da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d03c      	beq.n	800377e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01c      	beq.n	8003746 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800370c:	4b4b      	ldr	r3, [pc, #300]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800370e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003712:	4a4a      	ldr	r2, [pc, #296]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003714:	f043 0301 	orr.w	r3, r3, #1
 8003718:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371c:	f7fe fe48 	bl	80023b0 <HAL_GetTick>
 8003720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003722:	e008      	b.n	8003736 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003724:	f7fe fe44 	bl	80023b0 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e1d4      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003736:	4b41      	ldr	r3, [pc, #260]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003738:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0ef      	beq.n	8003724 <HAL_RCC_OscConfig+0x3ec>
 8003744:	e01b      	b.n	800377e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003746:	4b3d      	ldr	r3, [pc, #244]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800374c:	4a3b      	ldr	r2, [pc, #236]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800374e:	f023 0301 	bic.w	r3, r3, #1
 8003752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003756:	f7fe fe2b 	bl	80023b0 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800375e:	f7fe fe27 	bl	80023b0 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e1b7      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003770:	4b32      	ldr	r3, [pc, #200]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1ef      	bne.n	800375e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b00      	cmp	r3, #0
 8003788:	f000 80a6 	beq.w	80038d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800378c:	2300      	movs	r3, #0
 800378e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003790:	4b2a      	ldr	r3, [pc, #168]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10d      	bne.n	80037b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800379c:	4b27      	ldr	r3, [pc, #156]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	4a26      	ldr	r2, [pc, #152]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80037a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80037a8:	4b24      	ldr	r3, [pc, #144]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 80037aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037b4:	2301      	movs	r3, #1
 80037b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037b8:	4b21      	ldr	r3, [pc, #132]	@ (8003840 <HAL_RCC_OscConfig+0x508>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d118      	bne.n	80037f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003840 <HAL_RCC_OscConfig+0x508>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003840 <HAL_RCC_OscConfig+0x508>)
 80037ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037d0:	f7fe fdee 	bl	80023b0 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037d8:	f7fe fdea 	bl	80023b0 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e17a      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ea:	4b15      	ldr	r3, [pc, #84]	@ (8003840 <HAL_RCC_OscConfig+0x508>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0f0      	beq.n	80037d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d108      	bne.n	8003810 <HAL_RCC_OscConfig+0x4d8>
 80037fe:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003804:	4a0d      	ldr	r2, [pc, #52]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800380e:	e029      	b.n	8003864 <HAL_RCC_OscConfig+0x52c>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b05      	cmp	r3, #5
 8003816:	d115      	bne.n	8003844 <HAL_RCC_OscConfig+0x50c>
 8003818:	4b08      	ldr	r3, [pc, #32]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800381a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381e:	4a07      	ldr	r2, [pc, #28]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003820:	f043 0304 	orr.w	r3, r3, #4
 8003824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003828:	4b04      	ldr	r3, [pc, #16]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800382e:	4a03      	ldr	r2, [pc, #12]	@ (800383c <HAL_RCC_OscConfig+0x504>)
 8003830:	f043 0301 	orr.w	r3, r3, #1
 8003834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003838:	e014      	b.n	8003864 <HAL_RCC_OscConfig+0x52c>
 800383a:	bf00      	nop
 800383c:	40021000 	.word	0x40021000
 8003840:	40007000 	.word	0x40007000
 8003844:	4b9c      	ldr	r3, [pc, #624]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800384a:	4a9b      	ldr	r2, [pc, #620]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 800384c:	f023 0301 	bic.w	r3, r3, #1
 8003850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003854:	4b98      	ldr	r3, [pc, #608]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385a:	4a97      	ldr	r2, [pc, #604]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 800385c:	f023 0304 	bic.w	r3, r3, #4
 8003860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d016      	beq.n	800389a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386c:	f7fe fda0 	bl	80023b0 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003872:	e00a      	b.n	800388a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003874:	f7fe fd9c 	bl	80023b0 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003882:	4293      	cmp	r3, r2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e12a      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388a:	4b8b      	ldr	r3, [pc, #556]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0ed      	beq.n	8003874 <HAL_RCC_OscConfig+0x53c>
 8003898:	e015      	b.n	80038c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800389a:	f7fe fd89 	bl	80023b0 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038a0:	e00a      	b.n	80038b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a2:	f7fe fd85 	bl	80023b0 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e113      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038b8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1ed      	bne.n	80038a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038c6:	7ffb      	ldrb	r3, [r7, #31]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d105      	bne.n	80038d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038cc:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80038ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d0:	4a79      	ldr	r2, [pc, #484]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80038d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 80fe 	beq.w	8003ade <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	f040 80d0 	bne.w	8003a8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80038ec:	4b72      	ldr	r3, [pc, #456]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f003 0203 	and.w	r2, r3, #3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d130      	bne.n	8003962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	3b01      	subs	r3, #1
 800390c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d127      	bne.n	8003962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800391e:	429a      	cmp	r2, r3
 8003920:	d11f      	bne.n	8003962 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800392c:	2a07      	cmp	r2, #7
 800392e:	bf14      	ite	ne
 8003930:	2201      	movne	r2, #1
 8003932:	2200      	moveq	r2, #0
 8003934:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003936:	4293      	cmp	r3, r2
 8003938:	d113      	bne.n	8003962 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003944:	085b      	lsrs	r3, r3, #1
 8003946:	3b01      	subs	r3, #1
 8003948:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800394a:	429a      	cmp	r2, r3
 800394c:	d109      	bne.n	8003962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	085b      	lsrs	r3, r3, #1
 800395a:	3b01      	subs	r3, #1
 800395c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800395e:	429a      	cmp	r2, r3
 8003960:	d06e      	beq.n	8003a40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b0c      	cmp	r3, #12
 8003966:	d069      	beq.n	8003a3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003968:	4b53      	ldr	r3, [pc, #332]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d105      	bne.n	8003980 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003974:	4b50      	ldr	r3, [pc, #320]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e0ad      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003984:	4b4c      	ldr	r3, [pc, #304]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a4b      	ldr	r2, [pc, #300]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 800398a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800398e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003990:	f7fe fd0e 	bl	80023b0 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003998:	f7fe fd0a 	bl	80023b0 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e09a      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039aa:	4b43      	ldr	r3, [pc, #268]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039b6:	4b40      	ldr	r3, [pc, #256]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	4b40      	ldr	r3, [pc, #256]	@ (8003abc <HAL_RCC_OscConfig+0x784>)
 80039bc:	4013      	ands	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80039c6:	3a01      	subs	r2, #1
 80039c8:	0112      	lsls	r2, r2, #4
 80039ca:	4311      	orrs	r1, r2
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80039d0:	0212      	lsls	r2, r2, #8
 80039d2:	4311      	orrs	r1, r2
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039d8:	0852      	lsrs	r2, r2, #1
 80039da:	3a01      	subs	r2, #1
 80039dc:	0552      	lsls	r2, r2, #21
 80039de:	4311      	orrs	r1, r2
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80039e4:	0852      	lsrs	r2, r2, #1
 80039e6:	3a01      	subs	r2, #1
 80039e8:	0652      	lsls	r2, r2, #25
 80039ea:	4311      	orrs	r1, r2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039f0:	0912      	lsrs	r2, r2, #4
 80039f2:	0452      	lsls	r2, r2, #17
 80039f4:	430a      	orrs	r2, r1
 80039f6:	4930      	ldr	r1, [pc, #192]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039fc:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a2d      	ldr	r2, [pc, #180]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a08:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a14:	f7fe fccc 	bl	80023b0 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7fe fcc8 	bl	80023b0 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e058      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2e:	4b22      	ldr	r3, [pc, #136]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a3a:	e050      	b.n	8003ade <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e04f      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a40:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d148      	bne.n	8003ade <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a19      	ldr	r2, [pc, #100]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a58:	4b17      	ldr	r3, [pc, #92]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a16      	ldr	r2, [pc, #88]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a64:	f7fe fca4 	bl	80023b0 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6c:	f7fe fca0 	bl	80023b0 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e030      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0x734>
 8003a8a:	e028      	b.n	8003ade <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	2b0c      	cmp	r3, #12
 8003a90:	d023      	beq.n	8003ada <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a92:	4b09      	ldr	r3, [pc, #36]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a08      	ldr	r2, [pc, #32]	@ (8003ab8 <HAL_RCC_OscConfig+0x780>)
 8003a98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9e:	f7fe fc87 	bl	80023b0 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa4:	e00c      	b.n	8003ac0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa6:	f7fe fc83 	bl	80023b0 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d905      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e013      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ac0:	4b09      	ldr	r3, [pc, #36]	@ (8003ae8 <HAL_RCC_OscConfig+0x7b0>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1ec      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003acc:	4b06      	ldr	r3, [pc, #24]	@ (8003ae8 <HAL_RCC_OscConfig+0x7b0>)
 8003ace:	68da      	ldr	r2, [r3, #12]
 8003ad0:	4905      	ldr	r1, [pc, #20]	@ (8003ae8 <HAL_RCC_OscConfig+0x7b0>)
 8003ad2:	4b06      	ldr	r3, [pc, #24]	@ (8003aec <HAL_RCC_OscConfig+0x7b4>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60cb      	str	r3, [r1, #12]
 8003ad8:	e001      	b.n	8003ade <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3720      	adds	r7, #32
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	feeefffc 	.word	0xfeeefffc

08003af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0e7      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b04:	4b75      	ldr	r3, [pc, #468]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d910      	bls.n	8003b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b12:	4b72      	ldr	r3, [pc, #456]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f023 0207 	bic.w	r2, r3, #7
 8003b1a:	4970      	ldr	r1, [pc, #448]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b22:	4b6e      	ldr	r3, [pc, #440]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0cf      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d010      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	4b66      	ldr	r3, [pc, #408]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d908      	bls.n	8003b62 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b50:	4b63      	ldr	r3, [pc, #396]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4960      	ldr	r1, [pc, #384]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d04c      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d107      	bne.n	8003b86 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b76:	4b5a      	ldr	r3, [pc, #360]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d121      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0a6      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d107      	bne.n	8003b9e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b8e:	4b54      	ldr	r3, [pc, #336]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d115      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e09a      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d107      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d109      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e08e      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e086      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bc6:	4b46      	ldr	r3, [pc, #280]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f023 0203 	bic.w	r2, r3, #3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	4943      	ldr	r1, [pc, #268]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd8:	f7fe fbea 	bl	80023b0 <HAL_GetTick>
 8003bdc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bde:	e00a      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be0:	f7fe fbe6 	bl	80023b0 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e06e      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 020c 	and.w	r2, r3, #12
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d1eb      	bne.n	8003be0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d010      	beq.n	8003c36 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	4b31      	ldr	r3, [pc, #196]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d208      	bcs.n	8003c36 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c24:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	492b      	ldr	r1, [pc, #172]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c36:	4b29      	ldr	r3, [pc, #164]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d210      	bcs.n	8003c66 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c44:	4b25      	ldr	r3, [pc, #148]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f023 0207 	bic.w	r2, r3, #7
 8003c4c:	4923      	ldr	r1, [pc, #140]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c54:	4b21      	ldr	r3, [pc, #132]	@ (8003cdc <HAL_RCC_ClockConfig+0x1ec>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d001      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e036      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d008      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c72:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	4918      	ldr	r1, [pc, #96]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0308 	and.w	r3, r3, #8
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d009      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c90:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	4910      	ldr	r1, [pc, #64]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ca4:	f000 f824 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	091b      	lsrs	r3, r3, #4
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	490b      	ldr	r1, [pc, #44]	@ (8003ce4 <HAL_RCC_ClockConfig+0x1f4>)
 8003cb6:	5ccb      	ldrb	r3, [r1, r3]
 8003cb8:	f003 031f 	and.w	r3, r3, #31
 8003cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc0:	4a09      	ldr	r2, [pc, #36]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1f8>)
 8003cc2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003cc4:	4b09      	ldr	r3, [pc, #36]	@ (8003cec <HAL_RCC_ClockConfig+0x1fc>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7fe fb21 	bl	8002310 <HAL_InitTick>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003cd2:	7afb      	ldrb	r3, [r7, #11]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40022000 	.word	0x40022000
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	0800a428 	.word	0x0800a428
 8003ce8:	20000084 	.word	0x20000084
 8003cec:	20000088 	.word	0x20000088

08003cf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b089      	sub	sp, #36	@ 0x24
 8003cf4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
 8003d06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d08:	4b3b      	ldr	r3, [pc, #236]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	f003 0303 	and.w	r3, r3, #3
 8003d10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <HAL_RCC_GetSysClockFreq+0x34>
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2b0c      	cmp	r3, #12
 8003d1c:	d121      	bne.n	8003d62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d11e      	bne.n	8003d62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d24:	4b34      	ldr	r3, [pc, #208]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d107      	bne.n	8003d40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d30:	4b31      	ldr	r3, [pc, #196]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d36:	0a1b      	lsrs	r3, r3, #8
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	e005      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d40:	4b2d      	ldr	r3, [pc, #180]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	091b      	lsrs	r3, r3, #4
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003dfc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10d      	bne.n	8003d78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d60:	e00a      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d102      	bne.n	8003d6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d68:	4b25      	ldr	r3, [pc, #148]	@ (8003e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d6a:	61bb      	str	r3, [r7, #24]
 8003d6c:	e004      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d101      	bne.n	8003d78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d74:	4b23      	ldr	r3, [pc, #140]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	2b0c      	cmp	r3, #12
 8003d7c:	d134      	bne.n	8003de8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d003      	beq.n	8003d96 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b03      	cmp	r3, #3
 8003d92:	d003      	beq.n	8003d9c <HAL_RCC_GetSysClockFreq+0xac>
 8003d94:	e005      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d96:	4b1a      	ldr	r3, [pc, #104]	@ (8003e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d98:	617b      	str	r3, [r7, #20]
      break;
 8003d9a:	e005      	b.n	8003da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d9c:	4b19      	ldr	r3, [pc, #100]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d9e:	617b      	str	r3, [r7, #20]
      break;
 8003da0:	e002      	b.n	8003da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	617b      	str	r3, [r7, #20]
      break;
 8003da6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003da8:	4b13      	ldr	r3, [pc, #76]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	091b      	lsrs	r3, r3, #4
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	3301      	adds	r3, #1
 8003db4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003db6:	4b10      	ldr	r3, [pc, #64]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	0a1b      	lsrs	r3, r3, #8
 8003dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	fb03 f202 	mul.w	r2, r3, r2
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dcc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003dce:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	0e5b      	lsrs	r3, r3, #25
 8003dd4:	f003 0303 	and.w	r3, r3, #3
 8003dd8:	3301      	adds	r3, #1
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003de8:	69bb      	ldr	r3, [r7, #24]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3724      	adds	r7, #36	@ 0x24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	0800a440 	.word	0x0800a440
 8003e00:	00f42400 	.word	0x00f42400
 8003e04:	007a1200 	.word	0x007a1200

08003e08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e0c:	4b03      	ldr	r3, [pc, #12]	@ (8003e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	20000084 	.word	0x20000084

08003e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e24:	f7ff fff0 	bl	8003e08 <HAL_RCC_GetHCLKFreq>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	0a1b      	lsrs	r3, r3, #8
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	4904      	ldr	r1, [pc, #16]	@ (8003e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e36:	5ccb      	ldrb	r3, [r1, r3]
 8003e38:	f003 031f 	and.w	r3, r3, #31
 8003e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	0800a438 	.word	0x0800a438

08003e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e50:	f7ff ffda 	bl	8003e08 <HAL_RCC_GetHCLKFreq>
 8003e54:	4602      	mov	r2, r0
 8003e56:	4b06      	ldr	r3, [pc, #24]	@ (8003e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	0adb      	lsrs	r3, r3, #11
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	4904      	ldr	r1, [pc, #16]	@ (8003e74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e62:	5ccb      	ldrb	r3, [r1, r3]
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40021000 	.word	0x40021000
 8003e74:	0800a438 	.word	0x0800a438

08003e78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e80:	2300      	movs	r3, #0
 8003e82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e84:	4b2a      	ldr	r3, [pc, #168]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d003      	beq.n	8003e98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e90:	f7ff f9ee 	bl	8003270 <HAL_PWREx_GetVoltageRange>
 8003e94:	6178      	str	r0, [r7, #20]
 8003e96:	e014      	b.n	8003ec2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e98:	4b25      	ldr	r3, [pc, #148]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e9c:	4a24      	ldr	r2, [pc, #144]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ea4:	4b22      	ldr	r3, [pc, #136]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003eb0:	f7ff f9de 	bl	8003270 <HAL_PWREx_GetVoltageRange>
 8003eb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eba:	4a1d      	ldr	r2, [pc, #116]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ebc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ec0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ec8:	d10b      	bne.n	8003ee2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b80      	cmp	r3, #128	@ 0x80
 8003ece:	d919      	bls.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ed4:	d902      	bls.n	8003edc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	613b      	str	r3, [r7, #16]
 8003eda:	e013      	b.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003edc:	2301      	movs	r3, #1
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	e010      	b.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b80      	cmp	r3, #128	@ 0x80
 8003ee6:	d902      	bls.n	8003eee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ee8:	2303      	movs	r3, #3
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	e00a      	b.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b80      	cmp	r3, #128	@ 0x80
 8003ef2:	d102      	bne.n	8003efa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	e004      	b.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b70      	cmp	r3, #112	@ 0x70
 8003efe:	d101      	bne.n	8003f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f00:	2301      	movs	r3, #1
 8003f02:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f04:	4b0b      	ldr	r3, [pc, #44]	@ (8003f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f023 0207 	bic.w	r2, r3, #7
 8003f0c:	4909      	ldr	r1, [pc, #36]	@ (8003f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f14:	4b07      	ldr	r3, [pc, #28]	@ (8003f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d001      	beq.n	8003f26 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40022000 	.word	0x40022000

08003f38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f40:	2300      	movs	r3, #0
 8003f42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f44:	2300      	movs	r3, #0
 8003f46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d041      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f58:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f5c:	d02a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f5e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f62:	d824      	bhi.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f68:	d008      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f6e:	d81e      	bhi.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f78:	d010      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f7a:	e018      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f7c:	4b86      	ldr	r3, [pc, #536]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	4a85      	ldr	r2, [pc, #532]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f86:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f88:	e015      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fabb 	bl	800450c <RCCEx_PLLSAI1_Config>
 8003f96:	4603      	mov	r3, r0
 8003f98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f9a:	e00c      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3320      	adds	r3, #32
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 fba6 	bl	80046f4 <RCCEx_PLLSAI2_Config>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fac:	e003      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	74fb      	strb	r3, [r7, #19]
      break;
 8003fb2:	e000      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003fb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fb6:	7cfb      	ldrb	r3, [r7, #19]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10b      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fbc:	4b76      	ldr	r3, [pc, #472]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fca:	4973      	ldr	r1, [pc, #460]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003fd2:	e001      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd4:	7cfb      	ldrb	r3, [r7, #19]
 8003fd6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d041      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fe8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fec:	d02a      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003fee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ff2:	d824      	bhi.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ff4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ff8:	d008      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ffa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ffe:	d81e      	bhi.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004008:	d010      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800400a:	e018      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800400c:	4b62      	ldr	r3, [pc, #392]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	4a61      	ldr	r2, [pc, #388]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004016:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004018:	e015      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3304      	adds	r3, #4
 800401e:	2100      	movs	r1, #0
 8004020:	4618      	mov	r0, r3
 8004022:	f000 fa73 	bl	800450c <RCCEx_PLLSAI1_Config>
 8004026:	4603      	mov	r3, r0
 8004028:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800402a:	e00c      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3320      	adds	r3, #32
 8004030:	2100      	movs	r1, #0
 8004032:	4618      	mov	r0, r3
 8004034:	f000 fb5e 	bl	80046f4 <RCCEx_PLLSAI2_Config>
 8004038:	4603      	mov	r3, r0
 800403a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800403c:	e003      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	74fb      	strb	r3, [r7, #19]
      break;
 8004042:	e000      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004044:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004046:	7cfb      	ldrb	r3, [r7, #19]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10b      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800404c:	4b52      	ldr	r3, [pc, #328]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004052:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800405a:	494f      	ldr	r1, [pc, #316]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004062:	e001      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004064:	7cfb      	ldrb	r3, [r7, #19]
 8004066:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80a0 	beq.w	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004076:	2300      	movs	r3, #0
 8004078:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800407a:	4b47      	ldr	r3, [pc, #284]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800408a:	2300      	movs	r3, #0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00d      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004090:	4b41      	ldr	r3, [pc, #260]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004094:	4a40      	ldr	r2, [pc, #256]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800409a:	6593      	str	r3, [r2, #88]	@ 0x58
 800409c:	4b3e      	ldr	r3, [pc, #248]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800409e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040a8:	2301      	movs	r3, #1
 80040aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040ac:	4b3b      	ldr	r3, [pc, #236]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a3a      	ldr	r2, [pc, #232]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040b8:	f7fe f97a 	bl	80023b0 <HAL_GetTick>
 80040bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040be:	e009      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c0:	f7fe f976 	bl	80023b0 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d902      	bls.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	74fb      	strb	r3, [r7, #19]
        break;
 80040d2:	e005      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040d4:	4b31      	ldr	r3, [pc, #196]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0ef      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80040e0:	7cfb      	ldrb	r3, [r7, #19]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d15c      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01f      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	429a      	cmp	r2, r3
 8004102:	d019      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004104:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800410a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800410e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004110:	4b21      	ldr	r3, [pc, #132]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004116:	4a20      	ldr	r2, [pc, #128]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800411c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004120:	4b1d      	ldr	r3, [pc, #116]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004126:	4a1c      	ldr	r2, [pc, #112]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004128:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800412c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004130:	4a19      	ldr	r2, [pc, #100]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d016      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004142:	f7fe f935 	bl	80023b0 <HAL_GetTick>
 8004146:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004148:	e00b      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414a:	f7fe f931 	bl	80023b0 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004158:	4293      	cmp	r3, r2
 800415a:	d902      	bls.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	74fb      	strb	r3, [r7, #19]
            break;
 8004160:	e006      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004162:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0ec      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004170:	7cfb      	ldrb	r3, [r7, #19]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10c      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004176:	4b08      	ldr	r3, [pc, #32]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004186:	4904      	ldr	r1, [pc, #16]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800418e:	e009      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	74bb      	strb	r3, [r7, #18]
 8004194:	e006      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004196:	bf00      	nop
 8004198:	40021000 	.word	0x40021000
 800419c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a0:	7cfb      	ldrb	r3, [r7, #19]
 80041a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041a4:	7c7b      	ldrb	r3, [r7, #17]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d105      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041aa:	4b9e      	ldr	r3, [pc, #632]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ae:	4a9d      	ldr	r2, [pc, #628]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00a      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041c2:	4b98      	ldr	r3, [pc, #608]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	f023 0203 	bic.w	r2, r3, #3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d0:	4994      	ldr	r1, [pc, #592]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041e4:	4b8f      	ldr	r3, [pc, #572]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ea:	f023 020c 	bic.w	r2, r3, #12
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f2:	498c      	ldr	r1, [pc, #560]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0304 	and.w	r3, r3, #4
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00a      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004206:	4b87      	ldr	r3, [pc, #540]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	4983      	ldr	r1, [pc, #524]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004216:	4313      	orrs	r3, r2
 8004218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0308 	and.w	r3, r3, #8
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00a      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004228:	4b7e      	ldr	r3, [pc, #504]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004236:	497b      	ldr	r1, [pc, #492]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0310 	and.w	r3, r3, #16
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800424a:	4b76      	ldr	r3, [pc, #472]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800424c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004250:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004258:	4972      	ldr	r1, [pc, #456]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00a      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800426c:	4b6d      	ldr	r3, [pc, #436]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800426e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004272:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800427a:	496a      	ldr	r1, [pc, #424]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427c:	4313      	orrs	r3, r2
 800427e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00a      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800428e:	4b65      	ldr	r3, [pc, #404]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004294:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429c:	4961      	ldr	r1, [pc, #388]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00a      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042b0:	4b5c      	ldr	r3, [pc, #368]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042be:	4959      	ldr	r1, [pc, #356]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00a      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042d2:	4b54      	ldr	r3, [pc, #336]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e0:	4950      	ldr	r1, [pc, #320]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00a      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004302:	4948      	ldr	r1, [pc, #288]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004304:	4313      	orrs	r3, r2
 8004306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00a      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004316:	4b43      	ldr	r3, [pc, #268]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004324:	493f      	ldr	r1, [pc, #252]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004326:	4313      	orrs	r3, r2
 8004328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d028      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004338:	4b3a      	ldr	r3, [pc, #232]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004346:	4937      	ldr	r1, [pc, #220]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004348:	4313      	orrs	r3, r2
 800434a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004352:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004356:	d106      	bne.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004358:	4b32      	ldr	r3, [pc, #200]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	4a31      	ldr	r2, [pc, #196]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004362:	60d3      	str	r3, [r2, #12]
 8004364:	e011      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800436a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800436e:	d10c      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3304      	adds	r3, #4
 8004374:	2101      	movs	r1, #1
 8004376:	4618      	mov	r0, r3
 8004378:	f000 f8c8 	bl	800450c <RCCEx_PLLSAI1_Config>
 800437c:	4603      	mov	r3, r0
 800437e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004380:	7cfb      	ldrb	r3, [r7, #19]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004386:	7cfb      	ldrb	r3, [r7, #19]
 8004388:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d028      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004396:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a4:	491f      	ldr	r1, [pc, #124]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043b4:	d106      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043c0:	60d3      	str	r3, [r2, #12]
 80043c2:	e011      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	3304      	adds	r3, #4
 80043d2:	2101      	movs	r1, #1
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 f899 	bl	800450c <RCCEx_PLLSAI1_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043de:	7cfb      	ldrb	r3, [r7, #19]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d02b      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004402:	4908      	ldr	r1, [pc, #32]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004404:	4313      	orrs	r3, r2
 8004406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800440e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004412:	d109      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004414:	4b03      	ldr	r3, [pc, #12]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	4a02      	ldr	r2, [pc, #8]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800441e:	60d3      	str	r3, [r2, #12]
 8004420:	e014      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800442c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004430:	d10c      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	3304      	adds	r3, #4
 8004436:	2101      	movs	r1, #1
 8004438:	4618      	mov	r0, r3
 800443a:	f000 f867 	bl	800450c <RCCEx_PLLSAI1_Config>
 800443e:	4603      	mov	r3, r0
 8004440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004442:	7cfb      	ldrb	r3, [r7, #19]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004448:	7cfb      	ldrb	r3, [r7, #19]
 800444a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d02f      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004458:	4b2b      	ldr	r3, [pc, #172]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800445a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004466:	4928      	ldr	r1, [pc, #160]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004472:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004476:	d10d      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3304      	adds	r3, #4
 800447c:	2102      	movs	r1, #2
 800447e:	4618      	mov	r0, r3
 8004480:	f000 f844 	bl	800450c <RCCEx_PLLSAI1_Config>
 8004484:	4603      	mov	r3, r0
 8004486:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004488:	7cfb      	ldrb	r3, [r7, #19]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d014      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800448e:	7cfb      	ldrb	r3, [r7, #19]
 8004490:	74bb      	strb	r3, [r7, #18]
 8004492:	e011      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800449c:	d10c      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	3320      	adds	r3, #32
 80044a2:	2102      	movs	r1, #2
 80044a4:	4618      	mov	r0, r3
 80044a6:	f000 f925 	bl	80046f4 <RCCEx_PLLSAI2_Config>
 80044aa:	4603      	mov	r3, r0
 80044ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ae:	7cfb      	ldrb	r3, [r7, #19]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044b4:	7cfb      	ldrb	r3, [r7, #19]
 80044b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00a      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80044c4:	4b10      	ldr	r3, [pc, #64]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044d2:	490d      	ldr	r1, [pc, #52]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044e6:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f6:	4904      	ldr	r1, [pc, #16]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40021000 	.word	0x40021000

0800450c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800451a:	4b75      	ldr	r3, [pc, #468]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d018      	beq.n	8004558 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004526:	4b72      	ldr	r3, [pc, #456]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f003 0203 	and.w	r2, r3, #3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d10d      	bne.n	8004552 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
       ||
 800453a:	2b00      	cmp	r3, #0
 800453c:	d009      	beq.n	8004552 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800453e:	4b6c      	ldr	r3, [pc, #432]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	091b      	lsrs	r3, r3, #4
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
       ||
 800454e:	429a      	cmp	r2, r3
 8004550:	d047      	beq.n	80045e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	73fb      	strb	r3, [r7, #15]
 8004556:	e044      	b.n	80045e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b03      	cmp	r3, #3
 800455e:	d018      	beq.n	8004592 <RCCEx_PLLSAI1_Config+0x86>
 8004560:	2b03      	cmp	r3, #3
 8004562:	d825      	bhi.n	80045b0 <RCCEx_PLLSAI1_Config+0xa4>
 8004564:	2b01      	cmp	r3, #1
 8004566:	d002      	beq.n	800456e <RCCEx_PLLSAI1_Config+0x62>
 8004568:	2b02      	cmp	r3, #2
 800456a:	d009      	beq.n	8004580 <RCCEx_PLLSAI1_Config+0x74>
 800456c:	e020      	b.n	80045b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800456e:	4b60      	ldr	r3, [pc, #384]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11d      	bne.n	80045b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800457e:	e01a      	b.n	80045b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004580:	4b5b      	ldr	r3, [pc, #364]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004590:	e013      	b.n	80045ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004592:	4b57      	ldr	r3, [pc, #348]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10f      	bne.n	80045be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800459e:	4b54      	ldr	r3, [pc, #336]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d109      	bne.n	80045be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045ae:	e006      	b.n	80045be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	73fb      	strb	r3, [r7, #15]
      break;
 80045b4:	e004      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045b6:	bf00      	nop
 80045b8:	e002      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045ba:	bf00      	nop
 80045bc:	e000      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045be:	bf00      	nop
    }

    if(status == HAL_OK)
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10d      	bne.n	80045e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045c6:	4b4a      	ldr	r3, [pc, #296]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6819      	ldr	r1, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	430b      	orrs	r3, r1
 80045dc:	4944      	ldr	r1, [pc, #272]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d17d      	bne.n	80046e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80045e8:	4b41      	ldr	r3, [pc, #260]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a40      	ldr	r2, [pc, #256]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f4:	f7fd fedc 	bl	80023b0 <HAL_GetTick>
 80045f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045fa:	e009      	b.n	8004610 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045fc:	f7fd fed8 	bl	80023b0 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d902      	bls.n	8004610 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	73fb      	strb	r3, [r7, #15]
        break;
 800460e:	e005      	b.n	800461c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004610:	4b37      	ldr	r3, [pc, #220]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1ef      	bne.n	80045fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800461c:	7bfb      	ldrb	r3, [r7, #15]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d160      	bne.n	80046e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d111      	bne.n	800464c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004628:	4b31      	ldr	r3, [pc, #196]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004630:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6892      	ldr	r2, [r2, #8]
 8004638:	0211      	lsls	r1, r2, #8
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	68d2      	ldr	r2, [r2, #12]
 800463e:	0912      	lsrs	r2, r2, #4
 8004640:	0452      	lsls	r2, r2, #17
 8004642:	430a      	orrs	r2, r1
 8004644:	492a      	ldr	r1, [pc, #168]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004646:	4313      	orrs	r3, r2
 8004648:	610b      	str	r3, [r1, #16]
 800464a:	e027      	b.n	800469c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d112      	bne.n	8004678 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004652:	4b27      	ldr	r3, [pc, #156]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800465a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6892      	ldr	r2, [r2, #8]
 8004662:	0211      	lsls	r1, r2, #8
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6912      	ldr	r2, [r2, #16]
 8004668:	0852      	lsrs	r2, r2, #1
 800466a:	3a01      	subs	r2, #1
 800466c:	0552      	lsls	r2, r2, #21
 800466e:	430a      	orrs	r2, r1
 8004670:	491f      	ldr	r1, [pc, #124]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004672:	4313      	orrs	r3, r2
 8004674:	610b      	str	r3, [r1, #16]
 8004676:	e011      	b.n	800469c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004678:	4b1d      	ldr	r3, [pc, #116]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004680:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6892      	ldr	r2, [r2, #8]
 8004688:	0211      	lsls	r1, r2, #8
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6952      	ldr	r2, [r2, #20]
 800468e:	0852      	lsrs	r2, r2, #1
 8004690:	3a01      	subs	r2, #1
 8004692:	0652      	lsls	r2, r2, #25
 8004694:	430a      	orrs	r2, r1
 8004696:	4916      	ldr	r1, [pc, #88]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004698:	4313      	orrs	r3, r2
 800469a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800469c:	4b14      	ldr	r3, [pc, #80]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a13      	ldr	r2, [pc, #76]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a8:	f7fd fe82 	bl	80023b0 <HAL_GetTick>
 80046ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046ae:	e009      	b.n	80046c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046b0:	f7fd fe7e 	bl	80023b0 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d902      	bls.n	80046c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	73fb      	strb	r3, [r7, #15]
          break;
 80046c2:	e005      	b.n	80046d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046c4:	4b0a      	ldr	r3, [pc, #40]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0ef      	beq.n	80046b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d106      	bne.n	80046e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80046d6:	4b06      	ldr	r3, [pc, #24]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046d8:	691a      	ldr	r2, [r3, #16]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	4904      	ldr	r1, [pc, #16]	@ (80046f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000

080046f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004702:	4b6a      	ldr	r3, [pc, #424]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d018      	beq.n	8004740 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800470e:	4b67      	ldr	r3, [pc, #412]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	f003 0203 	and.w	r2, r3, #3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d10d      	bne.n	800473a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
       ||
 8004722:	2b00      	cmp	r3, #0
 8004724:	d009      	beq.n	800473a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004726:	4b61      	ldr	r3, [pc, #388]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	091b      	lsrs	r3, r3, #4
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
       ||
 8004736:	429a      	cmp	r2, r3
 8004738:	d047      	beq.n	80047ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	73fb      	strb	r3, [r7, #15]
 800473e:	e044      	b.n	80047ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2b03      	cmp	r3, #3
 8004746:	d018      	beq.n	800477a <RCCEx_PLLSAI2_Config+0x86>
 8004748:	2b03      	cmp	r3, #3
 800474a:	d825      	bhi.n	8004798 <RCCEx_PLLSAI2_Config+0xa4>
 800474c:	2b01      	cmp	r3, #1
 800474e:	d002      	beq.n	8004756 <RCCEx_PLLSAI2_Config+0x62>
 8004750:	2b02      	cmp	r3, #2
 8004752:	d009      	beq.n	8004768 <RCCEx_PLLSAI2_Config+0x74>
 8004754:	e020      	b.n	8004798 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004756:	4b55      	ldr	r3, [pc, #340]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d11d      	bne.n	800479e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004766:	e01a      	b.n	800479e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004768:	4b50      	ldr	r3, [pc, #320]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004770:	2b00      	cmp	r3, #0
 8004772:	d116      	bne.n	80047a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004778:	e013      	b.n	80047a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800477a:	4b4c      	ldr	r3, [pc, #304]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10f      	bne.n	80047a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004786:	4b49      	ldr	r3, [pc, #292]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004796:	e006      	b.n	80047a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]
      break;
 800479c:	e004      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800479e:	bf00      	nop
 80047a0:	e002      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047a2:	bf00      	nop
 80047a4:	e000      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10d      	bne.n	80047ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80047ae:	4b3f      	ldr	r3, [pc, #252]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6819      	ldr	r1, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	3b01      	subs	r3, #1
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	430b      	orrs	r3, r1
 80047c4:	4939      	ldr	r1, [pc, #228]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d167      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80047d0:	4b36      	ldr	r3, [pc, #216]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a35      	ldr	r2, [pc, #212]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047dc:	f7fd fde8 	bl	80023b0 <HAL_GetTick>
 80047e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047e2:	e009      	b.n	80047f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047e4:	f7fd fde4 	bl	80023b0 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d902      	bls.n	80047f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	73fb      	strb	r3, [r7, #15]
        break;
 80047f6:	e005      	b.n	8004804 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047f8:	4b2c      	ldr	r3, [pc, #176]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1ef      	bne.n	80047e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004804:	7bfb      	ldrb	r3, [r7, #15]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d14a      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d111      	bne.n	8004834 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004810:	4b26      	ldr	r3, [pc, #152]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004818:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6892      	ldr	r2, [r2, #8]
 8004820:	0211      	lsls	r1, r2, #8
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	68d2      	ldr	r2, [r2, #12]
 8004826:	0912      	lsrs	r2, r2, #4
 8004828:	0452      	lsls	r2, r2, #17
 800482a:	430a      	orrs	r2, r1
 800482c:	491f      	ldr	r1, [pc, #124]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800482e:	4313      	orrs	r3, r2
 8004830:	614b      	str	r3, [r1, #20]
 8004832:	e011      	b.n	8004858 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004834:	4b1d      	ldr	r3, [pc, #116]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800483c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6892      	ldr	r2, [r2, #8]
 8004844:	0211      	lsls	r1, r2, #8
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6912      	ldr	r2, [r2, #16]
 800484a:	0852      	lsrs	r2, r2, #1
 800484c:	3a01      	subs	r2, #1
 800484e:	0652      	lsls	r2, r2, #25
 8004850:	430a      	orrs	r2, r1
 8004852:	4916      	ldr	r1, [pc, #88]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004854:	4313      	orrs	r3, r2
 8004856:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004858:	4b14      	ldr	r3, [pc, #80]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800485e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004862:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004864:	f7fd fda4 	bl	80023b0 <HAL_GetTick>
 8004868:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800486a:	e009      	b.n	8004880 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800486c:	f7fd fda0 	bl	80023b0 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d902      	bls.n	8004880 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	73fb      	strb	r3, [r7, #15]
          break;
 800487e:	e005      	b.n	800488c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004880:	4b0a      	ldr	r3, [pc, #40]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0ef      	beq.n	800486c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800488c:	7bfb      	ldrb	r3, [r7, #15]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004892:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004894:	695a      	ldr	r2, [r3, #20]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	4904      	ldr	r1, [pc, #16]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800489c:	4313      	orrs	r3, r2
 800489e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000

080048b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e095      	b.n	80049ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d108      	bne.n	80048dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048d2:	d009      	beq.n	80048e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	61da      	str	r2, [r3, #28]
 80048da:	e005      	b.n	80048e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fd fafa 	bl	8001efc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800491e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004928:	d902      	bls.n	8004930 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800492a:	2300      	movs	r3, #0
 800492c:	60fb      	str	r3, [r7, #12]
 800492e:	e002      	b.n	8004936 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004934:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800493e:	d007      	beq.n	8004950 <HAL_SPI_Init+0xa0>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004948:	d002      	beq.n	8004950 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	431a      	orrs	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	69db      	ldr	r3, [r3, #28]
 8004984:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004988:	431a      	orrs	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004992:	ea42 0103 	orr.w	r1, r2, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	0c1b      	lsrs	r3, r3, #16
 80049ac:	f003 0204 	and.w	r2, r3, #4
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	f003 0310 	and.w	r3, r3, #16
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049be:	f003 0308 	and.w	r3, r3, #8
 80049c2:	431a      	orrs	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80049cc:	ea42 0103 	orr.w	r1, r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b088      	sub	sp, #32
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	603b      	str	r3, [r7, #0]
 8004a02:	4613      	mov	r3, r2
 8004a04:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a06:	f7fd fcd3 	bl	80023b0 <HAL_GetTick>
 8004a0a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d001      	beq.n	8004a20 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e15c      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_SPI_Transmit+0x36>
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e154      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d101      	bne.n	8004a3e <HAL_SPI_Transmit+0x48>
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	e14d      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2203      	movs	r2, #3
 8004a4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	88fa      	ldrh	r2, [r7, #6]
 8004a5e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	88fa      	ldrh	r2, [r7, #6]
 8004a64:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a90:	d10f      	bne.n	8004ab2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aa0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ab0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abc:	2b40      	cmp	r3, #64	@ 0x40
 8004abe:	d007      	beq.n	8004ad0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ace:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ad8:	d952      	bls.n	8004b80 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d002      	beq.n	8004ae8 <HAL_SPI_Transmit+0xf2>
 8004ae2:	8b7b      	ldrh	r3, [r7, #26]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d145      	bne.n	8004b74 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aec:	881a      	ldrh	r2, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af8:	1c9a      	adds	r2, r3, #2
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	3b01      	subs	r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b0c:	e032      	b.n	8004b74 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d112      	bne.n	8004b42 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b20:	881a      	ldrh	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2c:	1c9a      	adds	r2, r3, #2
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b40:	e018      	b.n	8004b74 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b42:	f7fd fc35 	bl	80023b0 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d803      	bhi.n	8004b5a <HAL_SPI_Transmit+0x164>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b58:	d102      	bne.n	8004b60 <HAL_SPI_Transmit+0x16a>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d109      	bne.n	8004b74 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e0b2      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1c7      	bne.n	8004b0e <HAL_SPI_Transmit+0x118>
 8004b7e:	e083      	b.n	8004c88 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d002      	beq.n	8004b8e <HAL_SPI_Transmit+0x198>
 8004b88:	8b7b      	ldrh	r3, [r7, #26]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d177      	bne.n	8004c7e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d912      	bls.n	8004bbe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9c:	881a      	ldrh	r2, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	1c9a      	adds	r2, r3, #2
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b02      	subs	r3, #2
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bbc:	e05f      	b.n	8004c7e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	330c      	adds	r3, #12
 8004bc8:	7812      	ldrb	r2, [r2, #0]
 8004bca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004be4:	e04b      	b.n	8004c7e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d12b      	bne.n	8004c4c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d912      	bls.n	8004c24 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c02:	881a      	ldrh	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	1c9a      	adds	r2, r3, #2
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b02      	subs	r3, #2
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c22:	e02c      	b.n	8004c7e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	7812      	ldrb	r2, [r2, #0]
 8004c30:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c36:	1c5a      	adds	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3b01      	subs	r3, #1
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c4a:	e018      	b.n	8004c7e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c4c:	f7fd fbb0 	bl	80023b0 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d803      	bhi.n	8004c64 <HAL_SPI_Transmit+0x26e>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c62:	d102      	bne.n	8004c6a <HAL_SPI_Transmit+0x274>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e02d      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1ae      	bne.n	8004be6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	6839      	ldr	r1, [r7, #0]
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f947 	bl	8004f20 <SPI_EndRxTxTransaction>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10a      	bne.n	8004cbc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	617b      	str	r3, [r7, #20]
 8004cba:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d001      	beq.n	8004cd8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e000      	b.n	8004cda <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
  }
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3720      	adds	r7, #32
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
	...

08004ce4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b088      	sub	sp, #32
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cf4:	f7fd fb5c 	bl	80023b0 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfc:	1a9b      	subs	r3, r3, r2
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	4413      	add	r3, r2
 8004d02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d04:	f7fd fb54 	bl	80023b0 <HAL_GetTick>
 8004d08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d0a:	4b39      	ldr	r3, [pc, #228]	@ (8004df0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	015b      	lsls	r3, r3, #5
 8004d10:	0d1b      	lsrs	r3, r3, #20
 8004d12:	69fa      	ldr	r2, [r7, #28]
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d1a:	e054      	b.n	8004dc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d22:	d050      	beq.n	8004dc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d24:	f7fd fb44 	bl	80023b0 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	69fa      	ldr	r2, [r7, #28]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d902      	bls.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d13d      	bne.n	8004db6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d52:	d111      	bne.n	8004d78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d5c:	d004      	beq.n	8004d68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d66:	d107      	bne.n	8004d78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d80:	d10f      	bne.n	8004da2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004da0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e017      	b.n	8004de6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	bf0c      	ite	eq
 8004dd6:	2301      	moveq	r3, #1
 8004dd8:	2300      	movne	r3, #0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	461a      	mov	r2, r3
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d19b      	bne.n	8004d1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3720      	adds	r7, #32
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	20000084 	.word	0x20000084

08004df4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08a      	sub	sp, #40	@ 0x28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e06:	f7fd fad3 	bl	80023b0 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0e:	1a9b      	subs	r3, r3, r2
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	4413      	add	r3, r2
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004e16:	f7fd facb 	bl	80023b0 <HAL_GetTick>
 8004e1a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	330c      	adds	r3, #12
 8004e22:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e24:	4b3d      	ldr	r3, [pc, #244]	@ (8004f1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	00da      	lsls	r2, r3, #3
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	0d1b      	lsrs	r3, r3, #20
 8004e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e3c:	e060      	b.n	8004f00 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004e44:	d107      	bne.n	8004e56 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d104      	bne.n	8004e56 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e54:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d050      	beq.n	8004f00 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e5e:	f7fd faa7 	bl	80023b0 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d902      	bls.n	8004e74 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d13d      	bne.n	8004ef0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e8c:	d111      	bne.n	8004eb2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e96:	d004      	beq.n	8004ea2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea0:	d107      	bne.n	8004eb2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eb0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eba:	d10f      	bne.n	8004edc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004eda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e010      	b.n	8004f12 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d196      	bne.n	8004e3e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3728      	adds	r7, #40	@ 0x28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20000084 	.word	0x20000084

08004f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f7ff ff5b 	bl	8004df4 <SPI_WaitFifoStateUntilTimeout>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d007      	beq.n	8004f54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f48:	f043 0220 	orr.w	r2, r3, #32
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e027      	b.n	8004fa4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	2180      	movs	r1, #128	@ 0x80
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7ff fec0 	bl	8004ce4 <SPI_WaitFlagStateUntilTimeout>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6e:	f043 0220 	orr.w	r2, r3, #32
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e014      	b.n	8004fa4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f7ff ff34 	bl	8004df4 <SPI_WaitFifoStateUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f96:	f043 0220 	orr.w	r2, r3, #32
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e000      	b.n	8004fa4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3710      	adds	r7, #16
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e040      	b.n	8005040 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d106      	bne.n	8004fd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7fc ffd6 	bl	8001f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2224      	movs	r2, #36	@ 0x24
 8004fd8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0201 	bic.w	r2, r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 ffa4 	bl	8005f40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 fce9 	bl	80059d0 <UART_SetConfig>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e01b      	b.n	8005040 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005016:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005026:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0201 	orr.w	r2, r2, #1
 8005036:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f001 f823 	bl	8006084 <UART_CheckIdleState>
 800503e:	4603      	mov	r3, r0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	@ 0x28
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800505c:	2b20      	cmp	r3, #32
 800505e:	d177      	bne.n	8005150 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <HAL_UART_Transmit+0x24>
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e070      	b.n	8005152 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2221      	movs	r2, #33	@ 0x21
 800507c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507e:	f7fd f997 	bl	80023b0 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800509c:	d108      	bne.n	80050b0 <HAL_UART_Transmit+0x68>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	e003      	b.n	80050b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b8:	e02f      	b.n	800511a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2200      	movs	r2, #0
 80050c2:	2180      	movs	r1, #128	@ 0x80
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f001 f885 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d004      	beq.n	80050da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e03b      	b.n	8005152 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	881a      	ldrh	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050ec:	b292      	uxth	r2, r2
 80050ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	3302      	adds	r3, #2
 80050f4:	61bb      	str	r3, [r7, #24]
 80050f6:	e007      	b.n	8005108 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	781a      	ldrb	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	3301      	adds	r3, #1
 8005106:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800510e:	b29b      	uxth	r3, r3
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005120:	b29b      	uxth	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1c9      	bne.n	80050ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2200      	movs	r2, #0
 800512e:	2140      	movs	r1, #64	@ 0x40
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f001 f84f 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d004      	beq.n	8005146 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2220      	movs	r2, #32
 8005140:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e005      	b.n	8005152 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2220      	movs	r2, #32
 800514a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800514c:	2300      	movs	r3, #0
 800514e:	e000      	b.n	8005152 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005150:	2302      	movs	r3, #2
  }
}
 8005152:	4618      	mov	r0, r3
 8005154:	3720      	adds	r7, #32
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b08a      	sub	sp, #40	@ 0x28
 800515e:	af02      	add	r7, sp, #8
 8005160:	60f8      	str	r0, [r7, #12]
 8005162:	60b9      	str	r1, [r7, #8]
 8005164:	603b      	str	r3, [r7, #0]
 8005166:	4613      	mov	r3, r2
 8005168:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005170:	2b20      	cmp	r3, #32
 8005172:	f040 80b6 	bne.w	80052e2 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d002      	beq.n	8005182 <HAL_UART_Receive+0x28>
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e0ae      	b.n	80052e4 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2222      	movs	r2, #34	@ 0x22
 8005192:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800519c:	f7fd f908 	bl	80023b0 <HAL_GetTick>
 80051a0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	88fa      	ldrh	r2, [r7, #6]
 80051a6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	88fa      	ldrh	r2, [r7, #6]
 80051ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ba:	d10e      	bne.n	80051da <HAL_UART_Receive+0x80>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d105      	bne.n	80051d0 <HAL_UART_Receive+0x76>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80051ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051ce:	e02d      	b.n	800522c <HAL_UART_Receive+0xd2>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	22ff      	movs	r2, #255	@ 0xff
 80051d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051d8:	e028      	b.n	800522c <HAL_UART_Receive+0xd2>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10d      	bne.n	80051fe <HAL_UART_Receive+0xa4>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d104      	bne.n	80051f4 <HAL_UART_Receive+0x9a>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	22ff      	movs	r2, #255	@ 0xff
 80051ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051f2:	e01b      	b.n	800522c <HAL_UART_Receive+0xd2>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	227f      	movs	r2, #127	@ 0x7f
 80051f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051fc:	e016      	b.n	800522c <HAL_UART_Receive+0xd2>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005206:	d10d      	bne.n	8005224 <HAL_UART_Receive+0xca>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d104      	bne.n	800521a <HAL_UART_Receive+0xc0>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	227f      	movs	r2, #127	@ 0x7f
 8005214:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005218:	e008      	b.n	800522c <HAL_UART_Receive+0xd2>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	223f      	movs	r2, #63	@ 0x3f
 800521e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005222:	e003      	b.n	800522c <HAL_UART_Receive+0xd2>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005232:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800523c:	d108      	bne.n	8005250 <HAL_UART_Receive+0xf6>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d104      	bne.n	8005250 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	e003      	b.n	8005258 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005254:	2300      	movs	r3, #0
 8005256:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005258:	e037      	b.n	80052ca <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2200      	movs	r2, #0
 8005262:	2120      	movs	r1, #32
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 ffb5 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d005      	beq.n	800527c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e033      	b.n	80052e4 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10c      	bne.n	800529c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005288:	b29a      	uxth	r2, r3
 800528a:	8a7b      	ldrh	r3, [r7, #18]
 800528c:	4013      	ands	r3, r2
 800528e:	b29a      	uxth	r2, r3
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	3302      	adds	r3, #2
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	e00d      	b.n	80052b8 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	8a7b      	ldrh	r3, [r7, #18]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	4013      	ands	r3, r2
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	3301      	adds	r3, #1
 80052b6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1c1      	bne.n	800525a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2220      	movs	r2, #32
 80052da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b08a      	sub	sp, #40	@ 0x28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	4613      	mov	r3, r2
 80052f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005300:	2b20      	cmp	r3, #32
 8005302:	d137      	bne.n	8005374 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_UART_Receive_IT+0x24>
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e030      	b.n	8005376 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a18      	ldr	r2, [pc, #96]	@ (8005380 <HAL_UART_Receive_IT+0x94>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d01f      	beq.n	8005364 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d018      	beq.n	8005364 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	e853 3f00 	ldrex	r3, [r3]
 800533e:	613b      	str	r3, [r7, #16]
   return(result);
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005346:	627b      	str	r3, [r7, #36]	@ 0x24
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	461a      	mov	r2, r3
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	623b      	str	r3, [r7, #32]
 8005352:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005354:	69f9      	ldr	r1, [r7, #28]
 8005356:	6a3a      	ldr	r2, [r7, #32]
 8005358:	e841 2300 	strex	r3, r2, [r1]
 800535c:	61bb      	str	r3, [r7, #24]
   return(result);
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1e6      	bne.n	8005332 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005364:	88fb      	ldrh	r3, [r7, #6]
 8005366:	461a      	mov	r2, r3
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 ffa0 	bl	80062b0 <UART_Start_Receive_IT>
 8005370:	4603      	mov	r3, r0
 8005372:	e000      	b.n	8005376 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005374:	2302      	movs	r3, #2
  }
}
 8005376:	4618      	mov	r0, r3
 8005378:	3728      	adds	r7, #40	@ 0x28
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	40008000 	.word	0x40008000

08005384 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b0ba      	sub	sp, #232	@ 0xe8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053b2:	4013      	ands	r3, r2
 80053b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d115      	bne.n	80053ec <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c4:	f003 0320 	and.w	r3, r3, #32
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00f      	beq.n	80053ec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d009      	beq.n	80053ec <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 82ca 	beq.w	8005976 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	4798      	blx	r3
      }
      return;
 80053ea:	e2c4      	b.n	8005976 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80053ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 8117 	beq.w	8005624 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80053f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d106      	bne.n	8005410 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005402:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005406:	4b85      	ldr	r3, [pc, #532]	@ (800561c <HAL_UART_IRQHandler+0x298>)
 8005408:	4013      	ands	r3, r2
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 810a 	beq.w	8005624 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b00      	cmp	r3, #0
 800541a:	d011      	beq.n	8005440 <HAL_UART_IRQHandler+0xbc>
 800541c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00b      	beq.n	8005440 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2201      	movs	r2, #1
 800542e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005436:	f043 0201 	orr.w	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005444:	f003 0302 	and.w	r3, r3, #2
 8005448:	2b00      	cmp	r3, #0
 800544a:	d011      	beq.n	8005470 <HAL_UART_IRQHandler+0xec>
 800544c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00b      	beq.n	8005470 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2202      	movs	r2, #2
 800545e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005466:	f043 0204 	orr.w	r2, r3, #4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005474:	f003 0304 	and.w	r3, r3, #4
 8005478:	2b00      	cmp	r3, #0
 800547a:	d011      	beq.n	80054a0 <HAL_UART_IRQHandler+0x11c>
 800547c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00b      	beq.n	80054a0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2204      	movs	r2, #4
 800548e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005496:	f043 0202 	orr.w	r2, r3, #2
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d017      	beq.n	80054dc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054b0:	f003 0320 	and.w	r3, r3, #32
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d105      	bne.n	80054c4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054bc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00b      	beq.n	80054dc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2208      	movs	r2, #8
 80054ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054d2:	f043 0208 	orr.w	r2, r3, #8
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <HAL_UART_IRQHandler+0x18a>
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00c      	beq.n	800550e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005504:	f043 0220 	orr.w	r2, r3, #32
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 8230 	beq.w	800597a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00d      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d007      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005548:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005556:	2b40      	cmp	r3, #64	@ 0x40
 8005558:	d005      	beq.n	8005566 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800555a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800555e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005562:	2b00      	cmp	r3, #0
 8005564:	d04f      	beq.n	8005606 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 ff68 	bl	800643c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d141      	bne.n	80055fe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3308      	adds	r3, #8
 8005580:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005584:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005590:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3308      	adds	r3, #8
 80055a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1d9      	bne.n	800557a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d013      	beq.n	80055f6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d2:	4a13      	ldr	r2, [pc, #76]	@ (8005620 <HAL_UART_IRQHandler+0x29c>)
 80055d4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055da:	4618      	mov	r0, r3
 80055dc:	f7fd f867 	bl	80026ae <HAL_DMA_Abort_IT>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d017      	beq.n	8005616 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055f0:	4610      	mov	r0, r2
 80055f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	e00f      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9d4 	bl	80059a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055fc:	e00b      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9d0 	bl	80059a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005604:	e007      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f9cc 	bl	80059a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005614:	e1b1      	b.n	800597a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005616:	bf00      	nop
    return;
 8005618:	e1af      	b.n	800597a <HAL_UART_IRQHandler+0x5f6>
 800561a:	bf00      	nop
 800561c:	04000120 	.word	0x04000120
 8005620:	08006505 	.word	0x08006505

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005628:	2b01      	cmp	r3, #1
 800562a:	f040 816a 	bne.w	8005902 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800562e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005632:	f003 0310 	and.w	r3, r3, #16
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 8163 	beq.w	8005902 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800563c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005640:	f003 0310 	and.w	r3, r3, #16
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 815c 	beq.w	8005902 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2210      	movs	r2, #16
 8005650:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565c:	2b40      	cmp	r3, #64	@ 0x40
 800565e:	f040 80d4 	bne.w	800580a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800566e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 80ad 	beq.w	80057d2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800567e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005682:	429a      	cmp	r2, r3
 8005684:	f080 80a5 	bcs.w	80057d2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800568e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f040 8086 	bne.w	80057b0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056b0:	e853 3f00 	ldrex	r3, [r3]
 80056b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	461a      	mov	r2, r3
 80056ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80056ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056d2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056de:	e841 2300 	strex	r3, r2, [r1]
 80056e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1da      	bne.n	80056a4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3308      	adds	r3, #8
 80056f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005700:	f023 0301 	bic.w	r3, r3, #1
 8005704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	3308      	adds	r3, #8
 800570e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005712:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005716:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800571a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005724:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1e1      	bne.n	80056ee <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	3308      	adds	r3, #8
 8005730:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800573a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800573c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005740:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3308      	adds	r3, #8
 800574a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800574e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005750:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005752:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005754:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005756:	e841 2300 	strex	r3, r2, [r1]
 800575a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800575c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1e3      	bne.n	800572a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2220      	movs	r2, #32
 8005766:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005778:	e853 3f00 	ldrex	r3, [r3]
 800577c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800577e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005780:	f023 0310 	bic.w	r3, r3, #16
 8005784:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	461a      	mov	r2, r3
 800578e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005792:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005794:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005798:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800579a:	e841 2300 	strex	r3, r2, [r1]
 800579e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1e4      	bne.n	8005770 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fc ff41 	bl	8002632 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	4619      	mov	r1, r3
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f8f4 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057d0:	e0d5      	b.n	800597e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057dc:	429a      	cmp	r2, r3
 80057de:	f040 80ce 	bne.w	800597e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b20      	cmp	r3, #32
 80057f0:	f040 80c5 	bne.w	800597e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005800:	4619      	mov	r1, r3
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f8d8 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
      return;
 8005808:	e0b9      	b.n	800597e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005816:	b29b      	uxth	r3, r3
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 80ab 	beq.w	8005982 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800582c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 80a6 	beq.w	8005982 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583e:	e853 3f00 	ldrex	r3, [r3]
 8005842:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800584a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005858:	647b      	str	r3, [r7, #68]	@ 0x44
 800585a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800585e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005860:	e841 2300 	strex	r3, r2, [r1]
 8005864:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e4      	bne.n	8005836 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3308      	adds	r3, #8
 8005872:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005876:	e853 3f00 	ldrex	r3, [r3]
 800587a:	623b      	str	r3, [r7, #32]
   return(result);
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	f023 0301 	bic.w	r3, r3, #1
 8005882:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	3308      	adds	r3, #8
 800588c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005890:	633a      	str	r2, [r7, #48]	@ 0x30
 8005892:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005894:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005898:	e841 2300 	strex	r3, r2, [r1]
 800589c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800589e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1e3      	bne.n	800586c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	e853 3f00 	ldrex	r3, [r3]
 80058c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f023 0310 	bic.w	r3, r3, #16
 80058cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	461a      	mov	r2, r3
 80058d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058de:	69b9      	ldr	r1, [r7, #24]
 80058e0:	69fa      	ldr	r2, [r7, #28]
 80058e2:	e841 2300 	strex	r3, r2, [r1]
 80058e6:	617b      	str	r3, [r7, #20]
   return(result);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1e4      	bne.n	80058b8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2202      	movs	r2, #2
 80058f2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058f8:	4619      	mov	r1, r3
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f85c 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005900:	e03f      	b.n	8005982 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00e      	beq.n	800592c <HAL_UART_IRQHandler+0x5a8>
 800590e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005912:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d008      	beq.n	800592c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005922:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 ffe9 	bl	80068fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800592a:	e02d      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800592c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00e      	beq.n	8005956 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800593c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005948:	2b00      	cmp	r3, #0
 800594a:	d01c      	beq.n	8005986 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	4798      	blx	r3
    }
    return;
 8005954:	e017      	b.n	8005986 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800595a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800595e:	2b00      	cmp	r3, #0
 8005960:	d012      	beq.n	8005988 <HAL_UART_IRQHandler+0x604>
 8005962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00c      	beq.n	8005988 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fdde 	bl	8006530 <UART_EndTransmit_IT>
    return;
 8005974:	e008      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
      return;
 8005976:	bf00      	nop
 8005978:	e006      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
    return;
 800597a:	bf00      	nop
 800597c:	e004      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
      return;
 800597e:	bf00      	nop
 8005980:	e002      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
      return;
 8005982:	bf00      	nop
 8005984:	e000      	b.n	8005988 <HAL_UART_IRQHandler+0x604>
    return;
 8005986:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005988:	37e8      	adds	r7, #232	@ 0xe8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop

08005990 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059d4:	b08a      	sub	sp, #40	@ 0x28
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689a      	ldr	r2, [r3, #8]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	431a      	orrs	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	431a      	orrs	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	4ba4      	ldr	r3, [pc, #656]	@ (8005c90 <UART_SetConfig+0x2c0>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a08:	430b      	orrs	r3, r1
 8005a0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a99      	ldr	r2, [pc, #612]	@ (8005c94 <UART_SetConfig+0x2c4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d004      	beq.n	8005a3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a90      	ldr	r2, [pc, #576]	@ (8005c98 <UART_SetConfig+0x2c8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d126      	bne.n	8005aa8 <UART_SetConfig+0xd8>
 8005a5a:	4b90      	ldr	r3, [pc, #576]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a60:	f003 0303 	and.w	r3, r3, #3
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d81b      	bhi.n	8005aa0 <UART_SetConfig+0xd0>
 8005a68:	a201      	add	r2, pc, #4	@ (adr r2, 8005a70 <UART_SetConfig+0xa0>)
 8005a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6e:	bf00      	nop
 8005a70:	08005a81 	.word	0x08005a81
 8005a74:	08005a91 	.word	0x08005a91
 8005a78:	08005a89 	.word	0x08005a89
 8005a7c:	08005a99 	.word	0x08005a99
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a86:	e116      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a8e:	e112      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005a90:	2304      	movs	r3, #4
 8005a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a96:	e10e      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005a98:	2308      	movs	r3, #8
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9e:	e10a      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005aa0:	2310      	movs	r3, #16
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e106      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a7c      	ldr	r2, [pc, #496]	@ (8005ca0 <UART_SetConfig+0x2d0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d138      	bne.n	8005b24 <UART_SetConfig+0x154>
 8005ab2:	4b7a      	ldr	r3, [pc, #488]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab8:	f003 030c 	and.w	r3, r3, #12
 8005abc:	2b0c      	cmp	r3, #12
 8005abe:	d82d      	bhi.n	8005b1c <UART_SetConfig+0x14c>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <UART_SetConfig+0xf8>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005afd 	.word	0x08005afd
 8005acc:	08005b1d 	.word	0x08005b1d
 8005ad0:	08005b1d 	.word	0x08005b1d
 8005ad4:	08005b1d 	.word	0x08005b1d
 8005ad8:	08005b0d 	.word	0x08005b0d
 8005adc:	08005b1d 	.word	0x08005b1d
 8005ae0:	08005b1d 	.word	0x08005b1d
 8005ae4:	08005b1d 	.word	0x08005b1d
 8005ae8:	08005b05 	.word	0x08005b05
 8005aec:	08005b1d 	.word	0x08005b1d
 8005af0:	08005b1d 	.word	0x08005b1d
 8005af4:	08005b1d 	.word	0x08005b1d
 8005af8:	08005b15 	.word	0x08005b15
 8005afc:	2300      	movs	r3, #0
 8005afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b02:	e0d8      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b04:	2302      	movs	r3, #2
 8005b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0a:	e0d4      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b0c:	2304      	movs	r3, #4
 8005b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b12:	e0d0      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b14:	2308      	movs	r3, #8
 8005b16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b1a:	e0cc      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b1c:	2310      	movs	r3, #16
 8005b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b22:	e0c8      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a5e      	ldr	r2, [pc, #376]	@ (8005ca4 <UART_SetConfig+0x2d4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d125      	bne.n	8005b7a <UART_SetConfig+0x1aa>
 8005b2e:	4b5b      	ldr	r3, [pc, #364]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b34:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b38:	2b30      	cmp	r3, #48	@ 0x30
 8005b3a:	d016      	beq.n	8005b6a <UART_SetConfig+0x19a>
 8005b3c:	2b30      	cmp	r3, #48	@ 0x30
 8005b3e:	d818      	bhi.n	8005b72 <UART_SetConfig+0x1a2>
 8005b40:	2b20      	cmp	r3, #32
 8005b42:	d00a      	beq.n	8005b5a <UART_SetConfig+0x18a>
 8005b44:	2b20      	cmp	r3, #32
 8005b46:	d814      	bhi.n	8005b72 <UART_SetConfig+0x1a2>
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <UART_SetConfig+0x182>
 8005b4c:	2b10      	cmp	r3, #16
 8005b4e:	d008      	beq.n	8005b62 <UART_SetConfig+0x192>
 8005b50:	e00f      	b.n	8005b72 <UART_SetConfig+0x1a2>
 8005b52:	2300      	movs	r3, #0
 8005b54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b58:	e0ad      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b5a:	2302      	movs	r3, #2
 8005b5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b60:	e0a9      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b62:	2304      	movs	r3, #4
 8005b64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b68:	e0a5      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b6a:	2308      	movs	r3, #8
 8005b6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b70:	e0a1      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b72:	2310      	movs	r3, #16
 8005b74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b78:	e09d      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a4a      	ldr	r2, [pc, #296]	@ (8005ca8 <UART_SetConfig+0x2d8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d125      	bne.n	8005bd0 <UART_SetConfig+0x200>
 8005b84:	4b45      	ldr	r3, [pc, #276]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b90:	d016      	beq.n	8005bc0 <UART_SetConfig+0x1f0>
 8005b92:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b94:	d818      	bhi.n	8005bc8 <UART_SetConfig+0x1f8>
 8005b96:	2b80      	cmp	r3, #128	@ 0x80
 8005b98:	d00a      	beq.n	8005bb0 <UART_SetConfig+0x1e0>
 8005b9a:	2b80      	cmp	r3, #128	@ 0x80
 8005b9c:	d814      	bhi.n	8005bc8 <UART_SetConfig+0x1f8>
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <UART_SetConfig+0x1d8>
 8005ba2:	2b40      	cmp	r3, #64	@ 0x40
 8005ba4:	d008      	beq.n	8005bb8 <UART_SetConfig+0x1e8>
 8005ba6:	e00f      	b.n	8005bc8 <UART_SetConfig+0x1f8>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bae:	e082      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bb6:	e07e      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005bb8:	2304      	movs	r3, #4
 8005bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bbe:	e07a      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005bc0:	2308      	movs	r3, #8
 8005bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bc6:	e076      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005bc8:	2310      	movs	r3, #16
 8005bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bce:	e072      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a35      	ldr	r2, [pc, #212]	@ (8005cac <UART_SetConfig+0x2dc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d12a      	bne.n	8005c30 <UART_SetConfig+0x260>
 8005bda:	4b30      	ldr	r3, [pc, #192]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005be8:	d01a      	beq.n	8005c20 <UART_SetConfig+0x250>
 8005bea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bee:	d81b      	bhi.n	8005c28 <UART_SetConfig+0x258>
 8005bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bf4:	d00c      	beq.n	8005c10 <UART_SetConfig+0x240>
 8005bf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bfa:	d815      	bhi.n	8005c28 <UART_SetConfig+0x258>
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <UART_SetConfig+0x238>
 8005c00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c04:	d008      	beq.n	8005c18 <UART_SetConfig+0x248>
 8005c06:	e00f      	b.n	8005c28 <UART_SetConfig+0x258>
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c0e:	e052      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c10:	2302      	movs	r3, #2
 8005c12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c16:	e04e      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c18:	2304      	movs	r3, #4
 8005c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c1e:	e04a      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c20:	2308      	movs	r3, #8
 8005c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c26:	e046      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c28:	2310      	movs	r3, #16
 8005c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c2e:	e042      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a17      	ldr	r2, [pc, #92]	@ (8005c94 <UART_SetConfig+0x2c4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d13a      	bne.n	8005cb0 <UART_SetConfig+0x2e0>
 8005c3a:	4b18      	ldr	r3, [pc, #96]	@ (8005c9c <UART_SetConfig+0x2cc>)
 8005c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c48:	d01a      	beq.n	8005c80 <UART_SetConfig+0x2b0>
 8005c4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c4e:	d81b      	bhi.n	8005c88 <UART_SetConfig+0x2b8>
 8005c50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c54:	d00c      	beq.n	8005c70 <UART_SetConfig+0x2a0>
 8005c56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c5a:	d815      	bhi.n	8005c88 <UART_SetConfig+0x2b8>
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <UART_SetConfig+0x298>
 8005c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c64:	d008      	beq.n	8005c78 <UART_SetConfig+0x2a8>
 8005c66:	e00f      	b.n	8005c88 <UART_SetConfig+0x2b8>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c6e:	e022      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c70:	2302      	movs	r3, #2
 8005c72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c76:	e01e      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c78:	2304      	movs	r3, #4
 8005c7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c7e:	e01a      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c80:	2308      	movs	r3, #8
 8005c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c86:	e016      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c88:	2310      	movs	r3, #16
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c8e:	e012      	b.n	8005cb6 <UART_SetConfig+0x2e6>
 8005c90:	efff69f3 	.word	0xefff69f3
 8005c94:	40008000 	.word	0x40008000
 8005c98:	40013800 	.word	0x40013800
 8005c9c:	40021000 	.word	0x40021000
 8005ca0:	40004400 	.word	0x40004400
 8005ca4:	40004800 	.word	0x40004800
 8005ca8:	40004c00 	.word	0x40004c00
 8005cac:	40005000 	.word	0x40005000
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a9f      	ldr	r2, [pc, #636]	@ (8005f38 <UART_SetConfig+0x568>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d17a      	bne.n	8005db6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cc4:	2b08      	cmp	r3, #8
 8005cc6:	d824      	bhi.n	8005d12 <UART_SetConfig+0x342>
 8005cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cd0 <UART_SetConfig+0x300>)
 8005cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cce:	bf00      	nop
 8005cd0:	08005cf5 	.word	0x08005cf5
 8005cd4:	08005d13 	.word	0x08005d13
 8005cd8:	08005cfd 	.word	0x08005cfd
 8005cdc:	08005d13 	.word	0x08005d13
 8005ce0:	08005d03 	.word	0x08005d03
 8005ce4:	08005d13 	.word	0x08005d13
 8005ce8:	08005d13 	.word	0x08005d13
 8005cec:	08005d13 	.word	0x08005d13
 8005cf0:	08005d0b 	.word	0x08005d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cf4:	f7fe f894 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 8005cf8:	61f8      	str	r0, [r7, #28]
        break;
 8005cfa:	e010      	b.n	8005d1e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cfc:	4b8f      	ldr	r3, [pc, #572]	@ (8005f3c <UART_SetConfig+0x56c>)
 8005cfe:	61fb      	str	r3, [r7, #28]
        break;
 8005d00:	e00d      	b.n	8005d1e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d02:	f7fd fff5 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8005d06:	61f8      	str	r0, [r7, #28]
        break;
 8005d08:	e009      	b.n	8005d1e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d0e:	61fb      	str	r3, [r7, #28]
        break;
 8005d10:	e005      	b.n	8005d1e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d1c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f000 80fb 	beq.w	8005f1c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	4413      	add	r3, r2
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d305      	bcc.n	8005d42 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d903      	bls.n	8005d4a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d48:	e0e8      	b.n	8005f1c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	461c      	mov	r4, r3
 8005d50:	4615      	mov	r5, r2
 8005d52:	f04f 0200 	mov.w	r2, #0
 8005d56:	f04f 0300 	mov.w	r3, #0
 8005d5a:	022b      	lsls	r3, r5, #8
 8005d5c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d60:	0222      	lsls	r2, r4, #8
 8005d62:	68f9      	ldr	r1, [r7, #12]
 8005d64:	6849      	ldr	r1, [r1, #4]
 8005d66:	0849      	lsrs	r1, r1, #1
 8005d68:	2000      	movs	r0, #0
 8005d6a:	4688      	mov	r8, r1
 8005d6c:	4681      	mov	r9, r0
 8005d6e:	eb12 0a08 	adds.w	sl, r2, r8
 8005d72:	eb43 0b09 	adc.w	fp, r3, r9
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	603b      	str	r3, [r7, #0]
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d84:	4650      	mov	r0, sl
 8005d86:	4659      	mov	r1, fp
 8005d88:	f7fa fa8a 	bl	80002a0 <__aeabi_uldivmod>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4613      	mov	r3, r2
 8005d92:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d9a:	d308      	bcc.n	8005dae <UART_SetConfig+0x3de>
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005da2:	d204      	bcs.n	8005dae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	60da      	str	r2, [r3, #12]
 8005dac:	e0b6      	b.n	8005f1c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005db4:	e0b2      	b.n	8005f1c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dbe:	d15e      	bne.n	8005e7e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005dc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d828      	bhi.n	8005e1a <UART_SetConfig+0x44a>
 8005dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005dd0 <UART_SetConfig+0x400>)
 8005dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dce:	bf00      	nop
 8005dd0:	08005df5 	.word	0x08005df5
 8005dd4:	08005dfd 	.word	0x08005dfd
 8005dd8:	08005e05 	.word	0x08005e05
 8005ddc:	08005e1b 	.word	0x08005e1b
 8005de0:	08005e0b 	.word	0x08005e0b
 8005de4:	08005e1b 	.word	0x08005e1b
 8005de8:	08005e1b 	.word	0x08005e1b
 8005dec:	08005e1b 	.word	0x08005e1b
 8005df0:	08005e13 	.word	0x08005e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005df4:	f7fe f814 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 8005df8:	61f8      	str	r0, [r7, #28]
        break;
 8005dfa:	e014      	b.n	8005e26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dfc:	f7fe f826 	bl	8003e4c <HAL_RCC_GetPCLK2Freq>
 8005e00:	61f8      	str	r0, [r7, #28]
        break;
 8005e02:	e010      	b.n	8005e26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e04:	4b4d      	ldr	r3, [pc, #308]	@ (8005f3c <UART_SetConfig+0x56c>)
 8005e06:	61fb      	str	r3, [r7, #28]
        break;
 8005e08:	e00d      	b.n	8005e26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e0a:	f7fd ff71 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8005e0e:	61f8      	str	r0, [r7, #28]
        break;
 8005e10:	e009      	b.n	8005e26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e16:	61fb      	str	r3, [r7, #28]
        break;
 8005e18:	e005      	b.n	8005e26 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d077      	beq.n	8005f1c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	005a      	lsls	r2, r3, #1
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	085b      	lsrs	r3, r3, #1
 8005e36:	441a      	add	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e40:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	2b0f      	cmp	r3, #15
 8005e46:	d916      	bls.n	8005e76 <UART_SetConfig+0x4a6>
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e4e:	d212      	bcs.n	8005e76 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	f023 030f 	bic.w	r3, r3, #15
 8005e58:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	085b      	lsrs	r3, r3, #1
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	8afb      	ldrh	r3, [r7, #22]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	8afa      	ldrh	r2, [r7, #22]
 8005e72:	60da      	str	r2, [r3, #12]
 8005e74:	e052      	b.n	8005f1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e7c:	e04e      	b.n	8005f1c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e7e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d827      	bhi.n	8005ed6 <UART_SetConfig+0x506>
 8005e86:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <UART_SetConfig+0x4bc>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005eb1 	.word	0x08005eb1
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005ec1 	.word	0x08005ec1
 8005e98:	08005ed7 	.word	0x08005ed7
 8005e9c:	08005ec7 	.word	0x08005ec7
 8005ea0:	08005ed7 	.word	0x08005ed7
 8005ea4:	08005ed7 	.word	0x08005ed7
 8005ea8:	08005ed7 	.word	0x08005ed7
 8005eac:	08005ecf 	.word	0x08005ecf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005eb0:	f7fd ffb6 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 8005eb4:	61f8      	str	r0, [r7, #28]
        break;
 8005eb6:	e014      	b.n	8005ee2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005eb8:	f7fd ffc8 	bl	8003e4c <HAL_RCC_GetPCLK2Freq>
 8005ebc:	61f8      	str	r0, [r7, #28]
        break;
 8005ebe:	e010      	b.n	8005ee2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8005f3c <UART_SetConfig+0x56c>)
 8005ec2:	61fb      	str	r3, [r7, #28]
        break;
 8005ec4:	e00d      	b.n	8005ee2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ec6:	f7fd ff13 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8005eca:	61f8      	str	r0, [r7, #28]
        break;
 8005ecc:	e009      	b.n	8005ee2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ed2:	61fb      	str	r3, [r7, #28]
        break;
 8005ed4:	e005      	b.n	8005ee2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005ee0:	bf00      	nop
    }

    if (pclk != 0U)
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d019      	beq.n	8005f1c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	085a      	lsrs	r2, r3, #1
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	441a      	add	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	2b0f      	cmp	r3, #15
 8005f00:	d909      	bls.n	8005f16 <UART_SetConfig+0x546>
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f08:	d205      	bcs.n	8005f16 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	60da      	str	r2, [r3, #12]
 8005f14:	e002      	b.n	8005f1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f28:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3728      	adds	r7, #40	@ 0x28
 8005f30:	46bd      	mov	sp, r7
 8005f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f36:	bf00      	nop
 8005f38:	40008000 	.word	0x40008000
 8005f3c:	00f42400 	.word	0x00f42400

08005f40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	f003 0308 	and.w	r3, r3, #8
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00a      	beq.n	8005f6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00a      	beq.n	8005f8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00a      	beq.n	8005fae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	430a      	orrs	r2, r1
 8005fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb2:	f003 0304 	and.w	r3, r3, #4
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00a      	beq.n	8005fd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	f003 0310 	and.w	r3, r3, #16
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00a      	beq.n	8005ff2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	f003 0320 	and.w	r3, r3, #32
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	430a      	orrs	r2, r1
 8006012:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800601c:	2b00      	cmp	r3, #0
 800601e:	d01a      	beq.n	8006056 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800603e:	d10a      	bne.n	8006056 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	605a      	str	r2, [r3, #4]
  }
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b098      	sub	sp, #96	@ 0x60
 8006088:	af02      	add	r7, sp, #8
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006094:	f7fc f98c 	bl	80023b0 <HAL_GetTick>
 8006098:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d12e      	bne.n	8006106 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060b0:	2200      	movs	r2, #0
 80060b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f88c 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d021      	beq.n	8006106 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ca:	e853 3f00 	ldrex	r3, [r3]
 80060ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	461a      	mov	r2, r3
 80060de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80060e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060e8:	e841 2300 	strex	r3, r2, [r1]
 80060ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1e6      	bne.n	80060c2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2220      	movs	r2, #32
 80060f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e062      	b.n	80061cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b04      	cmp	r3, #4
 8006112:	d149      	bne.n	80061a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006114:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800611c:	2200      	movs	r2, #0
 800611e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f856 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d03c      	beq.n	80061a8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006136:	e853 3f00 	ldrex	r3, [r3]
 800613a:	623b      	str	r3, [r7, #32]
   return(result);
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006142:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	461a      	mov	r2, r3
 800614a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800614c:	633b      	str	r3, [r7, #48]	@ 0x30
 800614e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006150:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006154:	e841 2300 	strex	r3, r2, [r1]
 8006158:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800615a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1e6      	bne.n	800612e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	3308      	adds	r3, #8
 8006166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0301 	bic.w	r3, r3, #1
 8006176:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	3308      	adds	r3, #8
 800617e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006180:	61fa      	str	r2, [r7, #28]
 8006182:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	69b9      	ldr	r1, [r7, #24]
 8006186:	69fa      	ldr	r2, [r7, #28]
 8006188:	e841 2300 	strex	r3, r2, [r1]
 800618c:	617b      	str	r3, [r7, #20]
   return(result);
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e5      	bne.n	8006160 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2220      	movs	r2, #32
 8006198:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e011      	b.n	80061cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2220      	movs	r2, #32
 80061ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3758      	adds	r7, #88	@ 0x58
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	603b      	str	r3, [r7, #0]
 80061e0:	4613      	mov	r3, r2
 80061e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e4:	e04f      	b.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ec:	d04b      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ee:	f7fc f8df 	bl	80023b0 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d302      	bcc.n	8006204 <UART_WaitOnFlagUntilTimeout+0x30>
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e04e      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d037      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	2b80      	cmp	r3, #128	@ 0x80
 800621a:	d034      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2b40      	cmp	r3, #64	@ 0x40
 8006220:	d031      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f003 0308 	and.w	r3, r3, #8
 800622c:	2b08      	cmp	r3, #8
 800622e:	d110      	bne.n	8006252 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2208      	movs	r2, #8
 8006236:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 f8ff 	bl	800643c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2208      	movs	r2, #8
 8006242:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e029      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800625c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006260:	d111      	bne.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800626a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f8e5 	bl	800643c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e00f      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69da      	ldr	r2, [r3, #28]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4013      	ands	r3, r2
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	429a      	cmp	r2, r3
 8006294:	bf0c      	ite	eq
 8006296:	2301      	moveq	r3, #1
 8006298:	2300      	movne	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	461a      	mov	r2, r3
 800629e:	79fb      	ldrb	r3, [r7, #7]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d0a0      	beq.n	80061e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
	...

080062b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b097      	sub	sp, #92	@ 0x5c
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	4613      	mov	r3, r2
 80062bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	68ba      	ldr	r2, [r7, #8]
 80062c2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	88fa      	ldrh	r2, [r7, #6]
 80062c8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	88fa      	ldrh	r2, [r7, #6]
 80062d0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e2:	d10e      	bne.n	8006302 <UART_Start_Receive_IT+0x52>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d105      	bne.n	80062f8 <UART_Start_Receive_IT+0x48>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80062f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80062f6:	e02d      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	22ff      	movs	r2, #255	@ 0xff
 80062fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006300:	e028      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10d      	bne.n	8006326 <UART_Start_Receive_IT+0x76>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d104      	bne.n	800631c <UART_Start_Receive_IT+0x6c>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	22ff      	movs	r2, #255	@ 0xff
 8006316:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800631a:	e01b      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	227f      	movs	r2, #127	@ 0x7f
 8006320:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006324:	e016      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800632e:	d10d      	bne.n	800634c <UART_Start_Receive_IT+0x9c>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d104      	bne.n	8006342 <UART_Start_Receive_IT+0x92>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	227f      	movs	r2, #127	@ 0x7f
 800633c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006340:	e008      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	223f      	movs	r2, #63	@ 0x3f
 8006346:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800634a:	e003      	b.n	8006354 <UART_Start_Receive_IT+0xa4>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2222      	movs	r2, #34	@ 0x22
 8006360:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	3308      	adds	r3, #8
 800636a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006376:	f043 0301 	orr.w	r3, r3, #1
 800637a:	657b      	str	r3, [r7, #84]	@ 0x54
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3308      	adds	r3, #8
 8006382:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006384:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006386:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800638a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e5      	bne.n	8006364 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063a0:	d107      	bne.n	80063b2 <UART_Start_Receive_IT+0x102>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d103      	bne.n	80063b2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4a21      	ldr	r2, [pc, #132]	@ (8006434 <UART_Start_Receive_IT+0x184>)
 80063ae:	669a      	str	r2, [r3, #104]	@ 0x68
 80063b0:	e002      	b.n	80063b8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	4a20      	ldr	r2, [pc, #128]	@ (8006438 <UART_Start_Receive_IT+0x188>)
 80063b6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d019      	beq.n	80063f4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80063d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063de:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80063ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e6      	bne.n	80063c0 <UART_Start_Receive_IT+0x110>
 80063f2:	e018      	b.n	8006426 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	613b      	str	r3, [r7, #16]
   return(result);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f043 0320 	orr.w	r3, r3, #32
 8006408:	653b      	str	r3, [r7, #80]	@ 0x50
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006412:	623b      	str	r3, [r7, #32]
 8006414:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006416:	69f9      	ldr	r1, [r7, #28]
 8006418:	6a3a      	ldr	r2, [r7, #32]
 800641a:	e841 2300 	strex	r3, r2, [r1]
 800641e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1e6      	bne.n	80063f4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	375c      	adds	r7, #92	@ 0x5c
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	08006741 	.word	0x08006741
 8006438:	08006585 	.word	0x08006585

0800643c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800643c:	b480      	push	{r7}
 800643e:	b095      	sub	sp, #84	@ 0x54
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006454:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006458:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006462:	643b      	str	r3, [r7, #64]	@ 0x40
 8006464:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e6      	bne.n	8006444 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	61fb      	str	r3, [r7, #28]
   return(result);
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	f023 0301 	bic.w	r3, r3, #1
 800648c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3308      	adds	r3, #8
 8006494:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006496:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006498:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800649c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e5      	bne.n	8006476 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d118      	bne.n	80064e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	60bb      	str	r3, [r7, #8]
   return(result);
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f023 0310 	bic.w	r3, r3, #16
 80064c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064d0:	61bb      	str	r3, [r7, #24]
 80064d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	6979      	ldr	r1, [r7, #20]
 80064d6:	69ba      	ldr	r2, [r7, #24]
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	613b      	str	r3, [r7, #16]
   return(result);
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e6      	bne.n	80064b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2220      	movs	r2, #32
 80064e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80064f8:	bf00      	nop
 80064fa:	3754      	adds	r7, #84	@ 0x54
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006510:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f7ff fa3e 	bl	80059a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b088      	sub	sp, #32
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	e853 3f00 	ldrex	r3, [r3]
 8006544:	60bb      	str	r3, [r7, #8]
   return(result);
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800654c:	61fb      	str	r3, [r7, #28]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	461a      	mov	r2, r3
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655a:	6979      	ldr	r1, [r7, #20]
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	e841 2300 	strex	r3, r2, [r1]
 8006562:	613b      	str	r3, [r7, #16]
   return(result);
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1e6      	bne.n	8006538 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2220      	movs	r2, #32
 800656e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7ff fa0a 	bl	8005990 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800657c:	bf00      	nop
 800657e:	3720      	adds	r7, #32
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b09c      	sub	sp, #112	@ 0x70
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006592:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800659c:	2b22      	cmp	r3, #34	@ 0x22
 800659e:	f040 80be 	bne.w	800671e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80065a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80065ac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065b0:	b2d9      	uxtb	r1, r3
 80065b2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065bc:	400a      	ands	r2, r1
 80065be:	b2d2      	uxtb	r2, r2
 80065c0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f040 80a3 	bne.w	8006732 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006600:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	461a      	mov	r2, r3
 8006608:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800660a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800660c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006610:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006618:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e6      	bne.n	80065ec <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	3308      	adds	r3, #8
 8006624:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800662e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006630:	f023 0301 	bic.w	r3, r3, #1
 8006634:	667b      	str	r3, [r7, #100]	@ 0x64
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	3308      	adds	r3, #8
 800663c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800663e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006640:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006644:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800664c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e5      	bne.n	800661e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2220      	movs	r2, #32
 8006656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a34      	ldr	r2, [pc, #208]	@ (800673c <UART_RxISR_8BIT+0x1b8>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d01f      	beq.n	80066b0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800667a:	2b00      	cmp	r3, #0
 800667c:	d018      	beq.n	80066b0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	e853 3f00 	ldrex	r3, [r3]
 800668a:	623b      	str	r3, [r7, #32]
   return(result);
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006692:	663b      	str	r3, [r7, #96]	@ 0x60
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	461a      	mov	r2, r3
 800669a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800669c:	633b      	str	r3, [r7, #48]	@ 0x30
 800669e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066a4:	e841 2300 	strex	r3, r2, [r1]
 80066a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1e6      	bne.n	800667e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d12e      	bne.n	8006716 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	e853 3f00 	ldrex	r3, [r3]
 80066ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0310 	bic.w	r3, r3, #16
 80066d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	461a      	mov	r2, r3
 80066da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066dc:	61fb      	str	r3, [r7, #28]
 80066de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e0:	69b9      	ldr	r1, [r7, #24]
 80066e2:	69fa      	ldr	r2, [r7, #28]
 80066e4:	e841 2300 	strex	r3, r2, [r1]
 80066e8:	617b      	str	r3, [r7, #20]
   return(result);
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1e6      	bne.n	80066be <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	f003 0310 	and.w	r3, r3, #16
 80066fa:	2b10      	cmp	r3, #16
 80066fc:	d103      	bne.n	8006706 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2210      	movs	r2, #16
 8006704:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800670c:	4619      	mov	r1, r3
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7ff f952 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006714:	e00d      	b.n	8006732 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fa f98c 	bl	8000a34 <HAL_UART_RxCpltCallback>
}
 800671c:	e009      	b.n	8006732 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	8b1b      	ldrh	r3, [r3, #24]
 8006724:	b29a      	uxth	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f042 0208 	orr.w	r2, r2, #8
 800672e:	b292      	uxth	r2, r2
 8006730:	831a      	strh	r2, [r3, #24]
}
 8006732:	bf00      	nop
 8006734:	3770      	adds	r7, #112	@ 0x70
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	40008000 	.word	0x40008000

08006740 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b09c      	sub	sp, #112	@ 0x70
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800674e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006758:	2b22      	cmp	r3, #34	@ 0x22
 800675a:	f040 80be 	bne.w	80068da <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006764:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800676c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800676e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006772:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006776:	4013      	ands	r3, r2
 8006778:	b29a      	uxth	r2, r3
 800677a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800677c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006782:	1c9a      	adds	r2, r3, #2
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f040 80a3 	bne.w	80068ee <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067b0:	e853 3f00 	ldrex	r3, [r3]
 80067b4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80067b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80067c8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80067d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e6      	bne.n	80067a8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3308      	adds	r3, #8
 80067e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e4:	e853 3f00 	ldrex	r3, [r3]
 80067e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	f023 0301 	bic.w	r3, r3, #1
 80067f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	3308      	adds	r3, #8
 80067f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80067fa:	643a      	str	r2, [r7, #64]	@ 0x40
 80067fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006800:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006802:	e841 2300 	strex	r3, r2, [r1]
 8006806:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1e5      	bne.n	80067da <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2220      	movs	r2, #32
 8006812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a34      	ldr	r2, [pc, #208]	@ (80068f8 <UART_RxISR_16BIT+0x1b8>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d01f      	beq.n	800686c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d018      	beq.n	800686c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006840:	6a3b      	ldr	r3, [r7, #32]
 8006842:	e853 3f00 	ldrex	r3, [r3]
 8006846:	61fb      	str	r3, [r7, #28]
   return(result);
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800684e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	461a      	mov	r2, r3
 8006856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006858:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800685a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800685e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006860:	e841 2300 	strex	r3, r2, [r1]
 8006864:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1e6      	bne.n	800683a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006870:	2b01      	cmp	r3, #1
 8006872:	d12e      	bne.n	80068d2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	60bb      	str	r3, [r7, #8]
   return(result);
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f023 0310 	bic.w	r3, r3, #16
 800688e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006898:	61bb      	str	r3, [r7, #24]
 800689a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	6979      	ldr	r1, [r7, #20]
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	613b      	str	r3, [r7, #16]
   return(result);
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e6      	bne.n	800687a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	f003 0310 	and.w	r3, r3, #16
 80068b6:	2b10      	cmp	r3, #16
 80068b8:	d103      	bne.n	80068c2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2210      	movs	r2, #16
 80068c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068c8:	4619      	mov	r1, r3
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f7ff f874 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068d0:	e00d      	b.n	80068ee <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f7fa f8ae 	bl	8000a34 <HAL_UART_RxCpltCallback>
}
 80068d8:	e009      	b.n	80068ee <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	8b1b      	ldrh	r3, [r3, #24]
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f042 0208 	orr.w	r2, r2, #8
 80068ea:	b292      	uxth	r2, r2
 80068ec:	831a      	strh	r2, [r3, #24]
}
 80068ee:	bf00      	nop
 80068f0:	3770      	adds	r7, #112	@ 0x70
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	40008000 	.word	0x40008000

080068fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <atoi>:
 8006910:	220a      	movs	r2, #10
 8006912:	2100      	movs	r1, #0
 8006914:	f000 b8e6 	b.w	8006ae4 <strtol>

08006918 <srand>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4b10      	ldr	r3, [pc, #64]	@ (800695c <srand+0x44>)
 800691c:	681d      	ldr	r5, [r3, #0]
 800691e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006920:	4604      	mov	r4, r0
 8006922:	b9b3      	cbnz	r3, 8006952 <srand+0x3a>
 8006924:	2018      	movs	r0, #24
 8006926:	f000 fdc1 	bl	80074ac <malloc>
 800692a:	4602      	mov	r2, r0
 800692c:	6328      	str	r0, [r5, #48]	@ 0x30
 800692e:	b920      	cbnz	r0, 800693a <srand+0x22>
 8006930:	4b0b      	ldr	r3, [pc, #44]	@ (8006960 <srand+0x48>)
 8006932:	480c      	ldr	r0, [pc, #48]	@ (8006964 <srand+0x4c>)
 8006934:	2146      	movs	r1, #70	@ 0x46
 8006936:	f000 fd51 	bl	80073dc <__assert_func>
 800693a:	490b      	ldr	r1, [pc, #44]	@ (8006968 <srand+0x50>)
 800693c:	4b0b      	ldr	r3, [pc, #44]	@ (800696c <srand+0x54>)
 800693e:	e9c0 1300 	strd	r1, r3, [r0]
 8006942:	4b0b      	ldr	r3, [pc, #44]	@ (8006970 <srand+0x58>)
 8006944:	6083      	str	r3, [r0, #8]
 8006946:	230b      	movs	r3, #11
 8006948:	8183      	strh	r3, [r0, #12]
 800694a:	2100      	movs	r1, #0
 800694c:	2001      	movs	r0, #1
 800694e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006952:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006954:	2200      	movs	r2, #0
 8006956:	611c      	str	r4, [r3, #16]
 8006958:	615a      	str	r2, [r3, #20]
 800695a:	bd38      	pop	{r3, r4, r5, pc}
 800695c:	200000bc 	.word	0x200000bc
 8006960:	0800a470 	.word	0x0800a470
 8006964:	0800a487 	.word	0x0800a487
 8006968:	abcd330e 	.word	0xabcd330e
 800696c:	e66d1234 	.word	0xe66d1234
 8006970:	0005deec 	.word	0x0005deec

08006974 <rand>:
 8006974:	4b16      	ldr	r3, [pc, #88]	@ (80069d0 <rand+0x5c>)
 8006976:	b510      	push	{r4, lr}
 8006978:	681c      	ldr	r4, [r3, #0]
 800697a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800697c:	b9b3      	cbnz	r3, 80069ac <rand+0x38>
 800697e:	2018      	movs	r0, #24
 8006980:	f000 fd94 	bl	80074ac <malloc>
 8006984:	4602      	mov	r2, r0
 8006986:	6320      	str	r0, [r4, #48]	@ 0x30
 8006988:	b920      	cbnz	r0, 8006994 <rand+0x20>
 800698a:	4b12      	ldr	r3, [pc, #72]	@ (80069d4 <rand+0x60>)
 800698c:	4812      	ldr	r0, [pc, #72]	@ (80069d8 <rand+0x64>)
 800698e:	2152      	movs	r1, #82	@ 0x52
 8006990:	f000 fd24 	bl	80073dc <__assert_func>
 8006994:	4911      	ldr	r1, [pc, #68]	@ (80069dc <rand+0x68>)
 8006996:	4b12      	ldr	r3, [pc, #72]	@ (80069e0 <rand+0x6c>)
 8006998:	e9c0 1300 	strd	r1, r3, [r0]
 800699c:	4b11      	ldr	r3, [pc, #68]	@ (80069e4 <rand+0x70>)
 800699e:	6083      	str	r3, [r0, #8]
 80069a0:	230b      	movs	r3, #11
 80069a2:	8183      	strh	r3, [r0, #12]
 80069a4:	2100      	movs	r1, #0
 80069a6:	2001      	movs	r0, #1
 80069a8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80069ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80069ae:	480e      	ldr	r0, [pc, #56]	@ (80069e8 <rand+0x74>)
 80069b0:	690b      	ldr	r3, [r1, #16]
 80069b2:	694c      	ldr	r4, [r1, #20]
 80069b4:	4a0d      	ldr	r2, [pc, #52]	@ (80069ec <rand+0x78>)
 80069b6:	4358      	muls	r0, r3
 80069b8:	fb02 0004 	mla	r0, r2, r4, r0
 80069bc:	fba3 3202 	umull	r3, r2, r3, r2
 80069c0:	3301      	adds	r3, #1
 80069c2:	eb40 0002 	adc.w	r0, r0, r2
 80069c6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80069ca:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80069ce:	bd10      	pop	{r4, pc}
 80069d0:	200000bc 	.word	0x200000bc
 80069d4:	0800a470 	.word	0x0800a470
 80069d8:	0800a487 	.word	0x0800a487
 80069dc:	abcd330e 	.word	0xabcd330e
 80069e0:	e66d1234 	.word	0xe66d1234
 80069e4:	0005deec 	.word	0x0005deec
 80069e8:	5851f42d 	.word	0x5851f42d
 80069ec:	4c957f2d 	.word	0x4c957f2d

080069f0 <_strtol_l.isra.0>:
 80069f0:	2b24      	cmp	r3, #36	@ 0x24
 80069f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f6:	4686      	mov	lr, r0
 80069f8:	4690      	mov	r8, r2
 80069fa:	d801      	bhi.n	8006a00 <_strtol_l.isra.0+0x10>
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d106      	bne.n	8006a0e <_strtol_l.isra.0+0x1e>
 8006a00:	f000 fcb0 	bl	8007364 <__errno>
 8006a04:	2316      	movs	r3, #22
 8006a06:	6003      	str	r3, [r0, #0]
 8006a08:	2000      	movs	r0, #0
 8006a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0e:	4834      	ldr	r0, [pc, #208]	@ (8006ae0 <_strtol_l.isra.0+0xf0>)
 8006a10:	460d      	mov	r5, r1
 8006a12:	462a      	mov	r2, r5
 8006a14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a18:	5d06      	ldrb	r6, [r0, r4]
 8006a1a:	f016 0608 	ands.w	r6, r6, #8
 8006a1e:	d1f8      	bne.n	8006a12 <_strtol_l.isra.0+0x22>
 8006a20:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a22:	d110      	bne.n	8006a46 <_strtol_l.isra.0+0x56>
 8006a24:	782c      	ldrb	r4, [r5, #0]
 8006a26:	2601      	movs	r6, #1
 8006a28:	1c95      	adds	r5, r2, #2
 8006a2a:	f033 0210 	bics.w	r2, r3, #16
 8006a2e:	d115      	bne.n	8006a5c <_strtol_l.isra.0+0x6c>
 8006a30:	2c30      	cmp	r4, #48	@ 0x30
 8006a32:	d10d      	bne.n	8006a50 <_strtol_l.isra.0+0x60>
 8006a34:	782a      	ldrb	r2, [r5, #0]
 8006a36:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a3a:	2a58      	cmp	r2, #88	@ 0x58
 8006a3c:	d108      	bne.n	8006a50 <_strtol_l.isra.0+0x60>
 8006a3e:	786c      	ldrb	r4, [r5, #1]
 8006a40:	3502      	adds	r5, #2
 8006a42:	2310      	movs	r3, #16
 8006a44:	e00a      	b.n	8006a5c <_strtol_l.isra.0+0x6c>
 8006a46:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a48:	bf04      	itt	eq
 8006a4a:	782c      	ldrbeq	r4, [r5, #0]
 8006a4c:	1c95      	addeq	r5, r2, #2
 8006a4e:	e7ec      	b.n	8006a2a <_strtol_l.isra.0+0x3a>
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1f6      	bne.n	8006a42 <_strtol_l.isra.0+0x52>
 8006a54:	2c30      	cmp	r4, #48	@ 0x30
 8006a56:	bf14      	ite	ne
 8006a58:	230a      	movne	r3, #10
 8006a5a:	2308      	moveq	r3, #8
 8006a5c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a60:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a64:	2200      	movs	r2, #0
 8006a66:	fbbc f9f3 	udiv	r9, ip, r3
 8006a6a:	4610      	mov	r0, r2
 8006a6c:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a70:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a74:	2f09      	cmp	r7, #9
 8006a76:	d80f      	bhi.n	8006a98 <_strtol_l.isra.0+0xa8>
 8006a78:	463c      	mov	r4, r7
 8006a7a:	42a3      	cmp	r3, r4
 8006a7c:	dd1b      	ble.n	8006ab6 <_strtol_l.isra.0+0xc6>
 8006a7e:	1c57      	adds	r7, r2, #1
 8006a80:	d007      	beq.n	8006a92 <_strtol_l.isra.0+0xa2>
 8006a82:	4581      	cmp	r9, r0
 8006a84:	d314      	bcc.n	8006ab0 <_strtol_l.isra.0+0xc0>
 8006a86:	d101      	bne.n	8006a8c <_strtol_l.isra.0+0x9c>
 8006a88:	45a2      	cmp	sl, r4
 8006a8a:	db11      	blt.n	8006ab0 <_strtol_l.isra.0+0xc0>
 8006a8c:	fb00 4003 	mla	r0, r0, r3, r4
 8006a90:	2201      	movs	r2, #1
 8006a92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a96:	e7eb      	b.n	8006a70 <_strtol_l.isra.0+0x80>
 8006a98:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006a9c:	2f19      	cmp	r7, #25
 8006a9e:	d801      	bhi.n	8006aa4 <_strtol_l.isra.0+0xb4>
 8006aa0:	3c37      	subs	r4, #55	@ 0x37
 8006aa2:	e7ea      	b.n	8006a7a <_strtol_l.isra.0+0x8a>
 8006aa4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006aa8:	2f19      	cmp	r7, #25
 8006aaa:	d804      	bhi.n	8006ab6 <_strtol_l.isra.0+0xc6>
 8006aac:	3c57      	subs	r4, #87	@ 0x57
 8006aae:	e7e4      	b.n	8006a7a <_strtol_l.isra.0+0x8a>
 8006ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab4:	e7ed      	b.n	8006a92 <_strtol_l.isra.0+0xa2>
 8006ab6:	1c53      	adds	r3, r2, #1
 8006ab8:	d108      	bne.n	8006acc <_strtol_l.isra.0+0xdc>
 8006aba:	2322      	movs	r3, #34	@ 0x22
 8006abc:	f8ce 3000 	str.w	r3, [lr]
 8006ac0:	4660      	mov	r0, ip
 8006ac2:	f1b8 0f00 	cmp.w	r8, #0
 8006ac6:	d0a0      	beq.n	8006a0a <_strtol_l.isra.0+0x1a>
 8006ac8:	1e69      	subs	r1, r5, #1
 8006aca:	e006      	b.n	8006ada <_strtol_l.isra.0+0xea>
 8006acc:	b106      	cbz	r6, 8006ad0 <_strtol_l.isra.0+0xe0>
 8006ace:	4240      	negs	r0, r0
 8006ad0:	f1b8 0f00 	cmp.w	r8, #0
 8006ad4:	d099      	beq.n	8006a0a <_strtol_l.isra.0+0x1a>
 8006ad6:	2a00      	cmp	r2, #0
 8006ad8:	d1f6      	bne.n	8006ac8 <_strtol_l.isra.0+0xd8>
 8006ada:	f8c8 1000 	str.w	r1, [r8]
 8006ade:	e794      	b.n	8006a0a <_strtol_l.isra.0+0x1a>
 8006ae0:	0800a54f 	.word	0x0800a54f

08006ae4 <strtol>:
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	460a      	mov	r2, r1
 8006ae8:	4601      	mov	r1, r0
 8006aea:	4802      	ldr	r0, [pc, #8]	@ (8006af4 <strtol+0x10>)
 8006aec:	6800      	ldr	r0, [r0, #0]
 8006aee:	f7ff bf7f 	b.w	80069f0 <_strtol_l.isra.0>
 8006af2:	bf00      	nop
 8006af4:	200000bc 	.word	0x200000bc

08006af8 <__sflush_r>:
 8006af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b00:	0716      	lsls	r6, r2, #28
 8006b02:	4605      	mov	r5, r0
 8006b04:	460c      	mov	r4, r1
 8006b06:	d454      	bmi.n	8006bb2 <__sflush_r+0xba>
 8006b08:	684b      	ldr	r3, [r1, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	dc02      	bgt.n	8006b14 <__sflush_r+0x1c>
 8006b0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	dd48      	ble.n	8006ba6 <__sflush_r+0xae>
 8006b14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b16:	2e00      	cmp	r6, #0
 8006b18:	d045      	beq.n	8006ba6 <__sflush_r+0xae>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b20:	682f      	ldr	r7, [r5, #0]
 8006b22:	6a21      	ldr	r1, [r4, #32]
 8006b24:	602b      	str	r3, [r5, #0]
 8006b26:	d030      	beq.n	8006b8a <__sflush_r+0x92>
 8006b28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b2a:	89a3      	ldrh	r3, [r4, #12]
 8006b2c:	0759      	lsls	r1, r3, #29
 8006b2e:	d505      	bpl.n	8006b3c <__sflush_r+0x44>
 8006b30:	6863      	ldr	r3, [r4, #4]
 8006b32:	1ad2      	subs	r2, r2, r3
 8006b34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b36:	b10b      	cbz	r3, 8006b3c <__sflush_r+0x44>
 8006b38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b3a:	1ad2      	subs	r2, r2, r3
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b40:	6a21      	ldr	r1, [r4, #32]
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b0      	blx	r6
 8006b46:	1c43      	adds	r3, r0, #1
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	d106      	bne.n	8006b5a <__sflush_r+0x62>
 8006b4c:	6829      	ldr	r1, [r5, #0]
 8006b4e:	291d      	cmp	r1, #29
 8006b50:	d82b      	bhi.n	8006baa <__sflush_r+0xb2>
 8006b52:	4a2a      	ldr	r2, [pc, #168]	@ (8006bfc <__sflush_r+0x104>)
 8006b54:	40ca      	lsrs	r2, r1
 8006b56:	07d6      	lsls	r6, r2, #31
 8006b58:	d527      	bpl.n	8006baa <__sflush_r+0xb2>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	6062      	str	r2, [r4, #4]
 8006b5e:	04d9      	lsls	r1, r3, #19
 8006b60:	6922      	ldr	r2, [r4, #16]
 8006b62:	6022      	str	r2, [r4, #0]
 8006b64:	d504      	bpl.n	8006b70 <__sflush_r+0x78>
 8006b66:	1c42      	adds	r2, r0, #1
 8006b68:	d101      	bne.n	8006b6e <__sflush_r+0x76>
 8006b6a:	682b      	ldr	r3, [r5, #0]
 8006b6c:	b903      	cbnz	r3, 8006b70 <__sflush_r+0x78>
 8006b6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b72:	602f      	str	r7, [r5, #0]
 8006b74:	b1b9      	cbz	r1, 8006ba6 <__sflush_r+0xae>
 8006b76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b7a:	4299      	cmp	r1, r3
 8006b7c:	d002      	beq.n	8006b84 <__sflush_r+0x8c>
 8006b7e:	4628      	mov	r0, r5
 8006b80:	f000 fc4a 	bl	8007418 <_free_r>
 8006b84:	2300      	movs	r3, #0
 8006b86:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b88:	e00d      	b.n	8006ba6 <__sflush_r+0xae>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	47b0      	blx	r6
 8006b90:	4602      	mov	r2, r0
 8006b92:	1c50      	adds	r0, r2, #1
 8006b94:	d1c9      	bne.n	8006b2a <__sflush_r+0x32>
 8006b96:	682b      	ldr	r3, [r5, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0c6      	beq.n	8006b2a <__sflush_r+0x32>
 8006b9c:	2b1d      	cmp	r3, #29
 8006b9e:	d001      	beq.n	8006ba4 <__sflush_r+0xac>
 8006ba0:	2b16      	cmp	r3, #22
 8006ba2:	d11e      	bne.n	8006be2 <__sflush_r+0xea>
 8006ba4:	602f      	str	r7, [r5, #0]
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	e022      	b.n	8006bf0 <__sflush_r+0xf8>
 8006baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bae:	b21b      	sxth	r3, r3
 8006bb0:	e01b      	b.n	8006bea <__sflush_r+0xf2>
 8006bb2:	690f      	ldr	r7, [r1, #16]
 8006bb4:	2f00      	cmp	r7, #0
 8006bb6:	d0f6      	beq.n	8006ba6 <__sflush_r+0xae>
 8006bb8:	0793      	lsls	r3, r2, #30
 8006bba:	680e      	ldr	r6, [r1, #0]
 8006bbc:	bf08      	it	eq
 8006bbe:	694b      	ldreq	r3, [r1, #20]
 8006bc0:	600f      	str	r7, [r1, #0]
 8006bc2:	bf18      	it	ne
 8006bc4:	2300      	movne	r3, #0
 8006bc6:	eba6 0807 	sub.w	r8, r6, r7
 8006bca:	608b      	str	r3, [r1, #8]
 8006bcc:	f1b8 0f00 	cmp.w	r8, #0
 8006bd0:	dde9      	ble.n	8006ba6 <__sflush_r+0xae>
 8006bd2:	6a21      	ldr	r1, [r4, #32]
 8006bd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006bd6:	4643      	mov	r3, r8
 8006bd8:	463a      	mov	r2, r7
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b0      	blx	r6
 8006bde:	2800      	cmp	r0, #0
 8006be0:	dc08      	bgt.n	8006bf4 <__sflush_r+0xfc>
 8006be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bea:	81a3      	strh	r3, [r4, #12]
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf4:	4407      	add	r7, r0
 8006bf6:	eba8 0800 	sub.w	r8, r8, r0
 8006bfa:	e7e7      	b.n	8006bcc <__sflush_r+0xd4>
 8006bfc:	20400001 	.word	0x20400001

08006c00 <_fflush_r>:
 8006c00:	b538      	push	{r3, r4, r5, lr}
 8006c02:	690b      	ldr	r3, [r1, #16]
 8006c04:	4605      	mov	r5, r0
 8006c06:	460c      	mov	r4, r1
 8006c08:	b913      	cbnz	r3, 8006c10 <_fflush_r+0x10>
 8006c0a:	2500      	movs	r5, #0
 8006c0c:	4628      	mov	r0, r5
 8006c0e:	bd38      	pop	{r3, r4, r5, pc}
 8006c10:	b118      	cbz	r0, 8006c1a <_fflush_r+0x1a>
 8006c12:	6a03      	ldr	r3, [r0, #32]
 8006c14:	b90b      	cbnz	r3, 8006c1a <_fflush_r+0x1a>
 8006c16:	f000 f8bb 	bl	8006d90 <__sinit>
 8006c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0f3      	beq.n	8006c0a <_fflush_r+0xa>
 8006c22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c24:	07d0      	lsls	r0, r2, #31
 8006c26:	d404      	bmi.n	8006c32 <_fflush_r+0x32>
 8006c28:	0599      	lsls	r1, r3, #22
 8006c2a:	d402      	bmi.n	8006c32 <_fflush_r+0x32>
 8006c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c2e:	f000 fbc4 	bl	80073ba <__retarget_lock_acquire_recursive>
 8006c32:	4628      	mov	r0, r5
 8006c34:	4621      	mov	r1, r4
 8006c36:	f7ff ff5f 	bl	8006af8 <__sflush_r>
 8006c3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c3c:	07da      	lsls	r2, r3, #31
 8006c3e:	4605      	mov	r5, r0
 8006c40:	d4e4      	bmi.n	8006c0c <_fflush_r+0xc>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	059b      	lsls	r3, r3, #22
 8006c46:	d4e1      	bmi.n	8006c0c <_fflush_r+0xc>
 8006c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c4a:	f000 fbb7 	bl	80073bc <__retarget_lock_release_recursive>
 8006c4e:	e7dd      	b.n	8006c0c <_fflush_r+0xc>

08006c50 <fflush>:
 8006c50:	4601      	mov	r1, r0
 8006c52:	b920      	cbnz	r0, 8006c5e <fflush+0xe>
 8006c54:	4a04      	ldr	r2, [pc, #16]	@ (8006c68 <fflush+0x18>)
 8006c56:	4905      	ldr	r1, [pc, #20]	@ (8006c6c <fflush+0x1c>)
 8006c58:	4805      	ldr	r0, [pc, #20]	@ (8006c70 <fflush+0x20>)
 8006c5a:	f000 b8b1 	b.w	8006dc0 <_fwalk_sglue>
 8006c5e:	4b05      	ldr	r3, [pc, #20]	@ (8006c74 <fflush+0x24>)
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	f7ff bfcd 	b.w	8006c00 <_fflush_r>
 8006c66:	bf00      	nop
 8006c68:	200000b0 	.word	0x200000b0
 8006c6c:	08006c01 	.word	0x08006c01
 8006c70:	200000c0 	.word	0x200000c0
 8006c74:	200000bc 	.word	0x200000bc

08006c78 <std>:
 8006c78:	2300      	movs	r3, #0
 8006c7a:	b510      	push	{r4, lr}
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c86:	6083      	str	r3, [r0, #8]
 8006c88:	8181      	strh	r1, [r0, #12]
 8006c8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c8c:	81c2      	strh	r2, [r0, #14]
 8006c8e:	6183      	str	r3, [r0, #24]
 8006c90:	4619      	mov	r1, r3
 8006c92:	2208      	movs	r2, #8
 8006c94:	305c      	adds	r0, #92	@ 0x5c
 8006c96:	f000 faf1 	bl	800727c <memset>
 8006c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd0 <std+0x58>)
 8006c9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd4 <std+0x5c>)
 8006ca0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd8 <std+0x60>)
 8006ca4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8006cdc <std+0x64>)
 8006ca8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006caa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <std+0x68>)
 8006cac:	6224      	str	r4, [r4, #32]
 8006cae:	429c      	cmp	r4, r3
 8006cb0:	d006      	beq.n	8006cc0 <std+0x48>
 8006cb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006cb6:	4294      	cmp	r4, r2
 8006cb8:	d002      	beq.n	8006cc0 <std+0x48>
 8006cba:	33d0      	adds	r3, #208	@ 0xd0
 8006cbc:	429c      	cmp	r4, r3
 8006cbe:	d105      	bne.n	8006ccc <std+0x54>
 8006cc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cc8:	f000 bb76 	b.w	80073b8 <__retarget_lock_init_recursive>
 8006ccc:	bd10      	pop	{r4, pc}
 8006cce:	bf00      	nop
 8006cd0:	08007099 	.word	0x08007099
 8006cd4:	080070bb 	.word	0x080070bb
 8006cd8:	080070f3 	.word	0x080070f3
 8006cdc:	08007117 	.word	0x08007117
 8006ce0:	200006d0 	.word	0x200006d0

08006ce4 <stdio_exit_handler>:
 8006ce4:	4a02      	ldr	r2, [pc, #8]	@ (8006cf0 <stdio_exit_handler+0xc>)
 8006ce6:	4903      	ldr	r1, [pc, #12]	@ (8006cf4 <stdio_exit_handler+0x10>)
 8006ce8:	4803      	ldr	r0, [pc, #12]	@ (8006cf8 <stdio_exit_handler+0x14>)
 8006cea:	f000 b869 	b.w	8006dc0 <_fwalk_sglue>
 8006cee:	bf00      	nop
 8006cf0:	200000b0 	.word	0x200000b0
 8006cf4:	08006c01 	.word	0x08006c01
 8006cf8:	200000c0 	.word	0x200000c0

08006cfc <cleanup_stdio>:
 8006cfc:	6841      	ldr	r1, [r0, #4]
 8006cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8006d30 <cleanup_stdio+0x34>)
 8006d00:	4299      	cmp	r1, r3
 8006d02:	b510      	push	{r4, lr}
 8006d04:	4604      	mov	r4, r0
 8006d06:	d001      	beq.n	8006d0c <cleanup_stdio+0x10>
 8006d08:	f7ff ff7a 	bl	8006c00 <_fflush_r>
 8006d0c:	68a1      	ldr	r1, [r4, #8]
 8006d0e:	4b09      	ldr	r3, [pc, #36]	@ (8006d34 <cleanup_stdio+0x38>)
 8006d10:	4299      	cmp	r1, r3
 8006d12:	d002      	beq.n	8006d1a <cleanup_stdio+0x1e>
 8006d14:	4620      	mov	r0, r4
 8006d16:	f7ff ff73 	bl	8006c00 <_fflush_r>
 8006d1a:	68e1      	ldr	r1, [r4, #12]
 8006d1c:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <cleanup_stdio+0x3c>)
 8006d1e:	4299      	cmp	r1, r3
 8006d20:	d004      	beq.n	8006d2c <cleanup_stdio+0x30>
 8006d22:	4620      	mov	r0, r4
 8006d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d28:	f7ff bf6a 	b.w	8006c00 <_fflush_r>
 8006d2c:	bd10      	pop	{r4, pc}
 8006d2e:	bf00      	nop
 8006d30:	200006d0 	.word	0x200006d0
 8006d34:	20000738 	.word	0x20000738
 8006d38:	200007a0 	.word	0x200007a0

08006d3c <global_stdio_init.part.0>:
 8006d3c:	b510      	push	{r4, lr}
 8006d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d6c <global_stdio_init.part.0+0x30>)
 8006d40:	4c0b      	ldr	r4, [pc, #44]	@ (8006d70 <global_stdio_init.part.0+0x34>)
 8006d42:	4a0c      	ldr	r2, [pc, #48]	@ (8006d74 <global_stdio_init.part.0+0x38>)
 8006d44:	601a      	str	r2, [r3, #0]
 8006d46:	4620      	mov	r0, r4
 8006d48:	2200      	movs	r2, #0
 8006d4a:	2104      	movs	r1, #4
 8006d4c:	f7ff ff94 	bl	8006c78 <std>
 8006d50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d54:	2201      	movs	r2, #1
 8006d56:	2109      	movs	r1, #9
 8006d58:	f7ff ff8e 	bl	8006c78 <std>
 8006d5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d60:	2202      	movs	r2, #2
 8006d62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d66:	2112      	movs	r1, #18
 8006d68:	f7ff bf86 	b.w	8006c78 <std>
 8006d6c:	20000808 	.word	0x20000808
 8006d70:	200006d0 	.word	0x200006d0
 8006d74:	08006ce5 	.word	0x08006ce5

08006d78 <__sfp_lock_acquire>:
 8006d78:	4801      	ldr	r0, [pc, #4]	@ (8006d80 <__sfp_lock_acquire+0x8>)
 8006d7a:	f000 bb1e 	b.w	80073ba <__retarget_lock_acquire_recursive>
 8006d7e:	bf00      	nop
 8006d80:	20000811 	.word	0x20000811

08006d84 <__sfp_lock_release>:
 8006d84:	4801      	ldr	r0, [pc, #4]	@ (8006d8c <__sfp_lock_release+0x8>)
 8006d86:	f000 bb19 	b.w	80073bc <__retarget_lock_release_recursive>
 8006d8a:	bf00      	nop
 8006d8c:	20000811 	.word	0x20000811

08006d90 <__sinit>:
 8006d90:	b510      	push	{r4, lr}
 8006d92:	4604      	mov	r4, r0
 8006d94:	f7ff fff0 	bl	8006d78 <__sfp_lock_acquire>
 8006d98:	6a23      	ldr	r3, [r4, #32]
 8006d9a:	b11b      	cbz	r3, 8006da4 <__sinit+0x14>
 8006d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006da0:	f7ff bff0 	b.w	8006d84 <__sfp_lock_release>
 8006da4:	4b04      	ldr	r3, [pc, #16]	@ (8006db8 <__sinit+0x28>)
 8006da6:	6223      	str	r3, [r4, #32]
 8006da8:	4b04      	ldr	r3, [pc, #16]	@ (8006dbc <__sinit+0x2c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1f5      	bne.n	8006d9c <__sinit+0xc>
 8006db0:	f7ff ffc4 	bl	8006d3c <global_stdio_init.part.0>
 8006db4:	e7f2      	b.n	8006d9c <__sinit+0xc>
 8006db6:	bf00      	nop
 8006db8:	08006cfd 	.word	0x08006cfd
 8006dbc:	20000808 	.word	0x20000808

08006dc0 <_fwalk_sglue>:
 8006dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	4688      	mov	r8, r1
 8006dc8:	4614      	mov	r4, r2
 8006dca:	2600      	movs	r6, #0
 8006dcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006dd0:	f1b9 0901 	subs.w	r9, r9, #1
 8006dd4:	d505      	bpl.n	8006de2 <_fwalk_sglue+0x22>
 8006dd6:	6824      	ldr	r4, [r4, #0]
 8006dd8:	2c00      	cmp	r4, #0
 8006dda:	d1f7      	bne.n	8006dcc <_fwalk_sglue+0xc>
 8006ddc:	4630      	mov	r0, r6
 8006dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006de2:	89ab      	ldrh	r3, [r5, #12]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d907      	bls.n	8006df8 <_fwalk_sglue+0x38>
 8006de8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dec:	3301      	adds	r3, #1
 8006dee:	d003      	beq.n	8006df8 <_fwalk_sglue+0x38>
 8006df0:	4629      	mov	r1, r5
 8006df2:	4638      	mov	r0, r7
 8006df4:	47c0      	blx	r8
 8006df6:	4306      	orrs	r6, r0
 8006df8:	3568      	adds	r5, #104	@ 0x68
 8006dfa:	e7e9      	b.n	8006dd0 <_fwalk_sglue+0x10>

08006dfc <iprintf>:
 8006dfc:	b40f      	push	{r0, r1, r2, r3}
 8006dfe:	b507      	push	{r0, r1, r2, lr}
 8006e00:	4906      	ldr	r1, [pc, #24]	@ (8006e1c <iprintf+0x20>)
 8006e02:	ab04      	add	r3, sp, #16
 8006e04:	6808      	ldr	r0, [r1, #0]
 8006e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e0a:	6881      	ldr	r1, [r0, #8]
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	f000 fd85 	bl	800791c <_vfiprintf_r>
 8006e12:	b003      	add	sp, #12
 8006e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e18:	b004      	add	sp, #16
 8006e1a:	4770      	bx	lr
 8006e1c:	200000bc 	.word	0x200000bc

08006e20 <putchar>:
 8006e20:	4b02      	ldr	r3, [pc, #8]	@ (8006e2c <putchar+0xc>)
 8006e22:	4601      	mov	r1, r0
 8006e24:	6818      	ldr	r0, [r3, #0]
 8006e26:	6882      	ldr	r2, [r0, #8]
 8006e28:	f001 b890 	b.w	8007f4c <_putc_r>
 8006e2c:	200000bc 	.word	0x200000bc

08006e30 <_puts_r>:
 8006e30:	6a03      	ldr	r3, [r0, #32]
 8006e32:	b570      	push	{r4, r5, r6, lr}
 8006e34:	6884      	ldr	r4, [r0, #8]
 8006e36:	4605      	mov	r5, r0
 8006e38:	460e      	mov	r6, r1
 8006e3a:	b90b      	cbnz	r3, 8006e40 <_puts_r+0x10>
 8006e3c:	f7ff ffa8 	bl	8006d90 <__sinit>
 8006e40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e42:	07db      	lsls	r3, r3, #31
 8006e44:	d405      	bmi.n	8006e52 <_puts_r+0x22>
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	0598      	lsls	r0, r3, #22
 8006e4a:	d402      	bmi.n	8006e52 <_puts_r+0x22>
 8006e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e4e:	f000 fab4 	bl	80073ba <__retarget_lock_acquire_recursive>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	0719      	lsls	r1, r3, #28
 8006e56:	d502      	bpl.n	8006e5e <_puts_r+0x2e>
 8006e58:	6923      	ldr	r3, [r4, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d135      	bne.n	8006eca <_puts_r+0x9a>
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4628      	mov	r0, r5
 8006e62:	f000 f99b 	bl	800719c <__swsetup_r>
 8006e66:	b380      	cbz	r0, 8006eca <_puts_r+0x9a>
 8006e68:	f04f 35ff 	mov.w	r5, #4294967295
 8006e6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e6e:	07da      	lsls	r2, r3, #31
 8006e70:	d405      	bmi.n	8006e7e <_puts_r+0x4e>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	059b      	lsls	r3, r3, #22
 8006e76:	d402      	bmi.n	8006e7e <_puts_r+0x4e>
 8006e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e7a:	f000 fa9f 	bl	80073bc <__retarget_lock_release_recursive>
 8006e7e:	4628      	mov	r0, r5
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	da04      	bge.n	8006e90 <_puts_r+0x60>
 8006e86:	69a2      	ldr	r2, [r4, #24]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	dc17      	bgt.n	8006ebc <_puts_r+0x8c>
 8006e8c:	290a      	cmp	r1, #10
 8006e8e:	d015      	beq.n	8006ebc <_puts_r+0x8c>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	6022      	str	r2, [r4, #0]
 8006e96:	7019      	strb	r1, [r3, #0]
 8006e98:	68a3      	ldr	r3, [r4, #8]
 8006e9a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	60a3      	str	r3, [r4, #8]
 8006ea2:	2900      	cmp	r1, #0
 8006ea4:	d1ed      	bne.n	8006e82 <_puts_r+0x52>
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	da11      	bge.n	8006ece <_puts_r+0x9e>
 8006eaa:	4622      	mov	r2, r4
 8006eac:	210a      	movs	r1, #10
 8006eae:	4628      	mov	r0, r5
 8006eb0:	f000 f935 	bl	800711e <__swbuf_r>
 8006eb4:	3001      	adds	r0, #1
 8006eb6:	d0d7      	beq.n	8006e68 <_puts_r+0x38>
 8006eb8:	250a      	movs	r5, #10
 8006eba:	e7d7      	b.n	8006e6c <_puts_r+0x3c>
 8006ebc:	4622      	mov	r2, r4
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	f000 f92d 	bl	800711e <__swbuf_r>
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	d1e7      	bne.n	8006e98 <_puts_r+0x68>
 8006ec8:	e7ce      	b.n	8006e68 <_puts_r+0x38>
 8006eca:	3e01      	subs	r6, #1
 8006ecc:	e7e4      	b.n	8006e98 <_puts_r+0x68>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	6022      	str	r2, [r4, #0]
 8006ed4:	220a      	movs	r2, #10
 8006ed6:	701a      	strb	r2, [r3, #0]
 8006ed8:	e7ee      	b.n	8006eb8 <_puts_r+0x88>
	...

08006edc <puts>:
 8006edc:	4b02      	ldr	r3, [pc, #8]	@ (8006ee8 <puts+0xc>)
 8006ede:	4601      	mov	r1, r0
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	f7ff bfa5 	b.w	8006e30 <_puts_r>
 8006ee6:	bf00      	nop
 8006ee8:	200000bc 	.word	0x200000bc

08006eec <setvbuf>:
 8006eec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ef0:	461d      	mov	r5, r3
 8006ef2:	4b57      	ldr	r3, [pc, #348]	@ (8007050 <setvbuf+0x164>)
 8006ef4:	681f      	ldr	r7, [r3, #0]
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	460e      	mov	r6, r1
 8006efa:	4690      	mov	r8, r2
 8006efc:	b127      	cbz	r7, 8006f08 <setvbuf+0x1c>
 8006efe:	6a3b      	ldr	r3, [r7, #32]
 8006f00:	b913      	cbnz	r3, 8006f08 <setvbuf+0x1c>
 8006f02:	4638      	mov	r0, r7
 8006f04:	f7ff ff44 	bl	8006d90 <__sinit>
 8006f08:	f1b8 0f02 	cmp.w	r8, #2
 8006f0c:	d006      	beq.n	8006f1c <setvbuf+0x30>
 8006f0e:	f1b8 0f01 	cmp.w	r8, #1
 8006f12:	f200 809a 	bhi.w	800704a <setvbuf+0x15e>
 8006f16:	2d00      	cmp	r5, #0
 8006f18:	f2c0 8097 	blt.w	800704a <setvbuf+0x15e>
 8006f1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f1e:	07d9      	lsls	r1, r3, #31
 8006f20:	d405      	bmi.n	8006f2e <setvbuf+0x42>
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	059a      	lsls	r2, r3, #22
 8006f26:	d402      	bmi.n	8006f2e <setvbuf+0x42>
 8006f28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f2a:	f000 fa46 	bl	80073ba <__retarget_lock_acquire_recursive>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff fe65 	bl	8006c00 <_fflush_r>
 8006f36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f38:	b141      	cbz	r1, 8006f4c <setvbuf+0x60>
 8006f3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f3e:	4299      	cmp	r1, r3
 8006f40:	d002      	beq.n	8006f48 <setvbuf+0x5c>
 8006f42:	4638      	mov	r0, r7
 8006f44:	f000 fa68 	bl	8007418 <_free_r>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	61a3      	str	r3, [r4, #24]
 8006f50:	6063      	str	r3, [r4, #4]
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	061b      	lsls	r3, r3, #24
 8006f56:	d503      	bpl.n	8006f60 <setvbuf+0x74>
 8006f58:	6921      	ldr	r1, [r4, #16]
 8006f5a:	4638      	mov	r0, r7
 8006f5c:	f000 fa5c 	bl	8007418 <_free_r>
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	f1b8 0f02 	cmp.w	r8, #2
 8006f6e:	81a3      	strh	r3, [r4, #12]
 8006f70:	d061      	beq.n	8007036 <setvbuf+0x14a>
 8006f72:	ab01      	add	r3, sp, #4
 8006f74:	466a      	mov	r2, sp
 8006f76:	4621      	mov	r1, r4
 8006f78:	4638      	mov	r0, r7
 8006f7a:	f000 ff85 	bl	8007e88 <__swhatbuf_r>
 8006f7e:	89a3      	ldrh	r3, [r4, #12]
 8006f80:	4318      	orrs	r0, r3
 8006f82:	81a0      	strh	r0, [r4, #12]
 8006f84:	bb2d      	cbnz	r5, 8006fd2 <setvbuf+0xe6>
 8006f86:	9d00      	ldr	r5, [sp, #0]
 8006f88:	4628      	mov	r0, r5
 8006f8a:	f000 fa8f 	bl	80074ac <malloc>
 8006f8e:	4606      	mov	r6, r0
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d152      	bne.n	800703a <setvbuf+0x14e>
 8006f94:	f8dd 9000 	ldr.w	r9, [sp]
 8006f98:	45a9      	cmp	r9, r5
 8006f9a:	d140      	bne.n	800701e <setvbuf+0x132>
 8006f9c:	f04f 35ff 	mov.w	r5, #4294967295
 8006fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fa4:	f043 0202 	orr.w	r2, r3, #2
 8006fa8:	81a2      	strh	r2, [r4, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	60a2      	str	r2, [r4, #8]
 8006fae:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006fb2:	6022      	str	r2, [r4, #0]
 8006fb4:	6122      	str	r2, [r4, #16]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	6162      	str	r2, [r4, #20]
 8006fba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fbc:	07d6      	lsls	r6, r2, #31
 8006fbe:	d404      	bmi.n	8006fca <setvbuf+0xde>
 8006fc0:	0598      	lsls	r0, r3, #22
 8006fc2:	d402      	bmi.n	8006fca <setvbuf+0xde>
 8006fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fc6:	f000 f9f9 	bl	80073bc <__retarget_lock_release_recursive>
 8006fca:	4628      	mov	r0, r5
 8006fcc:	b003      	add	sp, #12
 8006fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fd2:	2e00      	cmp	r6, #0
 8006fd4:	d0d8      	beq.n	8006f88 <setvbuf+0x9c>
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	b913      	cbnz	r3, 8006fe0 <setvbuf+0xf4>
 8006fda:	4638      	mov	r0, r7
 8006fdc:	f7ff fed8 	bl	8006d90 <__sinit>
 8006fe0:	f1b8 0f01 	cmp.w	r8, #1
 8006fe4:	bf08      	it	eq
 8006fe6:	89a3      	ldrheq	r3, [r4, #12]
 8006fe8:	6026      	str	r6, [r4, #0]
 8006fea:	bf04      	itt	eq
 8006fec:	f043 0301 	orreq.w	r3, r3, #1
 8006ff0:	81a3      	strheq	r3, [r4, #12]
 8006ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff6:	f013 0208 	ands.w	r2, r3, #8
 8006ffa:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006ffe:	d01e      	beq.n	800703e <setvbuf+0x152>
 8007000:	07d9      	lsls	r1, r3, #31
 8007002:	bf41      	itttt	mi
 8007004:	2200      	movmi	r2, #0
 8007006:	426d      	negmi	r5, r5
 8007008:	60a2      	strmi	r2, [r4, #8]
 800700a:	61a5      	strmi	r5, [r4, #24]
 800700c:	bf58      	it	pl
 800700e:	60a5      	strpl	r5, [r4, #8]
 8007010:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007012:	07d2      	lsls	r2, r2, #31
 8007014:	d401      	bmi.n	800701a <setvbuf+0x12e>
 8007016:	059b      	lsls	r3, r3, #22
 8007018:	d513      	bpl.n	8007042 <setvbuf+0x156>
 800701a:	2500      	movs	r5, #0
 800701c:	e7d5      	b.n	8006fca <setvbuf+0xde>
 800701e:	4648      	mov	r0, r9
 8007020:	f000 fa44 	bl	80074ac <malloc>
 8007024:	4606      	mov	r6, r0
 8007026:	2800      	cmp	r0, #0
 8007028:	d0b8      	beq.n	8006f9c <setvbuf+0xb0>
 800702a:	89a3      	ldrh	r3, [r4, #12]
 800702c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007030:	81a3      	strh	r3, [r4, #12]
 8007032:	464d      	mov	r5, r9
 8007034:	e7cf      	b.n	8006fd6 <setvbuf+0xea>
 8007036:	2500      	movs	r5, #0
 8007038:	e7b2      	b.n	8006fa0 <setvbuf+0xb4>
 800703a:	46a9      	mov	r9, r5
 800703c:	e7f5      	b.n	800702a <setvbuf+0x13e>
 800703e:	60a2      	str	r2, [r4, #8]
 8007040:	e7e6      	b.n	8007010 <setvbuf+0x124>
 8007042:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007044:	f000 f9ba 	bl	80073bc <__retarget_lock_release_recursive>
 8007048:	e7e7      	b.n	800701a <setvbuf+0x12e>
 800704a:	f04f 35ff 	mov.w	r5, #4294967295
 800704e:	e7bc      	b.n	8006fca <setvbuf+0xde>
 8007050:	200000bc 	.word	0x200000bc

08007054 <siprintf>:
 8007054:	b40e      	push	{r1, r2, r3}
 8007056:	b510      	push	{r4, lr}
 8007058:	b09d      	sub	sp, #116	@ 0x74
 800705a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800705c:	9002      	str	r0, [sp, #8]
 800705e:	9006      	str	r0, [sp, #24]
 8007060:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007064:	480a      	ldr	r0, [pc, #40]	@ (8007090 <siprintf+0x3c>)
 8007066:	9107      	str	r1, [sp, #28]
 8007068:	9104      	str	r1, [sp, #16]
 800706a:	490a      	ldr	r1, [pc, #40]	@ (8007094 <siprintf+0x40>)
 800706c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007070:	9105      	str	r1, [sp, #20]
 8007072:	2400      	movs	r4, #0
 8007074:	a902      	add	r1, sp, #8
 8007076:	6800      	ldr	r0, [r0, #0]
 8007078:	9301      	str	r3, [sp, #4]
 800707a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800707c:	f000 fb28 	bl	80076d0 <_svfiprintf_r>
 8007080:	9b02      	ldr	r3, [sp, #8]
 8007082:	701c      	strb	r4, [r3, #0]
 8007084:	b01d      	add	sp, #116	@ 0x74
 8007086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800708a:	b003      	add	sp, #12
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	200000bc 	.word	0x200000bc
 8007094:	ffff0208 	.word	0xffff0208

08007098 <__sread>:
 8007098:	b510      	push	{r4, lr}
 800709a:	460c      	mov	r4, r1
 800709c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070a0:	f000 f93c 	bl	800731c <_read_r>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	bfab      	itete	ge
 80070a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070aa:	89a3      	ldrhlt	r3, [r4, #12]
 80070ac:	181b      	addge	r3, r3, r0
 80070ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070b2:	bfac      	ite	ge
 80070b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070b6:	81a3      	strhlt	r3, [r4, #12]
 80070b8:	bd10      	pop	{r4, pc}

080070ba <__swrite>:
 80070ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070be:	461f      	mov	r7, r3
 80070c0:	898b      	ldrh	r3, [r1, #12]
 80070c2:	05db      	lsls	r3, r3, #23
 80070c4:	4605      	mov	r5, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	4616      	mov	r6, r2
 80070ca:	d505      	bpl.n	80070d8 <__swrite+0x1e>
 80070cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d0:	2302      	movs	r3, #2
 80070d2:	2200      	movs	r2, #0
 80070d4:	f000 f910 	bl	80072f8 <_lseek_r>
 80070d8:	89a3      	ldrh	r3, [r4, #12]
 80070da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070e2:	81a3      	strh	r3, [r4, #12]
 80070e4:	4632      	mov	r2, r6
 80070e6:	463b      	mov	r3, r7
 80070e8:	4628      	mov	r0, r5
 80070ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070ee:	f000 b927 	b.w	8007340 <_write_r>

080070f2 <__sseek>:
 80070f2:	b510      	push	{r4, lr}
 80070f4:	460c      	mov	r4, r1
 80070f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070fa:	f000 f8fd 	bl	80072f8 <_lseek_r>
 80070fe:	1c43      	adds	r3, r0, #1
 8007100:	89a3      	ldrh	r3, [r4, #12]
 8007102:	bf15      	itete	ne
 8007104:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800710a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800710e:	81a3      	strheq	r3, [r4, #12]
 8007110:	bf18      	it	ne
 8007112:	81a3      	strhne	r3, [r4, #12]
 8007114:	bd10      	pop	{r4, pc}

08007116 <__sclose>:
 8007116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800711a:	f000 b8dd 	b.w	80072d8 <_close_r>

0800711e <__swbuf_r>:
 800711e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007120:	460e      	mov	r6, r1
 8007122:	4614      	mov	r4, r2
 8007124:	4605      	mov	r5, r0
 8007126:	b118      	cbz	r0, 8007130 <__swbuf_r+0x12>
 8007128:	6a03      	ldr	r3, [r0, #32]
 800712a:	b90b      	cbnz	r3, 8007130 <__swbuf_r+0x12>
 800712c:	f7ff fe30 	bl	8006d90 <__sinit>
 8007130:	69a3      	ldr	r3, [r4, #24]
 8007132:	60a3      	str	r3, [r4, #8]
 8007134:	89a3      	ldrh	r3, [r4, #12]
 8007136:	071a      	lsls	r2, r3, #28
 8007138:	d501      	bpl.n	800713e <__swbuf_r+0x20>
 800713a:	6923      	ldr	r3, [r4, #16]
 800713c:	b943      	cbnz	r3, 8007150 <__swbuf_r+0x32>
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 f82b 	bl	800719c <__swsetup_r>
 8007146:	b118      	cbz	r0, 8007150 <__swbuf_r+0x32>
 8007148:	f04f 37ff 	mov.w	r7, #4294967295
 800714c:	4638      	mov	r0, r7
 800714e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	6922      	ldr	r2, [r4, #16]
 8007154:	1a98      	subs	r0, r3, r2
 8007156:	6963      	ldr	r3, [r4, #20]
 8007158:	b2f6      	uxtb	r6, r6
 800715a:	4283      	cmp	r3, r0
 800715c:	4637      	mov	r7, r6
 800715e:	dc05      	bgt.n	800716c <__swbuf_r+0x4e>
 8007160:	4621      	mov	r1, r4
 8007162:	4628      	mov	r0, r5
 8007164:	f7ff fd4c 	bl	8006c00 <_fflush_r>
 8007168:	2800      	cmp	r0, #0
 800716a:	d1ed      	bne.n	8007148 <__swbuf_r+0x2a>
 800716c:	68a3      	ldr	r3, [r4, #8]
 800716e:	3b01      	subs	r3, #1
 8007170:	60a3      	str	r3, [r4, #8]
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	1c5a      	adds	r2, r3, #1
 8007176:	6022      	str	r2, [r4, #0]
 8007178:	701e      	strb	r6, [r3, #0]
 800717a:	6962      	ldr	r2, [r4, #20]
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	429a      	cmp	r2, r3
 8007180:	d004      	beq.n	800718c <__swbuf_r+0x6e>
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	07db      	lsls	r3, r3, #31
 8007186:	d5e1      	bpl.n	800714c <__swbuf_r+0x2e>
 8007188:	2e0a      	cmp	r6, #10
 800718a:	d1df      	bne.n	800714c <__swbuf_r+0x2e>
 800718c:	4621      	mov	r1, r4
 800718e:	4628      	mov	r0, r5
 8007190:	f7ff fd36 	bl	8006c00 <_fflush_r>
 8007194:	2800      	cmp	r0, #0
 8007196:	d0d9      	beq.n	800714c <__swbuf_r+0x2e>
 8007198:	e7d6      	b.n	8007148 <__swbuf_r+0x2a>
	...

0800719c <__swsetup_r>:
 800719c:	b538      	push	{r3, r4, r5, lr}
 800719e:	4b29      	ldr	r3, [pc, #164]	@ (8007244 <__swsetup_r+0xa8>)
 80071a0:	4605      	mov	r5, r0
 80071a2:	6818      	ldr	r0, [r3, #0]
 80071a4:	460c      	mov	r4, r1
 80071a6:	b118      	cbz	r0, 80071b0 <__swsetup_r+0x14>
 80071a8:	6a03      	ldr	r3, [r0, #32]
 80071aa:	b90b      	cbnz	r3, 80071b0 <__swsetup_r+0x14>
 80071ac:	f7ff fdf0 	bl	8006d90 <__sinit>
 80071b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071b4:	0719      	lsls	r1, r3, #28
 80071b6:	d422      	bmi.n	80071fe <__swsetup_r+0x62>
 80071b8:	06da      	lsls	r2, r3, #27
 80071ba:	d407      	bmi.n	80071cc <__swsetup_r+0x30>
 80071bc:	2209      	movs	r2, #9
 80071be:	602a      	str	r2, [r5, #0]
 80071c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071c4:	81a3      	strh	r3, [r4, #12]
 80071c6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ca:	e033      	b.n	8007234 <__swsetup_r+0x98>
 80071cc:	0758      	lsls	r0, r3, #29
 80071ce:	d512      	bpl.n	80071f6 <__swsetup_r+0x5a>
 80071d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071d2:	b141      	cbz	r1, 80071e6 <__swsetup_r+0x4a>
 80071d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071d8:	4299      	cmp	r1, r3
 80071da:	d002      	beq.n	80071e2 <__swsetup_r+0x46>
 80071dc:	4628      	mov	r0, r5
 80071de:	f000 f91b 	bl	8007418 <_free_r>
 80071e2:	2300      	movs	r3, #0
 80071e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80071e6:	89a3      	ldrh	r3, [r4, #12]
 80071e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80071ec:	81a3      	strh	r3, [r4, #12]
 80071ee:	2300      	movs	r3, #0
 80071f0:	6063      	str	r3, [r4, #4]
 80071f2:	6923      	ldr	r3, [r4, #16]
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	f043 0308 	orr.w	r3, r3, #8
 80071fc:	81a3      	strh	r3, [r4, #12]
 80071fe:	6923      	ldr	r3, [r4, #16]
 8007200:	b94b      	cbnz	r3, 8007216 <__swsetup_r+0x7a>
 8007202:	89a3      	ldrh	r3, [r4, #12]
 8007204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800720c:	d003      	beq.n	8007216 <__swsetup_r+0x7a>
 800720e:	4621      	mov	r1, r4
 8007210:	4628      	mov	r0, r5
 8007212:	f000 fe5f 	bl	8007ed4 <__smakebuf_r>
 8007216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800721a:	f013 0201 	ands.w	r2, r3, #1
 800721e:	d00a      	beq.n	8007236 <__swsetup_r+0x9a>
 8007220:	2200      	movs	r2, #0
 8007222:	60a2      	str	r2, [r4, #8]
 8007224:	6962      	ldr	r2, [r4, #20]
 8007226:	4252      	negs	r2, r2
 8007228:	61a2      	str	r2, [r4, #24]
 800722a:	6922      	ldr	r2, [r4, #16]
 800722c:	b942      	cbnz	r2, 8007240 <__swsetup_r+0xa4>
 800722e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007232:	d1c5      	bne.n	80071c0 <__swsetup_r+0x24>
 8007234:	bd38      	pop	{r3, r4, r5, pc}
 8007236:	0799      	lsls	r1, r3, #30
 8007238:	bf58      	it	pl
 800723a:	6962      	ldrpl	r2, [r4, #20]
 800723c:	60a2      	str	r2, [r4, #8]
 800723e:	e7f4      	b.n	800722a <__swsetup_r+0x8e>
 8007240:	2000      	movs	r0, #0
 8007242:	e7f7      	b.n	8007234 <__swsetup_r+0x98>
 8007244:	200000bc 	.word	0x200000bc

08007248 <memmove>:
 8007248:	4288      	cmp	r0, r1
 800724a:	b510      	push	{r4, lr}
 800724c:	eb01 0402 	add.w	r4, r1, r2
 8007250:	d902      	bls.n	8007258 <memmove+0x10>
 8007252:	4284      	cmp	r4, r0
 8007254:	4623      	mov	r3, r4
 8007256:	d807      	bhi.n	8007268 <memmove+0x20>
 8007258:	1e43      	subs	r3, r0, #1
 800725a:	42a1      	cmp	r1, r4
 800725c:	d008      	beq.n	8007270 <memmove+0x28>
 800725e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007262:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007266:	e7f8      	b.n	800725a <memmove+0x12>
 8007268:	4402      	add	r2, r0
 800726a:	4601      	mov	r1, r0
 800726c:	428a      	cmp	r2, r1
 800726e:	d100      	bne.n	8007272 <memmove+0x2a>
 8007270:	bd10      	pop	{r4, pc}
 8007272:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007276:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800727a:	e7f7      	b.n	800726c <memmove+0x24>

0800727c <memset>:
 800727c:	4402      	add	r2, r0
 800727e:	4603      	mov	r3, r0
 8007280:	4293      	cmp	r3, r2
 8007282:	d100      	bne.n	8007286 <memset+0xa>
 8007284:	4770      	bx	lr
 8007286:	f803 1b01 	strb.w	r1, [r3], #1
 800728a:	e7f9      	b.n	8007280 <memset+0x4>

0800728c <strncmp>:
 800728c:	b510      	push	{r4, lr}
 800728e:	b16a      	cbz	r2, 80072ac <strncmp+0x20>
 8007290:	3901      	subs	r1, #1
 8007292:	1884      	adds	r4, r0, r2
 8007294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007298:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800729c:	429a      	cmp	r2, r3
 800729e:	d103      	bne.n	80072a8 <strncmp+0x1c>
 80072a0:	42a0      	cmp	r0, r4
 80072a2:	d001      	beq.n	80072a8 <strncmp+0x1c>
 80072a4:	2a00      	cmp	r2, #0
 80072a6:	d1f5      	bne.n	8007294 <strncmp+0x8>
 80072a8:	1ad0      	subs	r0, r2, r3
 80072aa:	bd10      	pop	{r4, pc}
 80072ac:	4610      	mov	r0, r2
 80072ae:	e7fc      	b.n	80072aa <strncmp+0x1e>

080072b0 <strncpy>:
 80072b0:	b510      	push	{r4, lr}
 80072b2:	3901      	subs	r1, #1
 80072b4:	4603      	mov	r3, r0
 80072b6:	b132      	cbz	r2, 80072c6 <strncpy+0x16>
 80072b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80072bc:	f803 4b01 	strb.w	r4, [r3], #1
 80072c0:	3a01      	subs	r2, #1
 80072c2:	2c00      	cmp	r4, #0
 80072c4:	d1f7      	bne.n	80072b6 <strncpy+0x6>
 80072c6:	441a      	add	r2, r3
 80072c8:	2100      	movs	r1, #0
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d100      	bne.n	80072d0 <strncpy+0x20>
 80072ce:	bd10      	pop	{r4, pc}
 80072d0:	f803 1b01 	strb.w	r1, [r3], #1
 80072d4:	e7f9      	b.n	80072ca <strncpy+0x1a>
	...

080072d8 <_close_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4d06      	ldr	r5, [pc, #24]	@ (80072f4 <_close_r+0x1c>)
 80072dc:	2300      	movs	r3, #0
 80072de:	4604      	mov	r4, r0
 80072e0:	4608      	mov	r0, r1
 80072e2:	602b      	str	r3, [r5, #0]
 80072e4:	f7fa ff4e 	bl	8002184 <_close>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_close_r+0x1a>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_close_r+0x1a>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	2000080c 	.word	0x2000080c

080072f8 <_lseek_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	4d07      	ldr	r5, [pc, #28]	@ (8007318 <_lseek_r+0x20>)
 80072fc:	4604      	mov	r4, r0
 80072fe:	4608      	mov	r0, r1
 8007300:	4611      	mov	r1, r2
 8007302:	2200      	movs	r2, #0
 8007304:	602a      	str	r2, [r5, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	f7fa ff63 	bl	80021d2 <_lseek>
 800730c:	1c43      	adds	r3, r0, #1
 800730e:	d102      	bne.n	8007316 <_lseek_r+0x1e>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	b103      	cbz	r3, 8007316 <_lseek_r+0x1e>
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	2000080c 	.word	0x2000080c

0800731c <_read_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	4d07      	ldr	r5, [pc, #28]	@ (800733c <_read_r+0x20>)
 8007320:	4604      	mov	r4, r0
 8007322:	4608      	mov	r0, r1
 8007324:	4611      	mov	r1, r2
 8007326:	2200      	movs	r2, #0
 8007328:	602a      	str	r2, [r5, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	f7fa fef1 	bl	8002112 <_read>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_read_r+0x1e>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_read_r+0x1e>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	2000080c 	.word	0x2000080c

08007340 <_write_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d07      	ldr	r5, [pc, #28]	@ (8007360 <_write_r+0x20>)
 8007344:	4604      	mov	r4, r0
 8007346:	4608      	mov	r0, r1
 8007348:	4611      	mov	r1, r2
 800734a:	2200      	movs	r2, #0
 800734c:	602a      	str	r2, [r5, #0]
 800734e:	461a      	mov	r2, r3
 8007350:	f7fa fefc 	bl	800214c <_write>
 8007354:	1c43      	adds	r3, r0, #1
 8007356:	d102      	bne.n	800735e <_write_r+0x1e>
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	b103      	cbz	r3, 800735e <_write_r+0x1e>
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	bd38      	pop	{r3, r4, r5, pc}
 8007360:	2000080c 	.word	0x2000080c

08007364 <__errno>:
 8007364:	4b01      	ldr	r3, [pc, #4]	@ (800736c <__errno+0x8>)
 8007366:	6818      	ldr	r0, [r3, #0]
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	200000bc 	.word	0x200000bc

08007370 <__libc_init_array>:
 8007370:	b570      	push	{r4, r5, r6, lr}
 8007372:	4d0d      	ldr	r5, [pc, #52]	@ (80073a8 <__libc_init_array+0x38>)
 8007374:	4c0d      	ldr	r4, [pc, #52]	@ (80073ac <__libc_init_array+0x3c>)
 8007376:	1b64      	subs	r4, r4, r5
 8007378:	10a4      	asrs	r4, r4, #2
 800737a:	2600      	movs	r6, #0
 800737c:	42a6      	cmp	r6, r4
 800737e:	d109      	bne.n	8007394 <__libc_init_array+0x24>
 8007380:	4d0b      	ldr	r5, [pc, #44]	@ (80073b0 <__libc_init_array+0x40>)
 8007382:	4c0c      	ldr	r4, [pc, #48]	@ (80073b4 <__libc_init_array+0x44>)
 8007384:	f000 feca 	bl	800811c <_init>
 8007388:	1b64      	subs	r4, r4, r5
 800738a:	10a4      	asrs	r4, r4, #2
 800738c:	2600      	movs	r6, #0
 800738e:	42a6      	cmp	r6, r4
 8007390:	d105      	bne.n	800739e <__libc_init_array+0x2e>
 8007392:	bd70      	pop	{r4, r5, r6, pc}
 8007394:	f855 3b04 	ldr.w	r3, [r5], #4
 8007398:	4798      	blx	r3
 800739a:	3601      	adds	r6, #1
 800739c:	e7ee      	b.n	800737c <__libc_init_array+0xc>
 800739e:	f855 3b04 	ldr.w	r3, [r5], #4
 80073a2:	4798      	blx	r3
 80073a4:	3601      	adds	r6, #1
 80073a6:	e7f2      	b.n	800738e <__libc_init_array+0x1e>
 80073a8:	0800a658 	.word	0x0800a658
 80073ac:	0800a658 	.word	0x0800a658
 80073b0:	0800a658 	.word	0x0800a658
 80073b4:	0800a65c 	.word	0x0800a65c

080073b8 <__retarget_lock_init_recursive>:
 80073b8:	4770      	bx	lr

080073ba <__retarget_lock_acquire_recursive>:
 80073ba:	4770      	bx	lr

080073bc <__retarget_lock_release_recursive>:
 80073bc:	4770      	bx	lr

080073be <memcpy>:
 80073be:	440a      	add	r2, r1
 80073c0:	4291      	cmp	r1, r2
 80073c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80073c6:	d100      	bne.n	80073ca <memcpy+0xc>
 80073c8:	4770      	bx	lr
 80073ca:	b510      	push	{r4, lr}
 80073cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073d4:	4291      	cmp	r1, r2
 80073d6:	d1f9      	bne.n	80073cc <memcpy+0xe>
 80073d8:	bd10      	pop	{r4, pc}
	...

080073dc <__assert_func>:
 80073dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073de:	4614      	mov	r4, r2
 80073e0:	461a      	mov	r2, r3
 80073e2:	4b09      	ldr	r3, [pc, #36]	@ (8007408 <__assert_func+0x2c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4605      	mov	r5, r0
 80073e8:	68d8      	ldr	r0, [r3, #12]
 80073ea:	b14c      	cbz	r4, 8007400 <__assert_func+0x24>
 80073ec:	4b07      	ldr	r3, [pc, #28]	@ (800740c <__assert_func+0x30>)
 80073ee:	9100      	str	r1, [sp, #0]
 80073f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073f4:	4906      	ldr	r1, [pc, #24]	@ (8007410 <__assert_func+0x34>)
 80073f6:	462b      	mov	r3, r5
 80073f8:	f000 fd34 	bl	8007e64 <fiprintf>
 80073fc:	f000 fe0c 	bl	8008018 <abort>
 8007400:	4b04      	ldr	r3, [pc, #16]	@ (8007414 <__assert_func+0x38>)
 8007402:	461c      	mov	r4, r3
 8007404:	e7f3      	b.n	80073ee <__assert_func+0x12>
 8007406:	bf00      	nop
 8007408:	200000bc 	.word	0x200000bc
 800740c:	0800a4df 	.word	0x0800a4df
 8007410:	0800a4ec 	.word	0x0800a4ec
 8007414:	0800a51a 	.word	0x0800a51a

08007418 <_free_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4605      	mov	r5, r0
 800741c:	2900      	cmp	r1, #0
 800741e:	d041      	beq.n	80074a4 <_free_r+0x8c>
 8007420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007424:	1f0c      	subs	r4, r1, #4
 8007426:	2b00      	cmp	r3, #0
 8007428:	bfb8      	it	lt
 800742a:	18e4      	addlt	r4, r4, r3
 800742c:	f000 f8e8 	bl	8007600 <__malloc_lock>
 8007430:	4a1d      	ldr	r2, [pc, #116]	@ (80074a8 <_free_r+0x90>)
 8007432:	6813      	ldr	r3, [r2, #0]
 8007434:	b933      	cbnz	r3, 8007444 <_free_r+0x2c>
 8007436:	6063      	str	r3, [r4, #4]
 8007438:	6014      	str	r4, [r2, #0]
 800743a:	4628      	mov	r0, r5
 800743c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007440:	f000 b8e4 	b.w	800760c <__malloc_unlock>
 8007444:	42a3      	cmp	r3, r4
 8007446:	d908      	bls.n	800745a <_free_r+0x42>
 8007448:	6820      	ldr	r0, [r4, #0]
 800744a:	1821      	adds	r1, r4, r0
 800744c:	428b      	cmp	r3, r1
 800744e:	bf01      	itttt	eq
 8007450:	6819      	ldreq	r1, [r3, #0]
 8007452:	685b      	ldreq	r3, [r3, #4]
 8007454:	1809      	addeq	r1, r1, r0
 8007456:	6021      	streq	r1, [r4, #0]
 8007458:	e7ed      	b.n	8007436 <_free_r+0x1e>
 800745a:	461a      	mov	r2, r3
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	b10b      	cbz	r3, 8007464 <_free_r+0x4c>
 8007460:	42a3      	cmp	r3, r4
 8007462:	d9fa      	bls.n	800745a <_free_r+0x42>
 8007464:	6811      	ldr	r1, [r2, #0]
 8007466:	1850      	adds	r0, r2, r1
 8007468:	42a0      	cmp	r0, r4
 800746a:	d10b      	bne.n	8007484 <_free_r+0x6c>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	4401      	add	r1, r0
 8007470:	1850      	adds	r0, r2, r1
 8007472:	4283      	cmp	r3, r0
 8007474:	6011      	str	r1, [r2, #0]
 8007476:	d1e0      	bne.n	800743a <_free_r+0x22>
 8007478:	6818      	ldr	r0, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	6053      	str	r3, [r2, #4]
 800747e:	4408      	add	r0, r1
 8007480:	6010      	str	r0, [r2, #0]
 8007482:	e7da      	b.n	800743a <_free_r+0x22>
 8007484:	d902      	bls.n	800748c <_free_r+0x74>
 8007486:	230c      	movs	r3, #12
 8007488:	602b      	str	r3, [r5, #0]
 800748a:	e7d6      	b.n	800743a <_free_r+0x22>
 800748c:	6820      	ldr	r0, [r4, #0]
 800748e:	1821      	adds	r1, r4, r0
 8007490:	428b      	cmp	r3, r1
 8007492:	bf04      	itt	eq
 8007494:	6819      	ldreq	r1, [r3, #0]
 8007496:	685b      	ldreq	r3, [r3, #4]
 8007498:	6063      	str	r3, [r4, #4]
 800749a:	bf04      	itt	eq
 800749c:	1809      	addeq	r1, r1, r0
 800749e:	6021      	streq	r1, [r4, #0]
 80074a0:	6054      	str	r4, [r2, #4]
 80074a2:	e7ca      	b.n	800743a <_free_r+0x22>
 80074a4:	bd38      	pop	{r3, r4, r5, pc}
 80074a6:	bf00      	nop
 80074a8:	20000818 	.word	0x20000818

080074ac <malloc>:
 80074ac:	4b02      	ldr	r3, [pc, #8]	@ (80074b8 <malloc+0xc>)
 80074ae:	4601      	mov	r1, r0
 80074b0:	6818      	ldr	r0, [r3, #0]
 80074b2:	f000 b825 	b.w	8007500 <_malloc_r>
 80074b6:	bf00      	nop
 80074b8:	200000bc 	.word	0x200000bc

080074bc <sbrk_aligned>:
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	4e0f      	ldr	r6, [pc, #60]	@ (80074fc <sbrk_aligned+0x40>)
 80074c0:	460c      	mov	r4, r1
 80074c2:	6831      	ldr	r1, [r6, #0]
 80074c4:	4605      	mov	r5, r0
 80074c6:	b911      	cbnz	r1, 80074ce <sbrk_aligned+0x12>
 80074c8:	f000 fd96 	bl	8007ff8 <_sbrk_r>
 80074cc:	6030      	str	r0, [r6, #0]
 80074ce:	4621      	mov	r1, r4
 80074d0:	4628      	mov	r0, r5
 80074d2:	f000 fd91 	bl	8007ff8 <_sbrk_r>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d103      	bne.n	80074e2 <sbrk_aligned+0x26>
 80074da:	f04f 34ff 	mov.w	r4, #4294967295
 80074de:	4620      	mov	r0, r4
 80074e0:	bd70      	pop	{r4, r5, r6, pc}
 80074e2:	1cc4      	adds	r4, r0, #3
 80074e4:	f024 0403 	bic.w	r4, r4, #3
 80074e8:	42a0      	cmp	r0, r4
 80074ea:	d0f8      	beq.n	80074de <sbrk_aligned+0x22>
 80074ec:	1a21      	subs	r1, r4, r0
 80074ee:	4628      	mov	r0, r5
 80074f0:	f000 fd82 	bl	8007ff8 <_sbrk_r>
 80074f4:	3001      	adds	r0, #1
 80074f6:	d1f2      	bne.n	80074de <sbrk_aligned+0x22>
 80074f8:	e7ef      	b.n	80074da <sbrk_aligned+0x1e>
 80074fa:	bf00      	nop
 80074fc:	20000814 	.word	0x20000814

08007500 <_malloc_r>:
 8007500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007504:	1ccd      	adds	r5, r1, #3
 8007506:	f025 0503 	bic.w	r5, r5, #3
 800750a:	3508      	adds	r5, #8
 800750c:	2d0c      	cmp	r5, #12
 800750e:	bf38      	it	cc
 8007510:	250c      	movcc	r5, #12
 8007512:	2d00      	cmp	r5, #0
 8007514:	4606      	mov	r6, r0
 8007516:	db01      	blt.n	800751c <_malloc_r+0x1c>
 8007518:	42a9      	cmp	r1, r5
 800751a:	d904      	bls.n	8007526 <_malloc_r+0x26>
 800751c:	230c      	movs	r3, #12
 800751e:	6033      	str	r3, [r6, #0]
 8007520:	2000      	movs	r0, #0
 8007522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007526:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075fc <_malloc_r+0xfc>
 800752a:	f000 f869 	bl	8007600 <__malloc_lock>
 800752e:	f8d8 3000 	ldr.w	r3, [r8]
 8007532:	461c      	mov	r4, r3
 8007534:	bb44      	cbnz	r4, 8007588 <_malloc_r+0x88>
 8007536:	4629      	mov	r1, r5
 8007538:	4630      	mov	r0, r6
 800753a:	f7ff ffbf 	bl	80074bc <sbrk_aligned>
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	4604      	mov	r4, r0
 8007542:	d158      	bne.n	80075f6 <_malloc_r+0xf6>
 8007544:	f8d8 4000 	ldr.w	r4, [r8]
 8007548:	4627      	mov	r7, r4
 800754a:	2f00      	cmp	r7, #0
 800754c:	d143      	bne.n	80075d6 <_malloc_r+0xd6>
 800754e:	2c00      	cmp	r4, #0
 8007550:	d04b      	beq.n	80075ea <_malloc_r+0xea>
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	4639      	mov	r1, r7
 8007556:	4630      	mov	r0, r6
 8007558:	eb04 0903 	add.w	r9, r4, r3
 800755c:	f000 fd4c 	bl	8007ff8 <_sbrk_r>
 8007560:	4581      	cmp	r9, r0
 8007562:	d142      	bne.n	80075ea <_malloc_r+0xea>
 8007564:	6821      	ldr	r1, [r4, #0]
 8007566:	1a6d      	subs	r5, r5, r1
 8007568:	4629      	mov	r1, r5
 800756a:	4630      	mov	r0, r6
 800756c:	f7ff ffa6 	bl	80074bc <sbrk_aligned>
 8007570:	3001      	adds	r0, #1
 8007572:	d03a      	beq.n	80075ea <_malloc_r+0xea>
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	442b      	add	r3, r5
 8007578:	6023      	str	r3, [r4, #0]
 800757a:	f8d8 3000 	ldr.w	r3, [r8]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	bb62      	cbnz	r2, 80075dc <_malloc_r+0xdc>
 8007582:	f8c8 7000 	str.w	r7, [r8]
 8007586:	e00f      	b.n	80075a8 <_malloc_r+0xa8>
 8007588:	6822      	ldr	r2, [r4, #0]
 800758a:	1b52      	subs	r2, r2, r5
 800758c:	d420      	bmi.n	80075d0 <_malloc_r+0xd0>
 800758e:	2a0b      	cmp	r2, #11
 8007590:	d917      	bls.n	80075c2 <_malloc_r+0xc2>
 8007592:	1961      	adds	r1, r4, r5
 8007594:	42a3      	cmp	r3, r4
 8007596:	6025      	str	r5, [r4, #0]
 8007598:	bf18      	it	ne
 800759a:	6059      	strne	r1, [r3, #4]
 800759c:	6863      	ldr	r3, [r4, #4]
 800759e:	bf08      	it	eq
 80075a0:	f8c8 1000 	streq.w	r1, [r8]
 80075a4:	5162      	str	r2, [r4, r5]
 80075a6:	604b      	str	r3, [r1, #4]
 80075a8:	4630      	mov	r0, r6
 80075aa:	f000 f82f 	bl	800760c <__malloc_unlock>
 80075ae:	f104 000b 	add.w	r0, r4, #11
 80075b2:	1d23      	adds	r3, r4, #4
 80075b4:	f020 0007 	bic.w	r0, r0, #7
 80075b8:	1ac2      	subs	r2, r0, r3
 80075ba:	bf1c      	itt	ne
 80075bc:	1a1b      	subne	r3, r3, r0
 80075be:	50a3      	strne	r3, [r4, r2]
 80075c0:	e7af      	b.n	8007522 <_malloc_r+0x22>
 80075c2:	6862      	ldr	r2, [r4, #4]
 80075c4:	42a3      	cmp	r3, r4
 80075c6:	bf0c      	ite	eq
 80075c8:	f8c8 2000 	streq.w	r2, [r8]
 80075cc:	605a      	strne	r2, [r3, #4]
 80075ce:	e7eb      	b.n	80075a8 <_malloc_r+0xa8>
 80075d0:	4623      	mov	r3, r4
 80075d2:	6864      	ldr	r4, [r4, #4]
 80075d4:	e7ae      	b.n	8007534 <_malloc_r+0x34>
 80075d6:	463c      	mov	r4, r7
 80075d8:	687f      	ldr	r7, [r7, #4]
 80075da:	e7b6      	b.n	800754a <_malloc_r+0x4a>
 80075dc:	461a      	mov	r2, r3
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	42a3      	cmp	r3, r4
 80075e2:	d1fb      	bne.n	80075dc <_malloc_r+0xdc>
 80075e4:	2300      	movs	r3, #0
 80075e6:	6053      	str	r3, [r2, #4]
 80075e8:	e7de      	b.n	80075a8 <_malloc_r+0xa8>
 80075ea:	230c      	movs	r3, #12
 80075ec:	6033      	str	r3, [r6, #0]
 80075ee:	4630      	mov	r0, r6
 80075f0:	f000 f80c 	bl	800760c <__malloc_unlock>
 80075f4:	e794      	b.n	8007520 <_malloc_r+0x20>
 80075f6:	6005      	str	r5, [r0, #0]
 80075f8:	e7d6      	b.n	80075a8 <_malloc_r+0xa8>
 80075fa:	bf00      	nop
 80075fc:	20000818 	.word	0x20000818

08007600 <__malloc_lock>:
 8007600:	4801      	ldr	r0, [pc, #4]	@ (8007608 <__malloc_lock+0x8>)
 8007602:	f7ff beda 	b.w	80073ba <__retarget_lock_acquire_recursive>
 8007606:	bf00      	nop
 8007608:	20000810 	.word	0x20000810

0800760c <__malloc_unlock>:
 800760c:	4801      	ldr	r0, [pc, #4]	@ (8007614 <__malloc_unlock+0x8>)
 800760e:	f7ff bed5 	b.w	80073bc <__retarget_lock_release_recursive>
 8007612:	bf00      	nop
 8007614:	20000810 	.word	0x20000810

08007618 <__ssputs_r>:
 8007618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800761c:	688e      	ldr	r6, [r1, #8]
 800761e:	461f      	mov	r7, r3
 8007620:	42be      	cmp	r6, r7
 8007622:	680b      	ldr	r3, [r1, #0]
 8007624:	4682      	mov	sl, r0
 8007626:	460c      	mov	r4, r1
 8007628:	4690      	mov	r8, r2
 800762a:	d82d      	bhi.n	8007688 <__ssputs_r+0x70>
 800762c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007630:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007634:	d026      	beq.n	8007684 <__ssputs_r+0x6c>
 8007636:	6965      	ldr	r5, [r4, #20]
 8007638:	6909      	ldr	r1, [r1, #16]
 800763a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800763e:	eba3 0901 	sub.w	r9, r3, r1
 8007642:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007646:	1c7b      	adds	r3, r7, #1
 8007648:	444b      	add	r3, r9
 800764a:	106d      	asrs	r5, r5, #1
 800764c:	429d      	cmp	r5, r3
 800764e:	bf38      	it	cc
 8007650:	461d      	movcc	r5, r3
 8007652:	0553      	lsls	r3, r2, #21
 8007654:	d527      	bpl.n	80076a6 <__ssputs_r+0x8e>
 8007656:	4629      	mov	r1, r5
 8007658:	f7ff ff52 	bl	8007500 <_malloc_r>
 800765c:	4606      	mov	r6, r0
 800765e:	b360      	cbz	r0, 80076ba <__ssputs_r+0xa2>
 8007660:	6921      	ldr	r1, [r4, #16]
 8007662:	464a      	mov	r2, r9
 8007664:	f7ff feab 	bl	80073be <memcpy>
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800766e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007672:	81a3      	strh	r3, [r4, #12]
 8007674:	6126      	str	r6, [r4, #16]
 8007676:	6165      	str	r5, [r4, #20]
 8007678:	444e      	add	r6, r9
 800767a:	eba5 0509 	sub.w	r5, r5, r9
 800767e:	6026      	str	r6, [r4, #0]
 8007680:	60a5      	str	r5, [r4, #8]
 8007682:	463e      	mov	r6, r7
 8007684:	42be      	cmp	r6, r7
 8007686:	d900      	bls.n	800768a <__ssputs_r+0x72>
 8007688:	463e      	mov	r6, r7
 800768a:	6820      	ldr	r0, [r4, #0]
 800768c:	4632      	mov	r2, r6
 800768e:	4641      	mov	r1, r8
 8007690:	f7ff fdda 	bl	8007248 <memmove>
 8007694:	68a3      	ldr	r3, [r4, #8]
 8007696:	1b9b      	subs	r3, r3, r6
 8007698:	60a3      	str	r3, [r4, #8]
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	4433      	add	r3, r6
 800769e:	6023      	str	r3, [r4, #0]
 80076a0:	2000      	movs	r0, #0
 80076a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a6:	462a      	mov	r2, r5
 80076a8:	f000 fcbd 	bl	8008026 <_realloc_r>
 80076ac:	4606      	mov	r6, r0
 80076ae:	2800      	cmp	r0, #0
 80076b0:	d1e0      	bne.n	8007674 <__ssputs_r+0x5c>
 80076b2:	6921      	ldr	r1, [r4, #16]
 80076b4:	4650      	mov	r0, sl
 80076b6:	f7ff feaf 	bl	8007418 <_free_r>
 80076ba:	230c      	movs	r3, #12
 80076bc:	f8ca 3000 	str.w	r3, [sl]
 80076c0:	89a3      	ldrh	r3, [r4, #12]
 80076c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076c6:	81a3      	strh	r3, [r4, #12]
 80076c8:	f04f 30ff 	mov.w	r0, #4294967295
 80076cc:	e7e9      	b.n	80076a2 <__ssputs_r+0x8a>
	...

080076d0 <_svfiprintf_r>:
 80076d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d4:	4698      	mov	r8, r3
 80076d6:	898b      	ldrh	r3, [r1, #12]
 80076d8:	061b      	lsls	r3, r3, #24
 80076da:	b09d      	sub	sp, #116	@ 0x74
 80076dc:	4607      	mov	r7, r0
 80076de:	460d      	mov	r5, r1
 80076e0:	4614      	mov	r4, r2
 80076e2:	d510      	bpl.n	8007706 <_svfiprintf_r+0x36>
 80076e4:	690b      	ldr	r3, [r1, #16]
 80076e6:	b973      	cbnz	r3, 8007706 <_svfiprintf_r+0x36>
 80076e8:	2140      	movs	r1, #64	@ 0x40
 80076ea:	f7ff ff09 	bl	8007500 <_malloc_r>
 80076ee:	6028      	str	r0, [r5, #0]
 80076f0:	6128      	str	r0, [r5, #16]
 80076f2:	b930      	cbnz	r0, 8007702 <_svfiprintf_r+0x32>
 80076f4:	230c      	movs	r3, #12
 80076f6:	603b      	str	r3, [r7, #0]
 80076f8:	f04f 30ff 	mov.w	r0, #4294967295
 80076fc:	b01d      	add	sp, #116	@ 0x74
 80076fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007702:	2340      	movs	r3, #64	@ 0x40
 8007704:	616b      	str	r3, [r5, #20]
 8007706:	2300      	movs	r3, #0
 8007708:	9309      	str	r3, [sp, #36]	@ 0x24
 800770a:	2320      	movs	r3, #32
 800770c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007710:	f8cd 800c 	str.w	r8, [sp, #12]
 8007714:	2330      	movs	r3, #48	@ 0x30
 8007716:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80078b4 <_svfiprintf_r+0x1e4>
 800771a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800771e:	f04f 0901 	mov.w	r9, #1
 8007722:	4623      	mov	r3, r4
 8007724:	469a      	mov	sl, r3
 8007726:	f813 2b01 	ldrb.w	r2, [r3], #1
 800772a:	b10a      	cbz	r2, 8007730 <_svfiprintf_r+0x60>
 800772c:	2a25      	cmp	r2, #37	@ 0x25
 800772e:	d1f9      	bne.n	8007724 <_svfiprintf_r+0x54>
 8007730:	ebba 0b04 	subs.w	fp, sl, r4
 8007734:	d00b      	beq.n	800774e <_svfiprintf_r+0x7e>
 8007736:	465b      	mov	r3, fp
 8007738:	4622      	mov	r2, r4
 800773a:	4629      	mov	r1, r5
 800773c:	4638      	mov	r0, r7
 800773e:	f7ff ff6b 	bl	8007618 <__ssputs_r>
 8007742:	3001      	adds	r0, #1
 8007744:	f000 80a7 	beq.w	8007896 <_svfiprintf_r+0x1c6>
 8007748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800774a:	445a      	add	r2, fp
 800774c:	9209      	str	r2, [sp, #36]	@ 0x24
 800774e:	f89a 3000 	ldrb.w	r3, [sl]
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 809f 	beq.w	8007896 <_svfiprintf_r+0x1c6>
 8007758:	2300      	movs	r3, #0
 800775a:	f04f 32ff 	mov.w	r2, #4294967295
 800775e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007762:	f10a 0a01 	add.w	sl, sl, #1
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	9307      	str	r3, [sp, #28]
 800776a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800776e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007770:	4654      	mov	r4, sl
 8007772:	2205      	movs	r2, #5
 8007774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007778:	484e      	ldr	r0, [pc, #312]	@ (80078b4 <_svfiprintf_r+0x1e4>)
 800777a:	f7f8 fd41 	bl	8000200 <memchr>
 800777e:	9a04      	ldr	r2, [sp, #16]
 8007780:	b9d8      	cbnz	r0, 80077ba <_svfiprintf_r+0xea>
 8007782:	06d0      	lsls	r0, r2, #27
 8007784:	bf44      	itt	mi
 8007786:	2320      	movmi	r3, #32
 8007788:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800778c:	0711      	lsls	r1, r2, #28
 800778e:	bf44      	itt	mi
 8007790:	232b      	movmi	r3, #43	@ 0x2b
 8007792:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007796:	f89a 3000 	ldrb.w	r3, [sl]
 800779a:	2b2a      	cmp	r3, #42	@ 0x2a
 800779c:	d015      	beq.n	80077ca <_svfiprintf_r+0xfa>
 800779e:	9a07      	ldr	r2, [sp, #28]
 80077a0:	4654      	mov	r4, sl
 80077a2:	2000      	movs	r0, #0
 80077a4:	f04f 0c0a 	mov.w	ip, #10
 80077a8:	4621      	mov	r1, r4
 80077aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077ae:	3b30      	subs	r3, #48	@ 0x30
 80077b0:	2b09      	cmp	r3, #9
 80077b2:	d94b      	bls.n	800784c <_svfiprintf_r+0x17c>
 80077b4:	b1b0      	cbz	r0, 80077e4 <_svfiprintf_r+0x114>
 80077b6:	9207      	str	r2, [sp, #28]
 80077b8:	e014      	b.n	80077e4 <_svfiprintf_r+0x114>
 80077ba:	eba0 0308 	sub.w	r3, r0, r8
 80077be:	fa09 f303 	lsl.w	r3, r9, r3
 80077c2:	4313      	orrs	r3, r2
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	46a2      	mov	sl, r4
 80077c8:	e7d2      	b.n	8007770 <_svfiprintf_r+0xa0>
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	1d19      	adds	r1, r3, #4
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	9103      	str	r1, [sp, #12]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	bfbb      	ittet	lt
 80077d6:	425b      	neglt	r3, r3
 80077d8:	f042 0202 	orrlt.w	r2, r2, #2
 80077dc:	9307      	strge	r3, [sp, #28]
 80077de:	9307      	strlt	r3, [sp, #28]
 80077e0:	bfb8      	it	lt
 80077e2:	9204      	strlt	r2, [sp, #16]
 80077e4:	7823      	ldrb	r3, [r4, #0]
 80077e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80077e8:	d10a      	bne.n	8007800 <_svfiprintf_r+0x130>
 80077ea:	7863      	ldrb	r3, [r4, #1]
 80077ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ee:	d132      	bne.n	8007856 <_svfiprintf_r+0x186>
 80077f0:	9b03      	ldr	r3, [sp, #12]
 80077f2:	1d1a      	adds	r2, r3, #4
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	9203      	str	r2, [sp, #12]
 80077f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077fc:	3402      	adds	r4, #2
 80077fe:	9305      	str	r3, [sp, #20]
 8007800:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80078c4 <_svfiprintf_r+0x1f4>
 8007804:	7821      	ldrb	r1, [r4, #0]
 8007806:	2203      	movs	r2, #3
 8007808:	4650      	mov	r0, sl
 800780a:	f7f8 fcf9 	bl	8000200 <memchr>
 800780e:	b138      	cbz	r0, 8007820 <_svfiprintf_r+0x150>
 8007810:	9b04      	ldr	r3, [sp, #16]
 8007812:	eba0 000a 	sub.w	r0, r0, sl
 8007816:	2240      	movs	r2, #64	@ 0x40
 8007818:	4082      	lsls	r2, r0
 800781a:	4313      	orrs	r3, r2
 800781c:	3401      	adds	r4, #1
 800781e:	9304      	str	r3, [sp, #16]
 8007820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007824:	4824      	ldr	r0, [pc, #144]	@ (80078b8 <_svfiprintf_r+0x1e8>)
 8007826:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800782a:	2206      	movs	r2, #6
 800782c:	f7f8 fce8 	bl	8000200 <memchr>
 8007830:	2800      	cmp	r0, #0
 8007832:	d036      	beq.n	80078a2 <_svfiprintf_r+0x1d2>
 8007834:	4b21      	ldr	r3, [pc, #132]	@ (80078bc <_svfiprintf_r+0x1ec>)
 8007836:	bb1b      	cbnz	r3, 8007880 <_svfiprintf_r+0x1b0>
 8007838:	9b03      	ldr	r3, [sp, #12]
 800783a:	3307      	adds	r3, #7
 800783c:	f023 0307 	bic.w	r3, r3, #7
 8007840:	3308      	adds	r3, #8
 8007842:	9303      	str	r3, [sp, #12]
 8007844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007846:	4433      	add	r3, r6
 8007848:	9309      	str	r3, [sp, #36]	@ 0x24
 800784a:	e76a      	b.n	8007722 <_svfiprintf_r+0x52>
 800784c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007850:	460c      	mov	r4, r1
 8007852:	2001      	movs	r0, #1
 8007854:	e7a8      	b.n	80077a8 <_svfiprintf_r+0xd8>
 8007856:	2300      	movs	r3, #0
 8007858:	3401      	adds	r4, #1
 800785a:	9305      	str	r3, [sp, #20]
 800785c:	4619      	mov	r1, r3
 800785e:	f04f 0c0a 	mov.w	ip, #10
 8007862:	4620      	mov	r0, r4
 8007864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007868:	3a30      	subs	r2, #48	@ 0x30
 800786a:	2a09      	cmp	r2, #9
 800786c:	d903      	bls.n	8007876 <_svfiprintf_r+0x1a6>
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0c6      	beq.n	8007800 <_svfiprintf_r+0x130>
 8007872:	9105      	str	r1, [sp, #20]
 8007874:	e7c4      	b.n	8007800 <_svfiprintf_r+0x130>
 8007876:	fb0c 2101 	mla	r1, ip, r1, r2
 800787a:	4604      	mov	r4, r0
 800787c:	2301      	movs	r3, #1
 800787e:	e7f0      	b.n	8007862 <_svfiprintf_r+0x192>
 8007880:	ab03      	add	r3, sp, #12
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	462a      	mov	r2, r5
 8007886:	4b0e      	ldr	r3, [pc, #56]	@ (80078c0 <_svfiprintf_r+0x1f0>)
 8007888:	a904      	add	r1, sp, #16
 800788a:	4638      	mov	r0, r7
 800788c:	f3af 8000 	nop.w
 8007890:	1c42      	adds	r2, r0, #1
 8007892:	4606      	mov	r6, r0
 8007894:	d1d6      	bne.n	8007844 <_svfiprintf_r+0x174>
 8007896:	89ab      	ldrh	r3, [r5, #12]
 8007898:	065b      	lsls	r3, r3, #25
 800789a:	f53f af2d 	bmi.w	80076f8 <_svfiprintf_r+0x28>
 800789e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078a0:	e72c      	b.n	80076fc <_svfiprintf_r+0x2c>
 80078a2:	ab03      	add	r3, sp, #12
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	462a      	mov	r2, r5
 80078a8:	4b05      	ldr	r3, [pc, #20]	@ (80078c0 <_svfiprintf_r+0x1f0>)
 80078aa:	a904      	add	r1, sp, #16
 80078ac:	4638      	mov	r0, r7
 80078ae:	f000 f9bb 	bl	8007c28 <_printf_i>
 80078b2:	e7ed      	b.n	8007890 <_svfiprintf_r+0x1c0>
 80078b4:	0800a51b 	.word	0x0800a51b
 80078b8:	0800a525 	.word	0x0800a525
 80078bc:	00000000 	.word	0x00000000
 80078c0:	08007619 	.word	0x08007619
 80078c4:	0800a521 	.word	0x0800a521

080078c8 <__sfputc_r>:
 80078c8:	6893      	ldr	r3, [r2, #8]
 80078ca:	3b01      	subs	r3, #1
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	b410      	push	{r4}
 80078d0:	6093      	str	r3, [r2, #8]
 80078d2:	da08      	bge.n	80078e6 <__sfputc_r+0x1e>
 80078d4:	6994      	ldr	r4, [r2, #24]
 80078d6:	42a3      	cmp	r3, r4
 80078d8:	db01      	blt.n	80078de <__sfputc_r+0x16>
 80078da:	290a      	cmp	r1, #10
 80078dc:	d103      	bne.n	80078e6 <__sfputc_r+0x1e>
 80078de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078e2:	f7ff bc1c 	b.w	800711e <__swbuf_r>
 80078e6:	6813      	ldr	r3, [r2, #0]
 80078e8:	1c58      	adds	r0, r3, #1
 80078ea:	6010      	str	r0, [r2, #0]
 80078ec:	7019      	strb	r1, [r3, #0]
 80078ee:	4608      	mov	r0, r1
 80078f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <__sfputs_r>:
 80078f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f8:	4606      	mov	r6, r0
 80078fa:	460f      	mov	r7, r1
 80078fc:	4614      	mov	r4, r2
 80078fe:	18d5      	adds	r5, r2, r3
 8007900:	42ac      	cmp	r4, r5
 8007902:	d101      	bne.n	8007908 <__sfputs_r+0x12>
 8007904:	2000      	movs	r0, #0
 8007906:	e007      	b.n	8007918 <__sfputs_r+0x22>
 8007908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800790c:	463a      	mov	r2, r7
 800790e:	4630      	mov	r0, r6
 8007910:	f7ff ffda 	bl	80078c8 <__sfputc_r>
 8007914:	1c43      	adds	r3, r0, #1
 8007916:	d1f3      	bne.n	8007900 <__sfputs_r+0xa>
 8007918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800791c <_vfiprintf_r>:
 800791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007920:	460d      	mov	r5, r1
 8007922:	b09d      	sub	sp, #116	@ 0x74
 8007924:	4614      	mov	r4, r2
 8007926:	4698      	mov	r8, r3
 8007928:	4606      	mov	r6, r0
 800792a:	b118      	cbz	r0, 8007934 <_vfiprintf_r+0x18>
 800792c:	6a03      	ldr	r3, [r0, #32]
 800792e:	b90b      	cbnz	r3, 8007934 <_vfiprintf_r+0x18>
 8007930:	f7ff fa2e 	bl	8006d90 <__sinit>
 8007934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007936:	07d9      	lsls	r1, r3, #31
 8007938:	d405      	bmi.n	8007946 <_vfiprintf_r+0x2a>
 800793a:	89ab      	ldrh	r3, [r5, #12]
 800793c:	059a      	lsls	r2, r3, #22
 800793e:	d402      	bmi.n	8007946 <_vfiprintf_r+0x2a>
 8007940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007942:	f7ff fd3a 	bl	80073ba <__retarget_lock_acquire_recursive>
 8007946:	89ab      	ldrh	r3, [r5, #12]
 8007948:	071b      	lsls	r3, r3, #28
 800794a:	d501      	bpl.n	8007950 <_vfiprintf_r+0x34>
 800794c:	692b      	ldr	r3, [r5, #16]
 800794e:	b99b      	cbnz	r3, 8007978 <_vfiprintf_r+0x5c>
 8007950:	4629      	mov	r1, r5
 8007952:	4630      	mov	r0, r6
 8007954:	f7ff fc22 	bl	800719c <__swsetup_r>
 8007958:	b170      	cbz	r0, 8007978 <_vfiprintf_r+0x5c>
 800795a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800795c:	07dc      	lsls	r4, r3, #31
 800795e:	d504      	bpl.n	800796a <_vfiprintf_r+0x4e>
 8007960:	f04f 30ff 	mov.w	r0, #4294967295
 8007964:	b01d      	add	sp, #116	@ 0x74
 8007966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796a:	89ab      	ldrh	r3, [r5, #12]
 800796c:	0598      	lsls	r0, r3, #22
 800796e:	d4f7      	bmi.n	8007960 <_vfiprintf_r+0x44>
 8007970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007972:	f7ff fd23 	bl	80073bc <__retarget_lock_release_recursive>
 8007976:	e7f3      	b.n	8007960 <_vfiprintf_r+0x44>
 8007978:	2300      	movs	r3, #0
 800797a:	9309      	str	r3, [sp, #36]	@ 0x24
 800797c:	2320      	movs	r3, #32
 800797e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007982:	f8cd 800c 	str.w	r8, [sp, #12]
 8007986:	2330      	movs	r3, #48	@ 0x30
 8007988:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b38 <_vfiprintf_r+0x21c>
 800798c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007990:	f04f 0901 	mov.w	r9, #1
 8007994:	4623      	mov	r3, r4
 8007996:	469a      	mov	sl, r3
 8007998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800799c:	b10a      	cbz	r2, 80079a2 <_vfiprintf_r+0x86>
 800799e:	2a25      	cmp	r2, #37	@ 0x25
 80079a0:	d1f9      	bne.n	8007996 <_vfiprintf_r+0x7a>
 80079a2:	ebba 0b04 	subs.w	fp, sl, r4
 80079a6:	d00b      	beq.n	80079c0 <_vfiprintf_r+0xa4>
 80079a8:	465b      	mov	r3, fp
 80079aa:	4622      	mov	r2, r4
 80079ac:	4629      	mov	r1, r5
 80079ae:	4630      	mov	r0, r6
 80079b0:	f7ff ffa1 	bl	80078f6 <__sfputs_r>
 80079b4:	3001      	adds	r0, #1
 80079b6:	f000 80a7 	beq.w	8007b08 <_vfiprintf_r+0x1ec>
 80079ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079bc:	445a      	add	r2, fp
 80079be:	9209      	str	r2, [sp, #36]	@ 0x24
 80079c0:	f89a 3000 	ldrb.w	r3, [sl]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 809f 	beq.w	8007b08 <_vfiprintf_r+0x1ec>
 80079ca:	2300      	movs	r3, #0
 80079cc:	f04f 32ff 	mov.w	r2, #4294967295
 80079d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079d4:	f10a 0a01 	add.w	sl, sl, #1
 80079d8:	9304      	str	r3, [sp, #16]
 80079da:	9307      	str	r3, [sp, #28]
 80079dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80079e2:	4654      	mov	r4, sl
 80079e4:	2205      	movs	r2, #5
 80079e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ea:	4853      	ldr	r0, [pc, #332]	@ (8007b38 <_vfiprintf_r+0x21c>)
 80079ec:	f7f8 fc08 	bl	8000200 <memchr>
 80079f0:	9a04      	ldr	r2, [sp, #16]
 80079f2:	b9d8      	cbnz	r0, 8007a2c <_vfiprintf_r+0x110>
 80079f4:	06d1      	lsls	r1, r2, #27
 80079f6:	bf44      	itt	mi
 80079f8:	2320      	movmi	r3, #32
 80079fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079fe:	0713      	lsls	r3, r2, #28
 8007a00:	bf44      	itt	mi
 8007a02:	232b      	movmi	r3, #43	@ 0x2b
 8007a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a08:	f89a 3000 	ldrb.w	r3, [sl]
 8007a0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a0e:	d015      	beq.n	8007a3c <_vfiprintf_r+0x120>
 8007a10:	9a07      	ldr	r2, [sp, #28]
 8007a12:	4654      	mov	r4, sl
 8007a14:	2000      	movs	r0, #0
 8007a16:	f04f 0c0a 	mov.w	ip, #10
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a20:	3b30      	subs	r3, #48	@ 0x30
 8007a22:	2b09      	cmp	r3, #9
 8007a24:	d94b      	bls.n	8007abe <_vfiprintf_r+0x1a2>
 8007a26:	b1b0      	cbz	r0, 8007a56 <_vfiprintf_r+0x13a>
 8007a28:	9207      	str	r2, [sp, #28]
 8007a2a:	e014      	b.n	8007a56 <_vfiprintf_r+0x13a>
 8007a2c:	eba0 0308 	sub.w	r3, r0, r8
 8007a30:	fa09 f303 	lsl.w	r3, r9, r3
 8007a34:	4313      	orrs	r3, r2
 8007a36:	9304      	str	r3, [sp, #16]
 8007a38:	46a2      	mov	sl, r4
 8007a3a:	e7d2      	b.n	80079e2 <_vfiprintf_r+0xc6>
 8007a3c:	9b03      	ldr	r3, [sp, #12]
 8007a3e:	1d19      	adds	r1, r3, #4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	9103      	str	r1, [sp, #12]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	bfbb      	ittet	lt
 8007a48:	425b      	neglt	r3, r3
 8007a4a:	f042 0202 	orrlt.w	r2, r2, #2
 8007a4e:	9307      	strge	r3, [sp, #28]
 8007a50:	9307      	strlt	r3, [sp, #28]
 8007a52:	bfb8      	it	lt
 8007a54:	9204      	strlt	r2, [sp, #16]
 8007a56:	7823      	ldrb	r3, [r4, #0]
 8007a58:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a5a:	d10a      	bne.n	8007a72 <_vfiprintf_r+0x156>
 8007a5c:	7863      	ldrb	r3, [r4, #1]
 8007a5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a60:	d132      	bne.n	8007ac8 <_vfiprintf_r+0x1ac>
 8007a62:	9b03      	ldr	r3, [sp, #12]
 8007a64:	1d1a      	adds	r2, r3, #4
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	9203      	str	r2, [sp, #12]
 8007a6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a6e:	3402      	adds	r4, #2
 8007a70:	9305      	str	r3, [sp, #20]
 8007a72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b48 <_vfiprintf_r+0x22c>
 8007a76:	7821      	ldrb	r1, [r4, #0]
 8007a78:	2203      	movs	r2, #3
 8007a7a:	4650      	mov	r0, sl
 8007a7c:	f7f8 fbc0 	bl	8000200 <memchr>
 8007a80:	b138      	cbz	r0, 8007a92 <_vfiprintf_r+0x176>
 8007a82:	9b04      	ldr	r3, [sp, #16]
 8007a84:	eba0 000a 	sub.w	r0, r0, sl
 8007a88:	2240      	movs	r2, #64	@ 0x40
 8007a8a:	4082      	lsls	r2, r0
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	3401      	adds	r4, #1
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a96:	4829      	ldr	r0, [pc, #164]	@ (8007b3c <_vfiprintf_r+0x220>)
 8007a98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a9c:	2206      	movs	r2, #6
 8007a9e:	f7f8 fbaf 	bl	8000200 <memchr>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d03f      	beq.n	8007b26 <_vfiprintf_r+0x20a>
 8007aa6:	4b26      	ldr	r3, [pc, #152]	@ (8007b40 <_vfiprintf_r+0x224>)
 8007aa8:	bb1b      	cbnz	r3, 8007af2 <_vfiprintf_r+0x1d6>
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	3307      	adds	r3, #7
 8007aae:	f023 0307 	bic.w	r3, r3, #7
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	9303      	str	r3, [sp, #12]
 8007ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab8:	443b      	add	r3, r7
 8007aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8007abc:	e76a      	b.n	8007994 <_vfiprintf_r+0x78>
 8007abe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	2001      	movs	r0, #1
 8007ac6:	e7a8      	b.n	8007a1a <_vfiprintf_r+0xfe>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	3401      	adds	r4, #1
 8007acc:	9305      	str	r3, [sp, #20]
 8007ace:	4619      	mov	r1, r3
 8007ad0:	f04f 0c0a 	mov.w	ip, #10
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ada:	3a30      	subs	r2, #48	@ 0x30
 8007adc:	2a09      	cmp	r2, #9
 8007ade:	d903      	bls.n	8007ae8 <_vfiprintf_r+0x1cc>
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d0c6      	beq.n	8007a72 <_vfiprintf_r+0x156>
 8007ae4:	9105      	str	r1, [sp, #20]
 8007ae6:	e7c4      	b.n	8007a72 <_vfiprintf_r+0x156>
 8007ae8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aec:	4604      	mov	r4, r0
 8007aee:	2301      	movs	r3, #1
 8007af0:	e7f0      	b.n	8007ad4 <_vfiprintf_r+0x1b8>
 8007af2:	ab03      	add	r3, sp, #12
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	462a      	mov	r2, r5
 8007af8:	4b12      	ldr	r3, [pc, #72]	@ (8007b44 <_vfiprintf_r+0x228>)
 8007afa:	a904      	add	r1, sp, #16
 8007afc:	4630      	mov	r0, r6
 8007afe:	f3af 8000 	nop.w
 8007b02:	4607      	mov	r7, r0
 8007b04:	1c78      	adds	r0, r7, #1
 8007b06:	d1d6      	bne.n	8007ab6 <_vfiprintf_r+0x19a>
 8007b08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b0a:	07d9      	lsls	r1, r3, #31
 8007b0c:	d405      	bmi.n	8007b1a <_vfiprintf_r+0x1fe>
 8007b0e:	89ab      	ldrh	r3, [r5, #12]
 8007b10:	059a      	lsls	r2, r3, #22
 8007b12:	d402      	bmi.n	8007b1a <_vfiprintf_r+0x1fe>
 8007b14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b16:	f7ff fc51 	bl	80073bc <__retarget_lock_release_recursive>
 8007b1a:	89ab      	ldrh	r3, [r5, #12]
 8007b1c:	065b      	lsls	r3, r3, #25
 8007b1e:	f53f af1f 	bmi.w	8007960 <_vfiprintf_r+0x44>
 8007b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b24:	e71e      	b.n	8007964 <_vfiprintf_r+0x48>
 8007b26:	ab03      	add	r3, sp, #12
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	462a      	mov	r2, r5
 8007b2c:	4b05      	ldr	r3, [pc, #20]	@ (8007b44 <_vfiprintf_r+0x228>)
 8007b2e:	a904      	add	r1, sp, #16
 8007b30:	4630      	mov	r0, r6
 8007b32:	f000 f879 	bl	8007c28 <_printf_i>
 8007b36:	e7e4      	b.n	8007b02 <_vfiprintf_r+0x1e6>
 8007b38:	0800a51b 	.word	0x0800a51b
 8007b3c:	0800a525 	.word	0x0800a525
 8007b40:	00000000 	.word	0x00000000
 8007b44:	080078f7 	.word	0x080078f7
 8007b48:	0800a521 	.word	0x0800a521

08007b4c <_printf_common>:
 8007b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	4616      	mov	r6, r2
 8007b52:	4698      	mov	r8, r3
 8007b54:	688a      	ldr	r2, [r1, #8]
 8007b56:	690b      	ldr	r3, [r1, #16]
 8007b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	bfb8      	it	lt
 8007b60:	4613      	movlt	r3, r2
 8007b62:	6033      	str	r3, [r6, #0]
 8007b64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b68:	4607      	mov	r7, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	b10a      	cbz	r2, 8007b72 <_printf_common+0x26>
 8007b6e:	3301      	adds	r3, #1
 8007b70:	6033      	str	r3, [r6, #0]
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	0699      	lsls	r1, r3, #26
 8007b76:	bf42      	ittt	mi
 8007b78:	6833      	ldrmi	r3, [r6, #0]
 8007b7a:	3302      	addmi	r3, #2
 8007b7c:	6033      	strmi	r3, [r6, #0]
 8007b7e:	6825      	ldr	r5, [r4, #0]
 8007b80:	f015 0506 	ands.w	r5, r5, #6
 8007b84:	d106      	bne.n	8007b94 <_printf_common+0x48>
 8007b86:	f104 0a19 	add.w	sl, r4, #25
 8007b8a:	68e3      	ldr	r3, [r4, #12]
 8007b8c:	6832      	ldr	r2, [r6, #0]
 8007b8e:	1a9b      	subs	r3, r3, r2
 8007b90:	42ab      	cmp	r3, r5
 8007b92:	dc26      	bgt.n	8007be2 <_printf_common+0x96>
 8007b94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b98:	6822      	ldr	r2, [r4, #0]
 8007b9a:	3b00      	subs	r3, #0
 8007b9c:	bf18      	it	ne
 8007b9e:	2301      	movne	r3, #1
 8007ba0:	0692      	lsls	r2, r2, #26
 8007ba2:	d42b      	bmi.n	8007bfc <_printf_common+0xb0>
 8007ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ba8:	4641      	mov	r1, r8
 8007baa:	4638      	mov	r0, r7
 8007bac:	47c8      	blx	r9
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d01e      	beq.n	8007bf0 <_printf_common+0xa4>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	6922      	ldr	r2, [r4, #16]
 8007bb6:	f003 0306 	and.w	r3, r3, #6
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	bf02      	ittt	eq
 8007bbe:	68e5      	ldreq	r5, [r4, #12]
 8007bc0:	6833      	ldreq	r3, [r6, #0]
 8007bc2:	1aed      	subeq	r5, r5, r3
 8007bc4:	68a3      	ldr	r3, [r4, #8]
 8007bc6:	bf0c      	ite	eq
 8007bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bcc:	2500      	movne	r5, #0
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	bfc4      	itt	gt
 8007bd2:	1a9b      	subgt	r3, r3, r2
 8007bd4:	18ed      	addgt	r5, r5, r3
 8007bd6:	2600      	movs	r6, #0
 8007bd8:	341a      	adds	r4, #26
 8007bda:	42b5      	cmp	r5, r6
 8007bdc:	d11a      	bne.n	8007c14 <_printf_common+0xc8>
 8007bde:	2000      	movs	r0, #0
 8007be0:	e008      	b.n	8007bf4 <_printf_common+0xa8>
 8007be2:	2301      	movs	r3, #1
 8007be4:	4652      	mov	r2, sl
 8007be6:	4641      	mov	r1, r8
 8007be8:	4638      	mov	r0, r7
 8007bea:	47c8      	blx	r9
 8007bec:	3001      	adds	r0, #1
 8007bee:	d103      	bne.n	8007bf8 <_printf_common+0xac>
 8007bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf8:	3501      	adds	r5, #1
 8007bfa:	e7c6      	b.n	8007b8a <_printf_common+0x3e>
 8007bfc:	18e1      	adds	r1, r4, r3
 8007bfe:	1c5a      	adds	r2, r3, #1
 8007c00:	2030      	movs	r0, #48	@ 0x30
 8007c02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c06:	4422      	add	r2, r4
 8007c08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c10:	3302      	adds	r3, #2
 8007c12:	e7c7      	b.n	8007ba4 <_printf_common+0x58>
 8007c14:	2301      	movs	r3, #1
 8007c16:	4622      	mov	r2, r4
 8007c18:	4641      	mov	r1, r8
 8007c1a:	4638      	mov	r0, r7
 8007c1c:	47c8      	blx	r9
 8007c1e:	3001      	adds	r0, #1
 8007c20:	d0e6      	beq.n	8007bf0 <_printf_common+0xa4>
 8007c22:	3601      	adds	r6, #1
 8007c24:	e7d9      	b.n	8007bda <_printf_common+0x8e>
	...

08007c28 <_printf_i>:
 8007c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c2c:	7e0f      	ldrb	r7, [r1, #24]
 8007c2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c30:	2f78      	cmp	r7, #120	@ 0x78
 8007c32:	4691      	mov	r9, r2
 8007c34:	4680      	mov	r8, r0
 8007c36:	460c      	mov	r4, r1
 8007c38:	469a      	mov	sl, r3
 8007c3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c3e:	d807      	bhi.n	8007c50 <_printf_i+0x28>
 8007c40:	2f62      	cmp	r7, #98	@ 0x62
 8007c42:	d80a      	bhi.n	8007c5a <_printf_i+0x32>
 8007c44:	2f00      	cmp	r7, #0
 8007c46:	f000 80d1 	beq.w	8007dec <_printf_i+0x1c4>
 8007c4a:	2f58      	cmp	r7, #88	@ 0x58
 8007c4c:	f000 80b8 	beq.w	8007dc0 <_printf_i+0x198>
 8007c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c58:	e03a      	b.n	8007cd0 <_printf_i+0xa8>
 8007c5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c5e:	2b15      	cmp	r3, #21
 8007c60:	d8f6      	bhi.n	8007c50 <_printf_i+0x28>
 8007c62:	a101      	add	r1, pc, #4	@ (adr r1, 8007c68 <_printf_i+0x40>)
 8007c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c68:	08007cc1 	.word	0x08007cc1
 8007c6c:	08007cd5 	.word	0x08007cd5
 8007c70:	08007c51 	.word	0x08007c51
 8007c74:	08007c51 	.word	0x08007c51
 8007c78:	08007c51 	.word	0x08007c51
 8007c7c:	08007c51 	.word	0x08007c51
 8007c80:	08007cd5 	.word	0x08007cd5
 8007c84:	08007c51 	.word	0x08007c51
 8007c88:	08007c51 	.word	0x08007c51
 8007c8c:	08007c51 	.word	0x08007c51
 8007c90:	08007c51 	.word	0x08007c51
 8007c94:	08007dd3 	.word	0x08007dd3
 8007c98:	08007cff 	.word	0x08007cff
 8007c9c:	08007d8d 	.word	0x08007d8d
 8007ca0:	08007c51 	.word	0x08007c51
 8007ca4:	08007c51 	.word	0x08007c51
 8007ca8:	08007df5 	.word	0x08007df5
 8007cac:	08007c51 	.word	0x08007c51
 8007cb0:	08007cff 	.word	0x08007cff
 8007cb4:	08007c51 	.word	0x08007c51
 8007cb8:	08007c51 	.word	0x08007c51
 8007cbc:	08007d95 	.word	0x08007d95
 8007cc0:	6833      	ldr	r3, [r6, #0]
 8007cc2:	1d1a      	adds	r2, r3, #4
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6032      	str	r2, [r6, #0]
 8007cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e09c      	b.n	8007e0e <_printf_i+0x1e6>
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	6820      	ldr	r0, [r4, #0]
 8007cd8:	1d19      	adds	r1, r3, #4
 8007cda:	6031      	str	r1, [r6, #0]
 8007cdc:	0606      	lsls	r6, r0, #24
 8007cde:	d501      	bpl.n	8007ce4 <_printf_i+0xbc>
 8007ce0:	681d      	ldr	r5, [r3, #0]
 8007ce2:	e003      	b.n	8007cec <_printf_i+0xc4>
 8007ce4:	0645      	lsls	r5, r0, #25
 8007ce6:	d5fb      	bpl.n	8007ce0 <_printf_i+0xb8>
 8007ce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007cec:	2d00      	cmp	r5, #0
 8007cee:	da03      	bge.n	8007cf8 <_printf_i+0xd0>
 8007cf0:	232d      	movs	r3, #45	@ 0x2d
 8007cf2:	426d      	negs	r5, r5
 8007cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf8:	4858      	ldr	r0, [pc, #352]	@ (8007e5c <_printf_i+0x234>)
 8007cfa:	230a      	movs	r3, #10
 8007cfc:	e011      	b.n	8007d22 <_printf_i+0xfa>
 8007cfe:	6821      	ldr	r1, [r4, #0]
 8007d00:	6833      	ldr	r3, [r6, #0]
 8007d02:	0608      	lsls	r0, r1, #24
 8007d04:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d08:	d402      	bmi.n	8007d10 <_printf_i+0xe8>
 8007d0a:	0649      	lsls	r1, r1, #25
 8007d0c:	bf48      	it	mi
 8007d0e:	b2ad      	uxthmi	r5, r5
 8007d10:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d12:	4852      	ldr	r0, [pc, #328]	@ (8007e5c <_printf_i+0x234>)
 8007d14:	6033      	str	r3, [r6, #0]
 8007d16:	bf14      	ite	ne
 8007d18:	230a      	movne	r3, #10
 8007d1a:	2308      	moveq	r3, #8
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d22:	6866      	ldr	r6, [r4, #4]
 8007d24:	60a6      	str	r6, [r4, #8]
 8007d26:	2e00      	cmp	r6, #0
 8007d28:	db05      	blt.n	8007d36 <_printf_i+0x10e>
 8007d2a:	6821      	ldr	r1, [r4, #0]
 8007d2c:	432e      	orrs	r6, r5
 8007d2e:	f021 0104 	bic.w	r1, r1, #4
 8007d32:	6021      	str	r1, [r4, #0]
 8007d34:	d04b      	beq.n	8007dce <_printf_i+0x1a6>
 8007d36:	4616      	mov	r6, r2
 8007d38:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d3c:	fb03 5711 	mls	r7, r3, r1, r5
 8007d40:	5dc7      	ldrb	r7, [r0, r7]
 8007d42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d46:	462f      	mov	r7, r5
 8007d48:	42bb      	cmp	r3, r7
 8007d4a:	460d      	mov	r5, r1
 8007d4c:	d9f4      	bls.n	8007d38 <_printf_i+0x110>
 8007d4e:	2b08      	cmp	r3, #8
 8007d50:	d10b      	bne.n	8007d6a <_printf_i+0x142>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	07df      	lsls	r7, r3, #31
 8007d56:	d508      	bpl.n	8007d6a <_printf_i+0x142>
 8007d58:	6923      	ldr	r3, [r4, #16]
 8007d5a:	6861      	ldr	r1, [r4, #4]
 8007d5c:	4299      	cmp	r1, r3
 8007d5e:	bfde      	ittt	le
 8007d60:	2330      	movle	r3, #48	@ 0x30
 8007d62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d6a:	1b92      	subs	r2, r2, r6
 8007d6c:	6122      	str	r2, [r4, #16]
 8007d6e:	f8cd a000 	str.w	sl, [sp]
 8007d72:	464b      	mov	r3, r9
 8007d74:	aa03      	add	r2, sp, #12
 8007d76:	4621      	mov	r1, r4
 8007d78:	4640      	mov	r0, r8
 8007d7a:	f7ff fee7 	bl	8007b4c <_printf_common>
 8007d7e:	3001      	adds	r0, #1
 8007d80:	d14a      	bne.n	8007e18 <_printf_i+0x1f0>
 8007d82:	f04f 30ff 	mov.w	r0, #4294967295
 8007d86:	b004      	add	sp, #16
 8007d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d8c:	6823      	ldr	r3, [r4, #0]
 8007d8e:	f043 0320 	orr.w	r3, r3, #32
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	4832      	ldr	r0, [pc, #200]	@ (8007e60 <_printf_i+0x238>)
 8007d96:	2778      	movs	r7, #120	@ 0x78
 8007d98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	6831      	ldr	r1, [r6, #0]
 8007da0:	061f      	lsls	r7, r3, #24
 8007da2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007da6:	d402      	bmi.n	8007dae <_printf_i+0x186>
 8007da8:	065f      	lsls	r7, r3, #25
 8007daa:	bf48      	it	mi
 8007dac:	b2ad      	uxthmi	r5, r5
 8007dae:	6031      	str	r1, [r6, #0]
 8007db0:	07d9      	lsls	r1, r3, #31
 8007db2:	bf44      	itt	mi
 8007db4:	f043 0320 	orrmi.w	r3, r3, #32
 8007db8:	6023      	strmi	r3, [r4, #0]
 8007dba:	b11d      	cbz	r5, 8007dc4 <_printf_i+0x19c>
 8007dbc:	2310      	movs	r3, #16
 8007dbe:	e7ad      	b.n	8007d1c <_printf_i+0xf4>
 8007dc0:	4826      	ldr	r0, [pc, #152]	@ (8007e5c <_printf_i+0x234>)
 8007dc2:	e7e9      	b.n	8007d98 <_printf_i+0x170>
 8007dc4:	6823      	ldr	r3, [r4, #0]
 8007dc6:	f023 0320 	bic.w	r3, r3, #32
 8007dca:	6023      	str	r3, [r4, #0]
 8007dcc:	e7f6      	b.n	8007dbc <_printf_i+0x194>
 8007dce:	4616      	mov	r6, r2
 8007dd0:	e7bd      	b.n	8007d4e <_printf_i+0x126>
 8007dd2:	6833      	ldr	r3, [r6, #0]
 8007dd4:	6825      	ldr	r5, [r4, #0]
 8007dd6:	6961      	ldr	r1, [r4, #20]
 8007dd8:	1d18      	adds	r0, r3, #4
 8007dda:	6030      	str	r0, [r6, #0]
 8007ddc:	062e      	lsls	r6, r5, #24
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	d501      	bpl.n	8007de6 <_printf_i+0x1be>
 8007de2:	6019      	str	r1, [r3, #0]
 8007de4:	e002      	b.n	8007dec <_printf_i+0x1c4>
 8007de6:	0668      	lsls	r0, r5, #25
 8007de8:	d5fb      	bpl.n	8007de2 <_printf_i+0x1ba>
 8007dea:	8019      	strh	r1, [r3, #0]
 8007dec:	2300      	movs	r3, #0
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	4616      	mov	r6, r2
 8007df2:	e7bc      	b.n	8007d6e <_printf_i+0x146>
 8007df4:	6833      	ldr	r3, [r6, #0]
 8007df6:	1d1a      	adds	r2, r3, #4
 8007df8:	6032      	str	r2, [r6, #0]
 8007dfa:	681e      	ldr	r6, [r3, #0]
 8007dfc:	6862      	ldr	r2, [r4, #4]
 8007dfe:	2100      	movs	r1, #0
 8007e00:	4630      	mov	r0, r6
 8007e02:	f7f8 f9fd 	bl	8000200 <memchr>
 8007e06:	b108      	cbz	r0, 8007e0c <_printf_i+0x1e4>
 8007e08:	1b80      	subs	r0, r0, r6
 8007e0a:	6060      	str	r0, [r4, #4]
 8007e0c:	6863      	ldr	r3, [r4, #4]
 8007e0e:	6123      	str	r3, [r4, #16]
 8007e10:	2300      	movs	r3, #0
 8007e12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e16:	e7aa      	b.n	8007d6e <_printf_i+0x146>
 8007e18:	6923      	ldr	r3, [r4, #16]
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	4640      	mov	r0, r8
 8007e20:	47d0      	blx	sl
 8007e22:	3001      	adds	r0, #1
 8007e24:	d0ad      	beq.n	8007d82 <_printf_i+0x15a>
 8007e26:	6823      	ldr	r3, [r4, #0]
 8007e28:	079b      	lsls	r3, r3, #30
 8007e2a:	d413      	bmi.n	8007e54 <_printf_i+0x22c>
 8007e2c:	68e0      	ldr	r0, [r4, #12]
 8007e2e:	9b03      	ldr	r3, [sp, #12]
 8007e30:	4298      	cmp	r0, r3
 8007e32:	bfb8      	it	lt
 8007e34:	4618      	movlt	r0, r3
 8007e36:	e7a6      	b.n	8007d86 <_printf_i+0x15e>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	4632      	mov	r2, r6
 8007e3c:	4649      	mov	r1, r9
 8007e3e:	4640      	mov	r0, r8
 8007e40:	47d0      	blx	sl
 8007e42:	3001      	adds	r0, #1
 8007e44:	d09d      	beq.n	8007d82 <_printf_i+0x15a>
 8007e46:	3501      	adds	r5, #1
 8007e48:	68e3      	ldr	r3, [r4, #12]
 8007e4a:	9903      	ldr	r1, [sp, #12]
 8007e4c:	1a5b      	subs	r3, r3, r1
 8007e4e:	42ab      	cmp	r3, r5
 8007e50:	dcf2      	bgt.n	8007e38 <_printf_i+0x210>
 8007e52:	e7eb      	b.n	8007e2c <_printf_i+0x204>
 8007e54:	2500      	movs	r5, #0
 8007e56:	f104 0619 	add.w	r6, r4, #25
 8007e5a:	e7f5      	b.n	8007e48 <_printf_i+0x220>
 8007e5c:	0800a52c 	.word	0x0800a52c
 8007e60:	0800a53d 	.word	0x0800a53d

08007e64 <fiprintf>:
 8007e64:	b40e      	push	{r1, r2, r3}
 8007e66:	b503      	push	{r0, r1, lr}
 8007e68:	4601      	mov	r1, r0
 8007e6a:	ab03      	add	r3, sp, #12
 8007e6c:	4805      	ldr	r0, [pc, #20]	@ (8007e84 <fiprintf+0x20>)
 8007e6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e72:	6800      	ldr	r0, [r0, #0]
 8007e74:	9301      	str	r3, [sp, #4]
 8007e76:	f7ff fd51 	bl	800791c <_vfiprintf_r>
 8007e7a:	b002      	add	sp, #8
 8007e7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e80:	b003      	add	sp, #12
 8007e82:	4770      	bx	lr
 8007e84:	200000bc 	.word	0x200000bc

08007e88 <__swhatbuf_r>:
 8007e88:	b570      	push	{r4, r5, r6, lr}
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e90:	2900      	cmp	r1, #0
 8007e92:	b096      	sub	sp, #88	@ 0x58
 8007e94:	4615      	mov	r5, r2
 8007e96:	461e      	mov	r6, r3
 8007e98:	da0d      	bge.n	8007eb6 <__swhatbuf_r+0x2e>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ea0:	f04f 0100 	mov.w	r1, #0
 8007ea4:	bf14      	ite	ne
 8007ea6:	2340      	movne	r3, #64	@ 0x40
 8007ea8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007eac:	2000      	movs	r0, #0
 8007eae:	6031      	str	r1, [r6, #0]
 8007eb0:	602b      	str	r3, [r5, #0]
 8007eb2:	b016      	add	sp, #88	@ 0x58
 8007eb4:	bd70      	pop	{r4, r5, r6, pc}
 8007eb6:	466a      	mov	r2, sp
 8007eb8:	f000 f87c 	bl	8007fb4 <_fstat_r>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	dbec      	blt.n	8007e9a <__swhatbuf_r+0x12>
 8007ec0:	9901      	ldr	r1, [sp, #4]
 8007ec2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ec6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007eca:	4259      	negs	r1, r3
 8007ecc:	4159      	adcs	r1, r3
 8007ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ed2:	e7eb      	b.n	8007eac <__swhatbuf_r+0x24>

08007ed4 <__smakebuf_r>:
 8007ed4:	898b      	ldrh	r3, [r1, #12]
 8007ed6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed8:	079d      	lsls	r5, r3, #30
 8007eda:	4606      	mov	r6, r0
 8007edc:	460c      	mov	r4, r1
 8007ede:	d507      	bpl.n	8007ef0 <__smakebuf_r+0x1c>
 8007ee0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ee4:	6023      	str	r3, [r4, #0]
 8007ee6:	6123      	str	r3, [r4, #16]
 8007ee8:	2301      	movs	r3, #1
 8007eea:	6163      	str	r3, [r4, #20]
 8007eec:	b003      	add	sp, #12
 8007eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ef0:	ab01      	add	r3, sp, #4
 8007ef2:	466a      	mov	r2, sp
 8007ef4:	f7ff ffc8 	bl	8007e88 <__swhatbuf_r>
 8007ef8:	9f00      	ldr	r7, [sp, #0]
 8007efa:	4605      	mov	r5, r0
 8007efc:	4639      	mov	r1, r7
 8007efe:	4630      	mov	r0, r6
 8007f00:	f7ff fafe 	bl	8007500 <_malloc_r>
 8007f04:	b948      	cbnz	r0, 8007f1a <__smakebuf_r+0x46>
 8007f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f0a:	059a      	lsls	r2, r3, #22
 8007f0c:	d4ee      	bmi.n	8007eec <__smakebuf_r+0x18>
 8007f0e:	f023 0303 	bic.w	r3, r3, #3
 8007f12:	f043 0302 	orr.w	r3, r3, #2
 8007f16:	81a3      	strh	r3, [r4, #12]
 8007f18:	e7e2      	b.n	8007ee0 <__smakebuf_r+0xc>
 8007f1a:	89a3      	ldrh	r3, [r4, #12]
 8007f1c:	6020      	str	r0, [r4, #0]
 8007f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f22:	81a3      	strh	r3, [r4, #12]
 8007f24:	9b01      	ldr	r3, [sp, #4]
 8007f26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f2a:	b15b      	cbz	r3, 8007f44 <__smakebuf_r+0x70>
 8007f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f30:	4630      	mov	r0, r6
 8007f32:	f000 f851 	bl	8007fd8 <_isatty_r>
 8007f36:	b128      	cbz	r0, 8007f44 <__smakebuf_r+0x70>
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	f023 0303 	bic.w	r3, r3, #3
 8007f3e:	f043 0301 	orr.w	r3, r3, #1
 8007f42:	81a3      	strh	r3, [r4, #12]
 8007f44:	89a3      	ldrh	r3, [r4, #12]
 8007f46:	431d      	orrs	r5, r3
 8007f48:	81a5      	strh	r5, [r4, #12]
 8007f4a:	e7cf      	b.n	8007eec <__smakebuf_r+0x18>

08007f4c <_putc_r>:
 8007f4c:	b570      	push	{r4, r5, r6, lr}
 8007f4e:	460d      	mov	r5, r1
 8007f50:	4614      	mov	r4, r2
 8007f52:	4606      	mov	r6, r0
 8007f54:	b118      	cbz	r0, 8007f5e <_putc_r+0x12>
 8007f56:	6a03      	ldr	r3, [r0, #32]
 8007f58:	b90b      	cbnz	r3, 8007f5e <_putc_r+0x12>
 8007f5a:	f7fe ff19 	bl	8006d90 <__sinit>
 8007f5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f60:	07d8      	lsls	r0, r3, #31
 8007f62:	d405      	bmi.n	8007f70 <_putc_r+0x24>
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	0599      	lsls	r1, r3, #22
 8007f68:	d402      	bmi.n	8007f70 <_putc_r+0x24>
 8007f6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f6c:	f7ff fa25 	bl	80073ba <__retarget_lock_acquire_recursive>
 8007f70:	68a3      	ldr	r3, [r4, #8]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	60a3      	str	r3, [r4, #8]
 8007f78:	da05      	bge.n	8007f86 <_putc_r+0x3a>
 8007f7a:	69a2      	ldr	r2, [r4, #24]
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	db12      	blt.n	8007fa6 <_putc_r+0x5a>
 8007f80:	b2eb      	uxtb	r3, r5
 8007f82:	2b0a      	cmp	r3, #10
 8007f84:	d00f      	beq.n	8007fa6 <_putc_r+0x5a>
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	1c5a      	adds	r2, r3, #1
 8007f8a:	6022      	str	r2, [r4, #0]
 8007f8c:	701d      	strb	r5, [r3, #0]
 8007f8e:	b2ed      	uxtb	r5, r5
 8007f90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f92:	07da      	lsls	r2, r3, #31
 8007f94:	d405      	bmi.n	8007fa2 <_putc_r+0x56>
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	059b      	lsls	r3, r3, #22
 8007f9a:	d402      	bmi.n	8007fa2 <_putc_r+0x56>
 8007f9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f9e:	f7ff fa0d 	bl	80073bc <__retarget_lock_release_recursive>
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	4622      	mov	r2, r4
 8007faa:	4630      	mov	r0, r6
 8007fac:	f7ff f8b7 	bl	800711e <__swbuf_r>
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	e7ed      	b.n	8007f90 <_putc_r+0x44>

08007fb4 <_fstat_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d07      	ldr	r5, [pc, #28]	@ (8007fd4 <_fstat_r+0x20>)
 8007fb8:	2300      	movs	r3, #0
 8007fba:	4604      	mov	r4, r0
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	f7fa f8eb 	bl	800219c <_fstat>
 8007fc6:	1c43      	adds	r3, r0, #1
 8007fc8:	d102      	bne.n	8007fd0 <_fstat_r+0x1c>
 8007fca:	682b      	ldr	r3, [r5, #0]
 8007fcc:	b103      	cbz	r3, 8007fd0 <_fstat_r+0x1c>
 8007fce:	6023      	str	r3, [r4, #0]
 8007fd0:	bd38      	pop	{r3, r4, r5, pc}
 8007fd2:	bf00      	nop
 8007fd4:	2000080c 	.word	0x2000080c

08007fd8 <_isatty_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d06      	ldr	r5, [pc, #24]	@ (8007ff4 <_isatty_r+0x1c>)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4604      	mov	r4, r0
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	602b      	str	r3, [r5, #0]
 8007fe4:	f7fa f8ea 	bl	80021bc <_isatty>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_isatty_r+0x1a>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_isatty_r+0x1a>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	2000080c 	.word	0x2000080c

08007ff8 <_sbrk_r>:
 8007ff8:	b538      	push	{r3, r4, r5, lr}
 8007ffa:	4d06      	ldr	r5, [pc, #24]	@ (8008014 <_sbrk_r+0x1c>)
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	4604      	mov	r4, r0
 8008000:	4608      	mov	r0, r1
 8008002:	602b      	str	r3, [r5, #0]
 8008004:	f7fa f8f2 	bl	80021ec <_sbrk>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_sbrk_r+0x1a>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_sbrk_r+0x1a>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	2000080c 	.word	0x2000080c

08008018 <abort>:
 8008018:	b508      	push	{r3, lr}
 800801a:	2006      	movs	r0, #6
 800801c:	f000 f85a 	bl	80080d4 <raise>
 8008020:	2001      	movs	r0, #1
 8008022:	f7fa f86b 	bl	80020fc <_exit>

08008026 <_realloc_r>:
 8008026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802a:	4607      	mov	r7, r0
 800802c:	4614      	mov	r4, r2
 800802e:	460d      	mov	r5, r1
 8008030:	b921      	cbnz	r1, 800803c <_realloc_r+0x16>
 8008032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008036:	4611      	mov	r1, r2
 8008038:	f7ff ba62 	b.w	8007500 <_malloc_r>
 800803c:	b92a      	cbnz	r2, 800804a <_realloc_r+0x24>
 800803e:	f7ff f9eb 	bl	8007418 <_free_r>
 8008042:	4625      	mov	r5, r4
 8008044:	4628      	mov	r0, r5
 8008046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804a:	f000 f85f 	bl	800810c <_malloc_usable_size_r>
 800804e:	4284      	cmp	r4, r0
 8008050:	4606      	mov	r6, r0
 8008052:	d802      	bhi.n	800805a <_realloc_r+0x34>
 8008054:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008058:	d8f4      	bhi.n	8008044 <_realloc_r+0x1e>
 800805a:	4621      	mov	r1, r4
 800805c:	4638      	mov	r0, r7
 800805e:	f7ff fa4f 	bl	8007500 <_malloc_r>
 8008062:	4680      	mov	r8, r0
 8008064:	b908      	cbnz	r0, 800806a <_realloc_r+0x44>
 8008066:	4645      	mov	r5, r8
 8008068:	e7ec      	b.n	8008044 <_realloc_r+0x1e>
 800806a:	42b4      	cmp	r4, r6
 800806c:	4622      	mov	r2, r4
 800806e:	4629      	mov	r1, r5
 8008070:	bf28      	it	cs
 8008072:	4632      	movcs	r2, r6
 8008074:	f7ff f9a3 	bl	80073be <memcpy>
 8008078:	4629      	mov	r1, r5
 800807a:	4638      	mov	r0, r7
 800807c:	f7ff f9cc 	bl	8007418 <_free_r>
 8008080:	e7f1      	b.n	8008066 <_realloc_r+0x40>

08008082 <_raise_r>:
 8008082:	291f      	cmp	r1, #31
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4605      	mov	r5, r0
 8008088:	460c      	mov	r4, r1
 800808a:	d904      	bls.n	8008096 <_raise_r+0x14>
 800808c:	2316      	movs	r3, #22
 800808e:	6003      	str	r3, [r0, #0]
 8008090:	f04f 30ff 	mov.w	r0, #4294967295
 8008094:	bd38      	pop	{r3, r4, r5, pc}
 8008096:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008098:	b112      	cbz	r2, 80080a0 <_raise_r+0x1e>
 800809a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800809e:	b94b      	cbnz	r3, 80080b4 <_raise_r+0x32>
 80080a0:	4628      	mov	r0, r5
 80080a2:	f000 f831 	bl	8008108 <_getpid_r>
 80080a6:	4622      	mov	r2, r4
 80080a8:	4601      	mov	r1, r0
 80080aa:	4628      	mov	r0, r5
 80080ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080b0:	f000 b818 	b.w	80080e4 <_kill_r>
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d00a      	beq.n	80080ce <_raise_r+0x4c>
 80080b8:	1c59      	adds	r1, r3, #1
 80080ba:	d103      	bne.n	80080c4 <_raise_r+0x42>
 80080bc:	2316      	movs	r3, #22
 80080be:	6003      	str	r3, [r0, #0]
 80080c0:	2001      	movs	r0, #1
 80080c2:	e7e7      	b.n	8008094 <_raise_r+0x12>
 80080c4:	2100      	movs	r1, #0
 80080c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80080ca:	4620      	mov	r0, r4
 80080cc:	4798      	blx	r3
 80080ce:	2000      	movs	r0, #0
 80080d0:	e7e0      	b.n	8008094 <_raise_r+0x12>
	...

080080d4 <raise>:
 80080d4:	4b02      	ldr	r3, [pc, #8]	@ (80080e0 <raise+0xc>)
 80080d6:	4601      	mov	r1, r0
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	f7ff bfd2 	b.w	8008082 <_raise_r>
 80080de:	bf00      	nop
 80080e0:	200000bc 	.word	0x200000bc

080080e4 <_kill_r>:
 80080e4:	b538      	push	{r3, r4, r5, lr}
 80080e6:	4d07      	ldr	r5, [pc, #28]	@ (8008104 <_kill_r+0x20>)
 80080e8:	2300      	movs	r3, #0
 80080ea:	4604      	mov	r4, r0
 80080ec:	4608      	mov	r0, r1
 80080ee:	4611      	mov	r1, r2
 80080f0:	602b      	str	r3, [r5, #0]
 80080f2:	f7f9 fff3 	bl	80020dc <_kill>
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	d102      	bne.n	8008100 <_kill_r+0x1c>
 80080fa:	682b      	ldr	r3, [r5, #0]
 80080fc:	b103      	cbz	r3, 8008100 <_kill_r+0x1c>
 80080fe:	6023      	str	r3, [r4, #0]
 8008100:	bd38      	pop	{r3, r4, r5, pc}
 8008102:	bf00      	nop
 8008104:	2000080c 	.word	0x2000080c

08008108 <_getpid_r>:
 8008108:	f7f9 bfe0 	b.w	80020cc <_getpid>

0800810c <_malloc_usable_size_r>:
 800810c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008110:	1f18      	subs	r0, r3, #4
 8008112:	2b00      	cmp	r3, #0
 8008114:	bfbc      	itt	lt
 8008116:	580b      	ldrlt	r3, [r1, r0]
 8008118:	18c0      	addlt	r0, r0, r3
 800811a:	4770      	bx	lr

0800811c <_init>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	bf00      	nop
 8008120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008122:	bc08      	pop	{r3}
 8008124:	469e      	mov	lr, r3
 8008126:	4770      	bx	lr

08008128 <_fini>:
 8008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812a:	bf00      	nop
 800812c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800812e:	bc08      	pop	{r3}
 8008130:	469e      	mov	lr, r3
 8008132:	4770      	bx	lr
