#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16975b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1697740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x168a2d0 .functor NOT 1, L_0x16e4750, C4<0>, C4<0>, C4<0>;
L_0x16e4530 .functor XOR 2, L_0x16e43d0, L_0x16e4490, C4<00>, C4<00>;
L_0x16e4640 .functor XOR 2, L_0x16e4530, L_0x16e45a0, C4<00>, C4<00>;
v0x16e02b0_0 .net *"_ivl_10", 1 0, L_0x16e45a0;  1 drivers
v0x16e03b0_0 .net *"_ivl_12", 1 0, L_0x16e4640;  1 drivers
v0x16e0490_0 .net *"_ivl_2", 1 0, L_0x16e3620;  1 drivers
v0x16e0550_0 .net *"_ivl_4", 1 0, L_0x16e43d0;  1 drivers
v0x16e0630_0 .net *"_ivl_6", 1 0, L_0x16e4490;  1 drivers
v0x16e0760_0 .net *"_ivl_8", 1 0, L_0x16e4530;  1 drivers
v0x16e0840_0 .net "a", 0 0, v0x16dd5a0_0;  1 drivers
v0x16e08e0_0 .net "b", 0 0, v0x16dd640_0;  1 drivers
v0x16e0980_0 .net "c", 0 0, v0x16dd6e0_0;  1 drivers
v0x16e0a20_0 .var "clk", 0 0;
v0x16e0ac0_0 .net "d", 0 0, v0x16dd820_0;  1 drivers
v0x16e0b60_0 .net "out_pos_dut", 0 0, L_0x16e4250;  1 drivers
v0x16e0c00_0 .net "out_pos_ref", 0 0, L_0x16e2130;  1 drivers
v0x16e0ca0_0 .net "out_sop_dut", 0 0, L_0x16e31c0;  1 drivers
v0x16e0d40_0 .net "out_sop_ref", 0 0, L_0x16b7d50;  1 drivers
v0x16e0de0_0 .var/2u "stats1", 223 0;
v0x16e0e80_0 .var/2u "strobe", 0 0;
v0x16e0f20_0 .net "tb_match", 0 0, L_0x16e4750;  1 drivers
v0x16e0ff0_0 .net "tb_mismatch", 0 0, L_0x168a2d0;  1 drivers
v0x16e1090_0 .net "wavedrom_enable", 0 0, v0x16ddaf0_0;  1 drivers
v0x16e1160_0 .net "wavedrom_title", 511 0, v0x16ddb90_0;  1 drivers
L_0x16e3620 .concat [ 1 1 0 0], L_0x16e2130, L_0x16b7d50;
L_0x16e43d0 .concat [ 1 1 0 0], L_0x16e2130, L_0x16b7d50;
L_0x16e4490 .concat [ 1 1 0 0], L_0x16e4250, L_0x16e31c0;
L_0x16e45a0 .concat [ 1 1 0 0], L_0x16e2130, L_0x16b7d50;
L_0x16e4750 .cmp/eeq 2, L_0x16e3620, L_0x16e4640;
S_0x16978d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1697740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x168a6b0 .functor AND 1, v0x16dd6e0_0, v0x16dd820_0, C4<1>, C4<1>;
L_0x168aa90 .functor NOT 1, v0x16dd5a0_0, C4<0>, C4<0>, C4<0>;
L_0x168ae70 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x168b0f0 .functor AND 1, L_0x168aa90, L_0x168ae70, C4<1>, C4<1>;
L_0x16a21d0 .functor AND 1, L_0x168b0f0, v0x16dd6e0_0, C4<1>, C4<1>;
L_0x16b7d50 .functor OR 1, L_0x168a6b0, L_0x16a21d0, C4<0>, C4<0>;
L_0x16e15b0 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x16e1620 .functor OR 1, L_0x16e15b0, v0x16dd820_0, C4<0>, C4<0>;
L_0x16e1730 .functor AND 1, v0x16dd6e0_0, L_0x16e1620, C4<1>, C4<1>;
L_0x16e17f0 .functor NOT 1, v0x16dd5a0_0, C4<0>, C4<0>, C4<0>;
L_0x16e18c0 .functor OR 1, L_0x16e17f0, v0x16dd640_0, C4<0>, C4<0>;
L_0x16e1930 .functor AND 1, L_0x16e1730, L_0x16e18c0, C4<1>, C4<1>;
L_0x16e1ab0 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x16e1b20 .functor OR 1, L_0x16e1ab0, v0x16dd820_0, C4<0>, C4<0>;
L_0x16e1a40 .functor AND 1, v0x16dd6e0_0, L_0x16e1b20, C4<1>, C4<1>;
L_0x16e1cb0 .functor NOT 1, v0x16dd5a0_0, C4<0>, C4<0>, C4<0>;
L_0x16e1db0 .functor OR 1, L_0x16e1cb0, v0x16dd820_0, C4<0>, C4<0>;
L_0x16e1e70 .functor AND 1, L_0x16e1a40, L_0x16e1db0, C4<1>, C4<1>;
L_0x16e2020 .functor XNOR 1, L_0x16e1930, L_0x16e1e70, C4<0>, C4<0>;
v0x1689c00_0 .net *"_ivl_0", 0 0, L_0x168a6b0;  1 drivers
v0x168a000_0 .net *"_ivl_12", 0 0, L_0x16e15b0;  1 drivers
v0x168a3e0_0 .net *"_ivl_14", 0 0, L_0x16e1620;  1 drivers
v0x168a7c0_0 .net *"_ivl_16", 0 0, L_0x16e1730;  1 drivers
v0x168aba0_0 .net *"_ivl_18", 0 0, L_0x16e17f0;  1 drivers
v0x168af80_0 .net *"_ivl_2", 0 0, L_0x168aa90;  1 drivers
v0x168b200_0 .net *"_ivl_20", 0 0, L_0x16e18c0;  1 drivers
v0x16dbb10_0 .net *"_ivl_24", 0 0, L_0x16e1ab0;  1 drivers
v0x16dbbf0_0 .net *"_ivl_26", 0 0, L_0x16e1b20;  1 drivers
v0x16dbcd0_0 .net *"_ivl_28", 0 0, L_0x16e1a40;  1 drivers
v0x16dbdb0_0 .net *"_ivl_30", 0 0, L_0x16e1cb0;  1 drivers
v0x16dbe90_0 .net *"_ivl_32", 0 0, L_0x16e1db0;  1 drivers
v0x16dbf70_0 .net *"_ivl_36", 0 0, L_0x16e2020;  1 drivers
L_0x7f9c01c8f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16dc030_0 .net *"_ivl_38", 0 0, L_0x7f9c01c8f018;  1 drivers
v0x16dc110_0 .net *"_ivl_4", 0 0, L_0x168ae70;  1 drivers
v0x16dc1f0_0 .net *"_ivl_6", 0 0, L_0x168b0f0;  1 drivers
v0x16dc2d0_0 .net *"_ivl_8", 0 0, L_0x16a21d0;  1 drivers
v0x16dc3b0_0 .net "a", 0 0, v0x16dd5a0_0;  alias, 1 drivers
v0x16dc470_0 .net "b", 0 0, v0x16dd640_0;  alias, 1 drivers
v0x16dc530_0 .net "c", 0 0, v0x16dd6e0_0;  alias, 1 drivers
v0x16dc5f0_0 .net "d", 0 0, v0x16dd820_0;  alias, 1 drivers
v0x16dc6b0_0 .net "out_pos", 0 0, L_0x16e2130;  alias, 1 drivers
v0x16dc770_0 .net "out_sop", 0 0, L_0x16b7d50;  alias, 1 drivers
v0x16dc830_0 .net "pos0", 0 0, L_0x16e1930;  1 drivers
v0x16dc8f0_0 .net "pos1", 0 0, L_0x16e1e70;  1 drivers
L_0x16e2130 .functor MUXZ 1, L_0x7f9c01c8f018, L_0x16e1930, L_0x16e2020, C4<>;
S_0x16dca70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1697740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16dd5a0_0 .var "a", 0 0;
v0x16dd640_0 .var "b", 0 0;
v0x16dd6e0_0 .var "c", 0 0;
v0x16dd780_0 .net "clk", 0 0, v0x16e0a20_0;  1 drivers
v0x16dd820_0 .var "d", 0 0;
v0x16dd910_0 .var/2u "fail", 0 0;
v0x16dd9b0_0 .var/2u "fail1", 0 0;
v0x16dda50_0 .net "tb_match", 0 0, L_0x16e4750;  alias, 1 drivers
v0x16ddaf0_0 .var "wavedrom_enable", 0 0;
v0x16ddb90_0 .var "wavedrom_title", 511 0;
E_0x1695f20/0 .event negedge, v0x16dd780_0;
E_0x1695f20/1 .event posedge, v0x16dd780_0;
E_0x1695f20 .event/or E_0x1695f20/0, E_0x1695f20/1;
S_0x16dcda0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16dca70;
 .timescale -12 -12;
v0x16dcfe0_0 .var/2s "i", 31 0;
E_0x1695dc0 .event posedge, v0x16dd780_0;
S_0x16dd0e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16dca70;
 .timescale -12 -12;
v0x16dd2e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16dd3c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16dca70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16ddd70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1697740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16e22e0 .functor NOT 1, v0x16dd5a0_0, C4<0>, C4<0>, C4<0>;
L_0x16e2370 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x16e2510 .functor AND 1, L_0x16e22e0, L_0x16e2370, C4<1>, C4<1>;
L_0x16e2620 .functor AND 1, L_0x16e2510, v0x16dd6e0_0, C4<1>, C4<1>;
L_0x16e2820 .functor AND 1, L_0x16e2620, v0x16dd820_0, C4<1>, C4<1>;
L_0x16e29f0 .functor AND 1, v0x16dd5a0_0, v0x16dd640_0, C4<1>, C4<1>;
L_0x16e2bb0 .functor AND 1, L_0x16e29f0, v0x16dd6e0_0, C4<1>, C4<1>;
L_0x16e2c70 .functor NOT 1, v0x16dd820_0, C4<0>, C4<0>, C4<0>;
L_0x16e2d30 .functor AND 1, L_0x16e2bb0, L_0x16e2c70, C4<1>, C4<1>;
L_0x16e2e40 .functor OR 1, L_0x16e2820, L_0x16e2d30, C4<0>, C4<0>;
L_0x16e2fb0 .functor AND 1, v0x16dd5a0_0, v0x16dd640_0, C4<1>, C4<1>;
L_0x16e3020 .functor AND 1, L_0x16e2fb0, v0x16dd6e0_0, C4<1>, C4<1>;
L_0x16e3100 .functor AND 1, L_0x16e3020, v0x16dd820_0, C4<1>, C4<1>;
L_0x16e31c0 .functor OR 1, L_0x16e2e40, L_0x16e3100, C4<0>, C4<0>;
L_0x16e3090 .functor OR 1, v0x16dd5a0_0, v0x16dd640_0, C4<0>, C4<0>;
L_0x16e33a0 .functor NOT 1, v0x16dd6e0_0, C4<0>, C4<0>, C4<0>;
L_0x16e34a0 .functor OR 1, L_0x16e3090, L_0x16e33a0, C4<0>, C4<0>;
L_0x16e35b0 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x16e36c0 .functor OR 1, v0x16dd5a0_0, L_0x16e35b0, C4<0>, C4<0>;
L_0x16e3780 .functor NOT 1, v0x16dd6e0_0, C4<0>, C4<0>, C4<0>;
L_0x16e38a0 .functor OR 1, L_0x16e36c0, L_0x16e3780, C4<0>, C4<0>;
L_0x16e39b0 .functor AND 1, L_0x16e34a0, L_0x16e38a0, C4<1>, C4<1>;
L_0x16e3b80 .functor NOT 1, v0x16dd5a0_0, C4<0>, C4<0>, C4<0>;
L_0x16e3bf0 .functor NOT 1, v0x16dd640_0, C4<0>, C4<0>, C4<0>;
L_0x16e3d30 .functor OR 1, L_0x16e3b80, L_0x16e3bf0, C4<0>, C4<0>;
L_0x16e3e40 .functor NOT 1, v0x16dd6e0_0, C4<0>, C4<0>, C4<0>;
L_0x16e3f90 .functor OR 1, L_0x16e3d30, L_0x16e3e40, C4<0>, C4<0>;
L_0x16e40a0 .functor OR 1, L_0x16e3f90, v0x16dd820_0, C4<0>, C4<0>;
L_0x16e4250 .functor AND 1, L_0x16e39b0, L_0x16e40a0, C4<1>, C4<1>;
v0x16ddf30_0 .net *"_ivl_0", 0 0, L_0x16e22e0;  1 drivers
v0x16de010_0 .net *"_ivl_10", 0 0, L_0x16e29f0;  1 drivers
v0x16de0f0_0 .net *"_ivl_12", 0 0, L_0x16e2bb0;  1 drivers
v0x16de1e0_0 .net *"_ivl_14", 0 0, L_0x16e2c70;  1 drivers
v0x16de2c0_0 .net *"_ivl_16", 0 0, L_0x16e2d30;  1 drivers
v0x16de3f0_0 .net *"_ivl_18", 0 0, L_0x16e2e40;  1 drivers
v0x16de4d0_0 .net *"_ivl_2", 0 0, L_0x16e2370;  1 drivers
v0x16de5b0_0 .net *"_ivl_20", 0 0, L_0x16e2fb0;  1 drivers
v0x16de690_0 .net *"_ivl_22", 0 0, L_0x16e3020;  1 drivers
v0x16de800_0 .net *"_ivl_24", 0 0, L_0x16e3100;  1 drivers
v0x16de8e0_0 .net *"_ivl_28", 0 0, L_0x16e3090;  1 drivers
v0x16de9c0_0 .net *"_ivl_30", 0 0, L_0x16e33a0;  1 drivers
v0x16deaa0_0 .net *"_ivl_32", 0 0, L_0x16e34a0;  1 drivers
v0x16deb80_0 .net *"_ivl_34", 0 0, L_0x16e35b0;  1 drivers
v0x16dec60_0 .net *"_ivl_36", 0 0, L_0x16e36c0;  1 drivers
v0x16ded40_0 .net *"_ivl_38", 0 0, L_0x16e3780;  1 drivers
v0x16dee20_0 .net *"_ivl_4", 0 0, L_0x16e2510;  1 drivers
v0x16df010_0 .net *"_ivl_40", 0 0, L_0x16e38a0;  1 drivers
v0x16df0f0_0 .net *"_ivl_42", 0 0, L_0x16e39b0;  1 drivers
v0x16df1d0_0 .net *"_ivl_44", 0 0, L_0x16e3b80;  1 drivers
v0x16df2b0_0 .net *"_ivl_46", 0 0, L_0x16e3bf0;  1 drivers
v0x16df390_0 .net *"_ivl_48", 0 0, L_0x16e3d30;  1 drivers
v0x16df470_0 .net *"_ivl_50", 0 0, L_0x16e3e40;  1 drivers
v0x16df550_0 .net *"_ivl_52", 0 0, L_0x16e3f90;  1 drivers
v0x16df630_0 .net *"_ivl_54", 0 0, L_0x16e40a0;  1 drivers
v0x16df710_0 .net *"_ivl_6", 0 0, L_0x16e2620;  1 drivers
v0x16df7f0_0 .net *"_ivl_8", 0 0, L_0x16e2820;  1 drivers
v0x16df8d0_0 .net "a", 0 0, v0x16dd5a0_0;  alias, 1 drivers
v0x16df970_0 .net "b", 0 0, v0x16dd640_0;  alias, 1 drivers
v0x16dfa60_0 .net "c", 0 0, v0x16dd6e0_0;  alias, 1 drivers
v0x16dfb50_0 .net "d", 0 0, v0x16dd820_0;  alias, 1 drivers
v0x16dfc40_0 .net "out_pos", 0 0, L_0x16e4250;  alias, 1 drivers
v0x16dfd00_0 .net "out_sop", 0 0, L_0x16e31c0;  alias, 1 drivers
S_0x16e0090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1697740;
 .timescale -12 -12;
E_0x167f9f0 .event anyedge, v0x16e0e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16e0e80_0;
    %nor/r;
    %assign/vec4 v0x16e0e80_0, 0;
    %wait E_0x167f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16dca70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16dd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16dd9b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16dca70;
T_4 ;
    %wait E_0x1695f20;
    %load/vec4 v0x16dda50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16dd910_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16dca70;
T_5 ;
    %wait E_0x1695dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %wait E_0x1695dc0;
    %load/vec4 v0x16dd910_0;
    %store/vec4 v0x16dd9b0_0, 0, 1;
    %fork t_1, S_0x16dcda0;
    %jmp t_0;
    .scope S_0x16dcda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16dcfe0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16dcfe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1695dc0;
    %load/vec4 v0x16dcfe0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16dcfe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16dcfe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16dca70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1695f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16dd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16dd640_0, 0;
    %assign/vec4 v0x16dd5a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16dd910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16dd9b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1697740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e0e80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1697740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16e0a20_0;
    %inv;
    %store/vec4 v0x16e0a20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1697740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16dd780_0, v0x16e0ff0_0, v0x16e0840_0, v0x16e08e0_0, v0x16e0980_0, v0x16e0ac0_0, v0x16e0d40_0, v0x16e0ca0_0, v0x16e0c00_0, v0x16e0b60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1697740;
T_9 ;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1697740;
T_10 ;
    %wait E_0x1695f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e0de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
    %load/vec4 v0x16e0f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e0de0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16e0d40_0;
    %load/vec4 v0x16e0d40_0;
    %load/vec4 v0x16e0ca0_0;
    %xor;
    %load/vec4 v0x16e0d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16e0c00_0;
    %load/vec4 v0x16e0c00_0;
    %load/vec4 v0x16e0b60_0;
    %xor;
    %load/vec4 v0x16e0c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16e0de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e0de0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
