** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=35e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=18e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=278e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=1e-6 W=103e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=112e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=2e-6 W=306e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=2e-6 W=306e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=2e-6 W=112e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=81e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=81e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=237e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=237e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=484e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=239e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=484e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=4e-6 W=303e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=4e-6 W=548e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=278e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 92 dB
** Power consumption: 7.00801 mW
** Area: 10624 (mu_m)^2
** Transit frequency: 53.2511 MHz
** Transit frequency with error factor: 53.2509 MHz
** Slew rate: 89.1772 V/mu_s
** Phase margin: 60.7336Â°
** CMRR: 145 dB
** negPSRR: 48 dB
** posPSRR: 76 dB
** VoutMax: 3.81001 V
** VoutMin: 0.340001 V
** VcmMax: 3.82001 V
** VcmMin: -0.409999 V


** Expected Currents: 
** NormalTransistorPmos: -168.93 muA
** NormalTransistorNmos: 154.948 muA
** NormalTransistorNmos: 154.947 muA
** NormalTransistorNmos: 154.948 muA
** NormalTransistorNmos: 154.947 muA
** NormalTransistorPmos: -309.895 muA
** NormalTransistorPmos: -154.947 muA
** NormalTransistorPmos: -154.947 muA
** NormalTransistorNmos: 451.397 muA
** NormalTransistorNmos: 451.398 muA
** NormalTransistorPmos: -451.396 muA
** NormalTransistorPmos: -451.397 muA
** DiodeTransistorPmos: -451.398 muA
** DiodeTransistorPmos: -451.399 muA
** NormalTransistorNmos: 451.399 muA
** NormalTransistorNmos: 451.398 muA
** DiodeTransistorNmos: 168.931 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.08201  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 4.13401  V
** inSourceTransconductanceComplementarySecondStage: 0.555001  V
** innerComplementarySecondStage: 3.07301  V
** out: 2.5  V
** out1FirstStage: 0.555001  V
** out2FirstStage: 0.741001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.155001  V
** innerTransistorStack2Load1: 0.155001  V
** sourceTransconductance: 3.33101  V
** innerStageBias: 3.96101  V
** innerTransconductance: 0.150001  V
** inner: 0.150001  V


.END