

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Tue Oct  5 15:27:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      703|      703| 7.030 us | 7.030 us |  703|  703|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DiagMatMul_fu_506  |DiagMatMul  |      105|      105| 1.050 us | 1.050 us |  105|  105|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1   |      288|      288|        18|          -|          -|    16|    no    |
        | + loop_input_A2  |       16|       16|         1|          -|          -|    16|    no    |
        |- loop_input_B1   |      288|      288|        18|          -|          -|    16|    no    |
        | + loop_input_B2  |       16|       16|         1|          -|          -|    16|    no    |
        |- loop_out1       |       17|       17|         3|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     170|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|    160|   21177|   15127|    -|
|Memory           |       32|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     749|    -|
|Register         |        -|      -|    2167|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|    160|   23344|   16046|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      3|       2|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_DiagMatMul_fu_506     |DiagMatMul            |        0|    160|  21141|  14957|    0|
    |matmul_control_s_axi_U    |matmul_control_s_axi  |        0|      0|     36|     40|    0|
    |matmul_mux_165_32eOg_U78  |matmul_mux_165_32eOg  |        0|      0|      0|     65|    0|
    |matmul_mux_165_32eOg_U79  |matmul_mux_165_32eOg  |        0|      0|      0|     65|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |        0|    160|  21177|  15127|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_M_real_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |       32|  0|   0|    0|  1024|  512|    16|        32768|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_fu_880_p2         |     +    |      0|  0|  15|           8|           8|
    |i_3_fu_1243_p2             |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_672_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_594_p2                |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_870_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_606_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_588_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln35_fu_600_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln46_fu_666_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln47_fu_864_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln62_fu_1237_p2       |   icmp   |      0|  0|  11|           5|           6|
    |valOut_last_V_fu_1301_p2   |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 170|          71|          55|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_M_imag_0_address0      |  15|          3|    6|         18|
    |A_M_imag_0_ce0           |  15|          3|    1|          3|
    |A_M_imag_0_ce1           |   9|          2|    1|          2|
    |A_M_imag_1_address0      |  15|          3|    6|         18|
    |A_M_imag_1_ce0           |  15|          3|    1|          3|
    |A_M_imag_1_ce1           |   9|          2|    1|          2|
    |A_M_imag_2_address0      |  15|          3|    6|         18|
    |A_M_imag_2_ce0           |  15|          3|    1|          3|
    |A_M_imag_2_ce1           |   9|          2|    1|          2|
    |A_M_imag_3_address0      |  15|          3|    6|         18|
    |A_M_imag_3_ce0           |  15|          3|    1|          3|
    |A_M_imag_3_ce1           |   9|          2|    1|          2|
    |A_M_real_0_address0      |  15|          3|    6|         18|
    |A_M_real_0_ce0           |  15|          3|    1|          3|
    |A_M_real_0_ce1           |   9|          2|    1|          2|
    |A_M_real_1_address0      |  15|          3|    6|         18|
    |A_M_real_1_ce0           |  15|          3|    1|          3|
    |A_M_real_1_ce1           |   9|          2|    1|          2|
    |A_M_real_2_address0      |  15|          3|    6|         18|
    |A_M_real_2_ce0           |  15|          3|    1|          3|
    |A_M_real_2_ce1           |   9|          2|    1|          2|
    |A_M_real_3_address0      |  15|          3|    6|         18|
    |A_M_real_3_ce0           |  15|          3|    1|          3|
    |A_M_real_3_ce1           |   9|          2|    1|          2|
    |B_M_imag_0_address0      |  15|          3|    6|         18|
    |B_M_imag_0_ce0           |  15|          3|    1|          3|
    |B_M_imag_0_ce1           |   9|          2|    1|          2|
    |B_M_imag_1_address0      |  15|          3|    6|         18|
    |B_M_imag_1_ce0           |  15|          3|    1|          3|
    |B_M_imag_1_ce1           |   9|          2|    1|          2|
    |B_M_imag_2_address0      |  15|          3|    6|         18|
    |B_M_imag_2_ce0           |  15|          3|    1|          3|
    |B_M_imag_2_ce1           |   9|          2|    1|          2|
    |B_M_imag_3_address0      |  15|          3|    6|         18|
    |B_M_imag_3_ce0           |  15|          3|    1|          3|
    |B_M_imag_3_ce1           |   9|          2|    1|          2|
    |B_M_real_0_address0      |  15|          3|    6|         18|
    |B_M_real_0_ce0           |  15|          3|    1|          3|
    |B_M_real_0_ce1           |   9|          2|    1|          2|
    |B_M_real_1_address0      |  15|          3|    6|         18|
    |B_M_real_1_ce0           |  15|          3|    1|          3|
    |B_M_real_1_ce1           |   9|          2|    1|          2|
    |B_M_real_2_address0      |  15|          3|    6|         18|
    |B_M_real_2_ce0           |  15|          3|    1|          3|
    |B_M_real_2_ce1           |   9|          2|    1|          2|
    |B_M_real_3_address0      |  15|          3|    6|         18|
    |B_M_real_3_ce0           |  15|          3|    1|          3|
    |B_M_real_3_ce1           |   9|          2|    1|          2|
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_450              |   9|          2|    5|         10|
    |i_1_reg_473              |   9|          2|    5|         10|
    |i_2_reg_495              |   9|          2|    5|         10|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |j_0_reg_462              |   9|          2|    5|         10|
    |j_1_reg_484              |   9|          2|    5|         10|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 749|        155|  158|        435|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |grp_DiagMatMul_fu_506_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_450                         |   5|   0|    5|          0|
    |i_1_reg_473                         |   5|   0|    5|          0|
    |i_2_reg_495                         |   5|   0|    5|          0|
    |i_4_reg_1344                        |   5|   0|    5|          0|
    |i_reg_1325                          |   5|   0|    5|          0|
    |icmp_ln62_reg_1686                  |   1|   0|    1|          0|
    |icmp_ln62_reg_1686_pp0_iter1_reg    |   1|   0|    1|          0|
    |j_0_reg_462                         |   5|   0|    5|          0|
    |j_1_reg_484                         |   5|   0|    5|          0|
    |mulOut_M_imag_0_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_0_r_reg_1606        |  32|   0|   32|          0|
    |mulOut_M_imag_0_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_1_r_reg_1611        |  32|   0|   32|          0|
    |mulOut_M_imag_0_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_2_r_reg_1616        |  32|   0|   32|          0|
    |mulOut_M_imag_0_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_3_r_reg_1621        |  32|   0|   32|          0|
    |mulOut_M_imag_1_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_0_r_reg_1626        |  32|   0|   32|          0|
    |mulOut_M_imag_1_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_1_r_reg_1631        |  32|   0|   32|          0|
    |mulOut_M_imag_1_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_2_r_reg_1636        |  32|   0|   32|          0|
    |mulOut_M_imag_1_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_3_r_reg_1641        |  32|   0|   32|          0|
    |mulOut_M_imag_2_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_0_r_reg_1646        |  32|   0|   32|          0|
    |mulOut_M_imag_2_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_1_r_reg_1651        |  32|   0|   32|          0|
    |mulOut_M_imag_2_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_2_r_reg_1656        |  32|   0|   32|          0|
    |mulOut_M_imag_2_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_3_r_reg_1661        |  32|   0|   32|          0|
    |mulOut_M_imag_3_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_0_r_reg_1666        |  32|   0|   32|          0|
    |mulOut_M_imag_3_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_1_r_reg_1671        |  32|   0|   32|          0|
    |mulOut_M_imag_3_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_2_r_reg_1676        |  32|   0|   32|          0|
    |mulOut_M_imag_3_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_3_r_reg_1681        |  32|   0|   32|          0|
    |mulOut_M_real_0_0                   |  32|   0|   32|          0|
    |mulOut_M_real_0_0_r_reg_1526        |  32|   0|   32|          0|
    |mulOut_M_real_0_1                   |  32|   0|   32|          0|
    |mulOut_M_real_0_1_r_reg_1531        |  32|   0|   32|          0|
    |mulOut_M_real_0_2                   |  32|   0|   32|          0|
    |mulOut_M_real_0_2_r_reg_1536        |  32|   0|   32|          0|
    |mulOut_M_real_0_3                   |  32|   0|   32|          0|
    |mulOut_M_real_0_3_r_reg_1541        |  32|   0|   32|          0|
    |mulOut_M_real_1_0                   |  32|   0|   32|          0|
    |mulOut_M_real_1_0_r_reg_1546        |  32|   0|   32|          0|
    |mulOut_M_real_1_1                   |  32|   0|   32|          0|
    |mulOut_M_real_1_1_r_reg_1551        |  32|   0|   32|          0|
    |mulOut_M_real_1_2                   |  32|   0|   32|          0|
    |mulOut_M_real_1_2_r_reg_1556        |  32|   0|   32|          0|
    |mulOut_M_real_1_3                   |  32|   0|   32|          0|
    |mulOut_M_real_1_3_r_reg_1561        |  32|   0|   32|          0|
    |mulOut_M_real_2_0                   |  32|   0|   32|          0|
    |mulOut_M_real_2_0_r_reg_1566        |  32|   0|   32|          0|
    |mulOut_M_real_2_1                   |  32|   0|   32|          0|
    |mulOut_M_real_2_1_r_reg_1571        |  32|   0|   32|          0|
    |mulOut_M_real_2_2                   |  32|   0|   32|          0|
    |mulOut_M_real_2_2_r_reg_1576        |  32|   0|   32|          0|
    |mulOut_M_real_2_3                   |  32|   0|   32|          0|
    |mulOut_M_real_2_3_r_reg_1581        |  32|   0|   32|          0|
    |mulOut_M_real_3_0                   |  32|   0|   32|          0|
    |mulOut_M_real_3_0_r_reg_1586        |  32|   0|   32|          0|
    |mulOut_M_real_3_1                   |  32|   0|   32|          0|
    |mulOut_M_real_3_1_r_reg_1591        |  32|   0|   32|          0|
    |mulOut_M_real_3_2                   |  32|   0|   32|          0|
    |mulOut_M_real_3_2_r_reg_1596        |  32|   0|   32|          0|
    |mulOut_M_real_3_3                   |  32|   0|   32|          0|
    |mulOut_M_real_3_3_r_reg_1601        |  32|   0|   32|          0|
    |tmp_5_reg_1695                      |  32|   0|   32|          0|
    |tmp_6_reg_1700                      |  32|   0|   32|          0|
    |trunc_ln50_reg_1349                 |   2|   0|    2|          0|
    |valOut_last_V_reg_1705              |   1|   0|    1|          0|
    |zext_ln47_reg_1353                  |   3|   0|    8|          5|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |2167|   0| 2172|          5|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   64|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    8|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    8|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !71"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !75"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !79"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !83"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !87"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !91"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !95"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !99"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:16]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:17]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:18]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "br label %0" [matmul.cpp:34]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.04>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %loop_input_A1_end ], [ 0, %arrayctor.loop4.preheader ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln34 = icmp eq i5 %i_0, -16" [matmul.cpp:34]   --->   Operation 25 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:34]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %loop_input_A1_begin" [matmul.cpp:34]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [matmul.cpp:34]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9)" [matmul.cpp:34]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:35]   --->   Operation 31 'br' <Predicate = (!icmp_ln34)> <Delay = 0.65>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "br label %.preheader" [matmul.cpp:46]   --->   Operation 32 'br' <Predicate = (icmp_ln34)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %loop_input_A1_begin ], [ %j, %3 ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln35 = icmp eq i5 %j_0, -16" [matmul.cpp:35]   --->   Operation 34 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 35 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%j = add i5 %j_0, 1" [matmul.cpp:35]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %loop_input_A1_end, label %2" [matmul.cpp:35]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [matmul.cpp:35]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_8 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:36]   --->   Operation 39 'read' 'empty_8' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_8, 0" [matmul.cpp:36]   --->   Operation 40 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 63)" [matmul.cpp:37]   --->   Operation 41 'partselect' 'p_Result_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j_0, i32 2, i32 4)" [matmul.cpp:38]   --->   Operation 42 'partselect' 'trunc_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i5 %j_0 to i2" [matmul.cpp:38]   --->   Operation 43 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 %trunc_ln38)" [matmul.cpp:38]   --->   Operation 44 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %tmp_7 to i64" [matmul.cpp:38]   --->   Operation 45 'zext' 'zext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%A_M_imag_0_addr = getelementptr [64 x float]* @A_M_imag_0, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 46 'getelementptr' 'A_M_imag_0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_M_imag_1_addr = getelementptr [64 x float]* @A_M_imag_1, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 47 'getelementptr' 'A_M_imag_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_M_imag_2_addr = getelementptr [64 x float]* @A_M_imag_2, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 48 'getelementptr' 'A_M_imag_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_M_imag_3_addr = getelementptr [64 x float]* @A_M_imag_3, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 49 'getelementptr' 'A_M_imag_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_M_real_0_addr = getelementptr [64 x float]* @A_M_real_0, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 50 'getelementptr' 'A_M_real_0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_M_real_1_addr = getelementptr [64 x float]* @A_M_real_1, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 51 'getelementptr' 'A_M_real_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_M_real_2_addr = getelementptr [64 x float]* @A_M_real_2, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 52 'getelementptr' 'A_M_real_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_M_real_3_addr = getelementptr [64 x float]* @A_M_real_3, i64 0, i64 %zext_ln38" [matmul.cpp:38]   --->   Operation 53 'getelementptr' 'A_M_real_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %p_Result_s to float" [matmul.cpp:38]   --->   Operation 54 'bitcast' 'bitcast_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i64 %tmp_data_V_2 to i32" [matmul.cpp:40]   --->   Operation 55 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %trunc_ln681 to float" [matmul.cpp:41]   --->   Operation 56 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln38_1, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]" [matmul.cpp:38]   --->   Operation 57 'switch' <Predicate = (!icmp_ln35)> <Delay = 0.72>
ST_3 : Operation 58 [1/1] (1.23ns)   --->   "store float %bitcast_ln38, float* %A_M_real_2_addr, align 4" [matmul.cpp:38]   --->   Operation 58 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 59 [1/1] (1.23ns)   --->   "store float %bitcast_ln41, float* %A_M_imag_2_addr, align 4" [matmul.cpp:41]   --->   Operation 59 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 60 'br' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.23ns)   --->   "store float %bitcast_ln38, float* %A_M_real_1_addr, align 4" [matmul.cpp:38]   --->   Operation 61 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 62 [1/1] (1.23ns)   --->   "store float %bitcast_ln41, float* %A_M_imag_1_addr, align 4" [matmul.cpp:41]   --->   Operation 62 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 63 'br' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "store float %bitcast_ln38, float* %A_M_real_0_addr, align 4" [matmul.cpp:38]   --->   Operation 64 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "store float %bitcast_ln41, float* %A_M_imag_0_addr, align 4" [matmul.cpp:41]   --->   Operation 65 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 66 'br' <Predicate = (!icmp_ln35 & trunc_ln38_1 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.23ns)   --->   "store float %bitcast_ln38, float* %A_M_real_3_addr, align 4" [matmul.cpp:38]   --->   Operation 67 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 != 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "store float %bitcast_ln41, float* %A_M_imag_3_addr, align 4" [matmul.cpp:41]   --->   Operation 68 'store' <Predicate = (!icmp_ln35 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 != 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 69 'br' <Predicate = (!icmp_ln35 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 != 2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:35]   --->   Operation 70 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp)" [matmul.cpp:44]   --->   Operation 71 'specregionend' 'empty_9' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %0" [matmul.cpp:34]   --->   Operation 72 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.04>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_4, %loop_input_B1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.75ns)   --->   "%icmp_ln46 = icmp eq i5 %i_1, -16" [matmul.cpp:46]   --->   Operation 74 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 75 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%i_4 = add i5 %i_1, 1" [matmul.cpp:46]   --->   Operation 76 'add' 'i_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %7, label %loop_input_B1_begin" [matmul.cpp:46]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [matmul.cpp:46]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str11)" [matmul.cpp:46]   --->   Operation 79 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i5 %i_1 to i2" [matmul.cpp:50]   --->   Operation 80 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_1, i32 2, i32 4)" [matmul.cpp:50]   --->   Operation 81 'partselect' 'lshr_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %lshr_ln, i4 0)" [matmul.cpp:50]   --->   Operation 82 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %tmp_3 to i8" [matmul.cpp:47]   --->   Operation 83 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.65ns)   --->   "br label %4" [matmul.cpp:47]   --->   Operation 84 'br' <Predicate = (!icmp_ln46)> <Delay = 0.65>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_0_l = load float* @mulOut_M_real_0_0, align 4" [matmul.cpp:58]   --->   Operation 85 'load' 'mulOut_M_real_0_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_1_l = load float* @mulOut_M_real_0_1, align 4" [matmul.cpp:58]   --->   Operation 86 'load' 'mulOut_M_real_0_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_2_l = load float* @mulOut_M_real_0_2, align 4" [matmul.cpp:58]   --->   Operation 87 'load' 'mulOut_M_real_0_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_3_l = load float* @mulOut_M_real_0_3, align 4" [matmul.cpp:58]   --->   Operation 88 'load' 'mulOut_M_real_0_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_0_l = load float* @mulOut_M_real_1_0, align 4" [matmul.cpp:58]   --->   Operation 89 'load' 'mulOut_M_real_1_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_1_l = load float* @mulOut_M_real_1_1, align 4" [matmul.cpp:58]   --->   Operation 90 'load' 'mulOut_M_real_1_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_2_l = load float* @mulOut_M_real_1_2, align 4" [matmul.cpp:58]   --->   Operation 91 'load' 'mulOut_M_real_1_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_3_l = load float* @mulOut_M_real_1_3, align 4" [matmul.cpp:58]   --->   Operation 92 'load' 'mulOut_M_real_1_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_0_l = load float* @mulOut_M_real_2_0, align 4" [matmul.cpp:58]   --->   Operation 93 'load' 'mulOut_M_real_2_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_1_l = load float* @mulOut_M_real_2_1, align 4" [matmul.cpp:58]   --->   Operation 94 'load' 'mulOut_M_real_2_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_2_l = load float* @mulOut_M_real_2_2, align 4" [matmul.cpp:58]   --->   Operation 95 'load' 'mulOut_M_real_2_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_3_l = load float* @mulOut_M_real_2_3, align 4" [matmul.cpp:58]   --->   Operation 96 'load' 'mulOut_M_real_2_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_0_l = load float* @mulOut_M_real_3_0, align 4" [matmul.cpp:58]   --->   Operation 97 'load' 'mulOut_M_real_3_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_1_l = load float* @mulOut_M_real_3_1, align 4" [matmul.cpp:58]   --->   Operation 98 'load' 'mulOut_M_real_3_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_2_l = load float* @mulOut_M_real_3_2, align 4" [matmul.cpp:58]   --->   Operation 99 'load' 'mulOut_M_real_3_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_3_l = load float* @mulOut_M_real_3_3, align 4" [matmul.cpp:58]   --->   Operation 100 'load' 'mulOut_M_real_3_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_0_l = load float* @mulOut_M_imag_0_0, align 4" [matmul.cpp:58]   --->   Operation 101 'load' 'mulOut_M_imag_0_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_1_l = load float* @mulOut_M_imag_0_1, align 4" [matmul.cpp:58]   --->   Operation 102 'load' 'mulOut_M_imag_0_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_2_l = load float* @mulOut_M_imag_0_2, align 4" [matmul.cpp:58]   --->   Operation 103 'load' 'mulOut_M_imag_0_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_3_l = load float* @mulOut_M_imag_0_3, align 4" [matmul.cpp:58]   --->   Operation 104 'load' 'mulOut_M_imag_0_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_0_l = load float* @mulOut_M_imag_1_0, align 4" [matmul.cpp:58]   --->   Operation 105 'load' 'mulOut_M_imag_1_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_1_l = load float* @mulOut_M_imag_1_1, align 4" [matmul.cpp:58]   --->   Operation 106 'load' 'mulOut_M_imag_1_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_2_l = load float* @mulOut_M_imag_1_2, align 4" [matmul.cpp:58]   --->   Operation 107 'load' 'mulOut_M_imag_1_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_3_l = load float* @mulOut_M_imag_1_3, align 4" [matmul.cpp:58]   --->   Operation 108 'load' 'mulOut_M_imag_1_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_0_l = load float* @mulOut_M_imag_2_0, align 4" [matmul.cpp:58]   --->   Operation 109 'load' 'mulOut_M_imag_2_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_1_l = load float* @mulOut_M_imag_2_1, align 4" [matmul.cpp:58]   --->   Operation 110 'load' 'mulOut_M_imag_2_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_2_l = load float* @mulOut_M_imag_2_2, align 4" [matmul.cpp:58]   --->   Operation 111 'load' 'mulOut_M_imag_2_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_3_l = load float* @mulOut_M_imag_2_3, align 4" [matmul.cpp:58]   --->   Operation 112 'load' 'mulOut_M_imag_2_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_0_l = load float* @mulOut_M_imag_3_0, align 4" [matmul.cpp:58]   --->   Operation 113 'load' 'mulOut_M_imag_3_0_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_1_l = load float* @mulOut_M_imag_3_1, align 4" [matmul.cpp:58]   --->   Operation 114 'load' 'mulOut_M_imag_3_1_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_2_l = load float* @mulOut_M_imag_3_2, align 4" [matmul.cpp:58]   --->   Operation 115 'load' 'mulOut_M_imag_3_2_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_3_l = load float* @mulOut_M_imag_3_3, align 4" [matmul.cpp:58]   --->   Operation 116 'load' 'mulOut_M_imag_3_3_l' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @DiagMatMul([64 x float]* @A_M_real_0, [64 x float]* @A_M_real_1, [64 x float]* @A_M_real_2, [64 x float]* @A_M_real_3, [64 x float]* @A_M_imag_0, [64 x float]* @A_M_imag_1, [64 x float]* @A_M_imag_2, [64 x float]* @A_M_imag_3, [64 x float]* @B_M_real_0, [64 x float]* @B_M_real_1, [64 x float]* @B_M_real_2, [64 x float]* @B_M_real_3, [64 x float]* @B_M_imag_0, [64 x float]* @B_M_imag_1, [64 x float]* @B_M_imag_2, [64 x float]* @B_M_imag_3, float %mulOut_M_real_0_0_l, float %mulOut_M_real_0_1_l, float %mulOut_M_real_0_2_l, float %mulOut_M_real_0_3_l, float %mulOut_M_real_1_0_l, float %mulOut_M_real_1_1_l, float %mulOut_M_real_1_2_l, float %mulOut_M_real_1_3_l, float %mulOut_M_real_2_0_l, float %mulOut_M_real_2_1_l, float %mulOut_M_real_2_2_l, float %mulOut_M_real_2_3_l, float %mulOut_M_real_3_0_l, float %mulOut_M_real_3_1_l, float %mulOut_M_real_3_2_l, float %mulOut_M_real_3_3_l, float %mulOut_M_imag_0_0_l, float %mulOut_M_imag_0_1_l, float %mulOut_M_imag_0_2_l, float %mulOut_M_imag_0_3_l, float %mulOut_M_imag_1_0_l, float %mulOut_M_imag_1_1_l, float %mulOut_M_imag_1_2_l, float %mulOut_M_imag_1_3_l, float %mulOut_M_imag_2_0_l, float %mulOut_M_imag_2_1_l, float %mulOut_M_imag_2_2_l, float %mulOut_M_imag_2_3_l, float %mulOut_M_imag_3_0_l, float %mulOut_M_imag_3_1_l, float %mulOut_M_imag_3_2_l, float %mulOut_M_imag_3_3_l)" [matmul.cpp:58]   --->   Operation 117 'call' 'call_ret' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.01>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%j_1 = phi i5 [ 0, %loop_input_B1_begin ], [ %j_2, %6 ]"   --->   Operation 118 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.75ns)   --->   "%icmp_ln47 = icmp eq i5 %j_1, -16" [matmul.cpp:47]   --->   Operation 119 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 120 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.78ns)   --->   "%j_2 = add i5 %j_1, 1" [matmul.cpp:47]   --->   Operation 121 'add' 'j_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %loop_input_B1_end, label %5" [matmul.cpp:47]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [matmul.cpp:47]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%empty_12 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:48]   --->   Operation 124 'read' 'empty_12' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_12, 0" [matmul.cpp:48]   --->   Operation 125 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 63)" [matmul.cpp:49]   --->   Operation 126 'partselect' 'p_Result_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %j_1 to i8" [matmul.cpp:50]   --->   Operation 127 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.77ns)   --->   "%add_ln50 = add i8 %zext_ln50, %zext_ln47" [matmul.cpp:50]   --->   Operation 128 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i8 %add_ln50 to i64" [matmul.cpp:50]   --->   Operation 129 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%B_M_imag_0_addr = getelementptr [64 x float]* @B_M_imag_0, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 130 'getelementptr' 'B_M_imag_0_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%B_M_imag_1_addr = getelementptr [64 x float]* @B_M_imag_1, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 131 'getelementptr' 'B_M_imag_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%B_M_imag_2_addr = getelementptr [64 x float]* @B_M_imag_2, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 132 'getelementptr' 'B_M_imag_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%B_M_imag_3_addr = getelementptr [64 x float]* @B_M_imag_3, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 133 'getelementptr' 'B_M_imag_3_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%B_M_real_0_addr = getelementptr [64 x float]* @B_M_real_0, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 134 'getelementptr' 'B_M_real_0_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%B_M_real_1_addr = getelementptr [64 x float]* @B_M_real_1, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 135 'getelementptr' 'B_M_real_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%B_M_real_2_addr = getelementptr [64 x float]* @B_M_real_2, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 136 'getelementptr' 'B_M_real_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%B_M_real_3_addr = getelementptr [64 x float]* @B_M_real_3, i64 0, i64 %zext_ln50_1" [matmul.cpp:50]   --->   Operation 137 'getelementptr' 'B_M_real_3_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %p_Result_4 to float" [matmul.cpp:50]   --->   Operation 138 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i32" [matmul.cpp:52]   --->   Operation 139 'trunc' 'trunc_ln681_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %trunc_ln681_1 to float" [matmul.cpp:53]   --->   Operation 140 'bitcast' 'bitcast_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln50, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [matmul.cpp:50]   --->   Operation 141 'switch' <Predicate = (!icmp_ln47)> <Delay = 0.72>
ST_5 : Operation 142 [1/1] (1.23ns)   --->   "store float %bitcast_ln50, float* %B_M_real_2_addr, align 4" [matmul.cpp:50]   --->   Operation 142 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 143 [1/1] (1.23ns)   --->   "store float %bitcast_ln53, float* %B_M_imag_2_addr, align 4" [matmul.cpp:53]   --->   Operation 143 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 144 'br' <Predicate = (!icmp_ln47 & trunc_ln50 == 2)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.23ns)   --->   "store float %bitcast_ln50, float* %B_M_real_1_addr, align 4" [matmul.cpp:50]   --->   Operation 145 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 146 [1/1] (1.23ns)   --->   "store float %bitcast_ln53, float* %B_M_imag_1_addr, align 4" [matmul.cpp:53]   --->   Operation 146 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 147 'br' <Predicate = (!icmp_ln47 & trunc_ln50 == 1)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.23ns)   --->   "store float %bitcast_ln50, float* %B_M_real_0_addr, align 4" [matmul.cpp:50]   --->   Operation 148 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 149 [1/1] (1.23ns)   --->   "store float %bitcast_ln53, float* %B_M_imag_0_addr, align 4" [matmul.cpp:53]   --->   Operation 149 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 150 'br' <Predicate = (!icmp_ln47 & trunc_ln50 == 0)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.23ns)   --->   "store float %bitcast_ln50, float* %B_M_real_3_addr, align 4" [matmul.cpp:50]   --->   Operation 151 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 152 [1/1] (1.23ns)   --->   "store float %bitcast_ln53, float* %B_M_imag_3_addr, align 4" [matmul.cpp:53]   --->   Operation 152 'store' <Predicate = (!icmp_ln47 & trunc_ln50 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 153 'br' <Predicate = (!icmp_ln47 & trunc_ln50 == 3)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:47]   --->   Operation 154 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str11, i32 %tmp_1)" [matmul.cpp:56]   --->   Operation 155 'specregionend' 'empty_13' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader" [matmul.cpp:46]   --->   Operation 156 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.65>
ST_6 : Operation 157 [1/2] (0.44ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @DiagMatMul([64 x float]* @A_M_real_0, [64 x float]* @A_M_real_1, [64 x float]* @A_M_real_2, [64 x float]* @A_M_real_3, [64 x float]* @A_M_imag_0, [64 x float]* @A_M_imag_1, [64 x float]* @A_M_imag_2, [64 x float]* @A_M_imag_3, [64 x float]* @B_M_real_0, [64 x float]* @B_M_real_1, [64 x float]* @B_M_real_2, [64 x float]* @B_M_real_3, [64 x float]* @B_M_imag_0, [64 x float]* @B_M_imag_1, [64 x float]* @B_M_imag_2, [64 x float]* @B_M_imag_3, float %mulOut_M_real_0_0_l, float %mulOut_M_real_0_1_l, float %mulOut_M_real_0_2_l, float %mulOut_M_real_0_3_l, float %mulOut_M_real_1_0_l, float %mulOut_M_real_1_1_l, float %mulOut_M_real_1_2_l, float %mulOut_M_real_1_3_l, float %mulOut_M_real_2_0_l, float %mulOut_M_real_2_1_l, float %mulOut_M_real_2_2_l, float %mulOut_M_real_2_3_l, float %mulOut_M_real_3_0_l, float %mulOut_M_real_3_1_l, float %mulOut_M_real_3_2_l, float %mulOut_M_real_3_3_l, float %mulOut_M_imag_0_0_l, float %mulOut_M_imag_0_1_l, float %mulOut_M_imag_0_2_l, float %mulOut_M_imag_0_3_l, float %mulOut_M_imag_1_0_l, float %mulOut_M_imag_1_1_l, float %mulOut_M_imag_1_2_l, float %mulOut_M_imag_1_3_l, float %mulOut_M_imag_2_0_l, float %mulOut_M_imag_2_1_l, float %mulOut_M_imag_2_2_l, float %mulOut_M_imag_2_3_l, float %mulOut_M_imag_3_0_l, float %mulOut_M_imag_3_1_l, float %mulOut_M_imag_3_2_l, float %mulOut_M_imag_3_3_l)" [matmul.cpp:58]   --->   Operation 157 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0" [matmul.cpp:58]   --->   Operation 158 'extractvalue' 'mulOut_M_real_0_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_0_0_r, float* @mulOut_M_real_0_0, align 4" [matmul.cpp:58]   --->   Operation 159 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1" [matmul.cpp:58]   --->   Operation 160 'extractvalue' 'mulOut_M_real_0_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_0_1_r, float* @mulOut_M_real_0_1, align 4" [matmul.cpp:58]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2" [matmul.cpp:58]   --->   Operation 162 'extractvalue' 'mulOut_M_real_0_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_0_2_r, float* @mulOut_M_real_0_2, align 4" [matmul.cpp:58]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3" [matmul.cpp:58]   --->   Operation 164 'extractvalue' 'mulOut_M_real_0_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_0_3_r, float* @mulOut_M_real_0_3, align 4" [matmul.cpp:58]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4" [matmul.cpp:58]   --->   Operation 166 'extractvalue' 'mulOut_M_real_1_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_1_0_r, float* @mulOut_M_real_1_0, align 4" [matmul.cpp:58]   --->   Operation 167 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5" [matmul.cpp:58]   --->   Operation 168 'extractvalue' 'mulOut_M_real_1_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_1_1_r, float* @mulOut_M_real_1_1, align 4" [matmul.cpp:58]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6" [matmul.cpp:58]   --->   Operation 170 'extractvalue' 'mulOut_M_real_1_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_1_2_r, float* @mulOut_M_real_1_2, align 4" [matmul.cpp:58]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7" [matmul.cpp:58]   --->   Operation 172 'extractvalue' 'mulOut_M_real_1_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_1_3_r, float* @mulOut_M_real_1_3, align 4" [matmul.cpp:58]   --->   Operation 173 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8" [matmul.cpp:58]   --->   Operation 174 'extractvalue' 'mulOut_M_real_2_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_2_0_r, float* @mulOut_M_real_2_0, align 4" [matmul.cpp:58]   --->   Operation 175 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9" [matmul.cpp:58]   --->   Operation 176 'extractvalue' 'mulOut_M_real_2_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_2_1_r, float* @mulOut_M_real_2_1, align 4" [matmul.cpp:58]   --->   Operation 177 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10" [matmul.cpp:58]   --->   Operation 178 'extractvalue' 'mulOut_M_real_2_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_2_2_r, float* @mulOut_M_real_2_2, align 4" [matmul.cpp:58]   --->   Operation 179 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11" [matmul.cpp:58]   --->   Operation 180 'extractvalue' 'mulOut_M_real_2_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_2_3_r, float* @mulOut_M_real_2_3, align 4" [matmul.cpp:58]   --->   Operation 181 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12" [matmul.cpp:58]   --->   Operation 182 'extractvalue' 'mulOut_M_real_3_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_3_0_r, float* @mulOut_M_real_3_0, align 4" [matmul.cpp:58]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13" [matmul.cpp:58]   --->   Operation 184 'extractvalue' 'mulOut_M_real_3_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_3_1_r, float* @mulOut_M_real_3_1, align 4" [matmul.cpp:58]   --->   Operation 185 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14" [matmul.cpp:58]   --->   Operation 186 'extractvalue' 'mulOut_M_real_3_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_3_2_r, float* @mulOut_M_real_3_2, align 4" [matmul.cpp:58]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15" [matmul.cpp:58]   --->   Operation 188 'extractvalue' 'mulOut_M_real_3_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "store float %mulOut_M_real_3_3_r, float* @mulOut_M_real_3_3, align 4" [matmul.cpp:58]   --->   Operation 189 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16" [matmul.cpp:58]   --->   Operation 190 'extractvalue' 'mulOut_M_imag_0_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_0_0_r, float* @mulOut_M_imag_0_0, align 4" [matmul.cpp:58]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17" [matmul.cpp:58]   --->   Operation 192 'extractvalue' 'mulOut_M_imag_0_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_0_1_r, float* @mulOut_M_imag_0_1, align 4" [matmul.cpp:58]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 18" [matmul.cpp:58]   --->   Operation 194 'extractvalue' 'mulOut_M_imag_0_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_0_2_r, float* @mulOut_M_imag_0_2, align 4" [matmul.cpp:58]   --->   Operation 195 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 19" [matmul.cpp:58]   --->   Operation 196 'extractvalue' 'mulOut_M_imag_0_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_0_3_r, float* @mulOut_M_imag_0_3, align 4" [matmul.cpp:58]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 20" [matmul.cpp:58]   --->   Operation 198 'extractvalue' 'mulOut_M_imag_1_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_1_0_r, float* @mulOut_M_imag_1_0, align 4" [matmul.cpp:58]   --->   Operation 199 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 21" [matmul.cpp:58]   --->   Operation 200 'extractvalue' 'mulOut_M_imag_1_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_1_1_r, float* @mulOut_M_imag_1_1, align 4" [matmul.cpp:58]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 22" [matmul.cpp:58]   --->   Operation 202 'extractvalue' 'mulOut_M_imag_1_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_1_2_r, float* @mulOut_M_imag_1_2, align 4" [matmul.cpp:58]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 23" [matmul.cpp:58]   --->   Operation 204 'extractvalue' 'mulOut_M_imag_1_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_1_3_r, float* @mulOut_M_imag_1_3, align 4" [matmul.cpp:58]   --->   Operation 205 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 24" [matmul.cpp:58]   --->   Operation 206 'extractvalue' 'mulOut_M_imag_2_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_2_0_r, float* @mulOut_M_imag_2_0, align 4" [matmul.cpp:58]   --->   Operation 207 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 25" [matmul.cpp:58]   --->   Operation 208 'extractvalue' 'mulOut_M_imag_2_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_2_1_r, float* @mulOut_M_imag_2_1, align 4" [matmul.cpp:58]   --->   Operation 209 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 26" [matmul.cpp:58]   --->   Operation 210 'extractvalue' 'mulOut_M_imag_2_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_2_2_r, float* @mulOut_M_imag_2_2, align 4" [matmul.cpp:58]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 27" [matmul.cpp:58]   --->   Operation 212 'extractvalue' 'mulOut_M_imag_2_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_2_3_r, float* @mulOut_M_imag_2_3, align 4" [matmul.cpp:58]   --->   Operation 213 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_0_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 28" [matmul.cpp:58]   --->   Operation 214 'extractvalue' 'mulOut_M_imag_3_0_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_3_0_r, float* @mulOut_M_imag_3_0, align 4" [matmul.cpp:58]   --->   Operation 215 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_1_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 29" [matmul.cpp:58]   --->   Operation 216 'extractvalue' 'mulOut_M_imag_3_1_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_3_1_r, float* @mulOut_M_imag_3_1, align 4" [matmul.cpp:58]   --->   Operation 217 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_2_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 30" [matmul.cpp:58]   --->   Operation 218 'extractvalue' 'mulOut_M_imag_3_2_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_3_2_r, float* @mulOut_M_imag_3_2, align 4" [matmul.cpp:58]   --->   Operation 219 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_3_r = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 31" [matmul.cpp:58]   --->   Operation 220 'extractvalue' 'mulOut_M_imag_3_3_r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "store float %mulOut_M_imag_3_3_r, float* @mulOut_M_imag_3_3, align 4" [matmul.cpp:58]   --->   Operation 221 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.65ns)   --->   "br label %8" [matmul.cpp:62]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.65>

State 7 <SV = 4> <Delay = 1.04>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ 0, %7 ], [ %i_3, %loop_out1 ]"   --->   Operation 223 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.75ns)   --->   "%icmp_ln62 = icmp eq i5 %i_2, -16" [matmul.cpp:62]   --->   Operation 224 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 225 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i_2, 1" [matmul.cpp:62]   --->   Operation 226 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %9, label %loop_out1" [matmul.cpp:62]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i5 %i_2 to i4" [matmul.cpp:64]   --->   Operation 228 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %trunc_ln64 to i5" [matmul.cpp:64]   --->   Operation 229 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.48ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %mulOut_M_real_0_0_r, float %mulOut_M_real_0_1_r, float %mulOut_M_real_0_2_r, float %mulOut_M_real_0_3_r, float %mulOut_M_real_1_0_r, float %mulOut_M_real_1_1_r, float %mulOut_M_real_1_2_r, float %mulOut_M_real_1_3_r, float %mulOut_M_real_2_0_r, float %mulOut_M_real_2_1_r, float %mulOut_M_real_2_2_r, float %mulOut_M_real_2_3_r, float %mulOut_M_real_3_0_r, float %mulOut_M_real_3_1_r, float %mulOut_M_real_3_2_r, float %mulOut_M_real_3_3_r, i5 %zext_ln64)" [matmul.cpp:64]   --->   Operation 230 'mux' 'tmp_5' <Predicate = (!icmp_ln62)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.48ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %mulOut_M_imag_0_0_r, float %mulOut_M_imag_0_1_r, float %mulOut_M_imag_0_2_r, float %mulOut_M_imag_0_3_r, float %mulOut_M_imag_1_0_r, float %mulOut_M_imag_1_1_r, float %mulOut_M_imag_1_2_r, float %mulOut_M_imag_1_3_r, float %mulOut_M_imag_2_0_r, float %mulOut_M_imag_2_1_r, float %mulOut_M_imag_2_2_r, float %mulOut_M_imag_2_3_r, float %mulOut_M_imag_3_0_r, float %mulOut_M_imag_3_1_r, float %mulOut_M_imag_3_2_r, float %mulOut_M_imag_3_3_r, i5 %zext_ln64)" [matmul.cpp:67]   --->   Operation 231 'mux' 'tmp_6' <Predicate = (!icmp_ln62)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.75ns)   --->   "%valOut_last_V = icmp eq i5 %i_2, 15" [matmul.cpp:71]   --->   Operation 232 'icmp' 'valOut_last_V' <Predicate = (!icmp_ln62)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast float %tmp_5 to i32" [matmul.cpp:64]   --->   Operation 233 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast float %tmp_6 to i32" [matmul.cpp:67]   --->   Operation 234 'bitcast' 'bitcast_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln64, i32 %bitcast_ln67)" [matmul.cpp:68]   --->   Operation 235 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_8 : Operation 236 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 15, i8 -1, i1 %valOut_last_V)" [matmul.cpp:74]   --->   Operation 236 'write' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [matmul.cpp:62]   --->   Operation 237 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)" [matmul.cpp:62]   --->   Operation 238 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:63]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 240 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 15, i8 -1, i1 %valOut_last_V)" [matmul.cpp:74]   --->   Operation 240 'write' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp_2)" [matmul.cpp:75]   --->   Operation 241 'specregionend' 'empty_15' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "br label %8" [matmul.cpp:62]   --->   Operation 242 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:76]   --->   Operation 243 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mulOut_M_real_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_1_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_3_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_3_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_real_3_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_1_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_3_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_3_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mulOut_M_imag_3_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_M_real_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_real_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_real_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_real_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_imag_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_imag_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_imag_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A_M_imag_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_real_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_real_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_real_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_real_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_imag_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_imag_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_imag_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_M_imag_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000]
specinterface_ln16  (specinterface    ) [ 00000000000]
specinterface_ln17  (specinterface    ) [ 00000000000]
specinterface_ln18  (specinterface    ) [ 00000000000]
br_ln34             (br               ) [ 01110000000]
i_0                 (phi              ) [ 00110000000]
icmp_ln34           (icmp             ) [ 00110000000]
empty               (speclooptripcount) [ 00000000000]
i                   (add              ) [ 01110000000]
br_ln34             (br               ) [ 00000000000]
specloopname_ln34   (specloopname     ) [ 00000000000]
tmp                 (specregionbegin  ) [ 00010000000]
br_ln35             (br               ) [ 00110000000]
br_ln46             (br               ) [ 00111100000]
j_0                 (phi              ) [ 00010000000]
icmp_ln35           (icmp             ) [ 00110000000]
empty_7             (speclooptripcount) [ 00000000000]
j                   (add              ) [ 00110000000]
br_ln35             (br               ) [ 00000000000]
specloopname_ln35   (specloopname     ) [ 00000000000]
empty_8             (read             ) [ 00000000000]
tmp_data_V_2        (extractvalue     ) [ 00000000000]
p_Result_s          (partselect       ) [ 00000000000]
trunc_ln38_1        (partselect       ) [ 00110000000]
trunc_ln38          (trunc            ) [ 00000000000]
tmp_7               (bitconcatenate   ) [ 00000000000]
zext_ln38           (zext             ) [ 00000000000]
A_M_imag_0_addr     (getelementptr    ) [ 00000000000]
A_M_imag_1_addr     (getelementptr    ) [ 00000000000]
A_M_imag_2_addr     (getelementptr    ) [ 00000000000]
A_M_imag_3_addr     (getelementptr    ) [ 00000000000]
A_M_real_0_addr     (getelementptr    ) [ 00000000000]
A_M_real_1_addr     (getelementptr    ) [ 00000000000]
A_M_real_2_addr     (getelementptr    ) [ 00000000000]
A_M_real_3_addr     (getelementptr    ) [ 00000000000]
bitcast_ln38        (bitcast          ) [ 00000000000]
trunc_ln681         (trunc            ) [ 00000000000]
bitcast_ln41        (bitcast          ) [ 00000000000]
switch_ln38         (switch           ) [ 00000000000]
store_ln38          (store            ) [ 00000000000]
store_ln41          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln38          (store            ) [ 00000000000]
store_ln41          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln38          (store            ) [ 00000000000]
store_ln41          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln38          (store            ) [ 00000000000]
store_ln41          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
br_ln35             (br               ) [ 00110000000]
empty_9             (specregionend    ) [ 00000000000]
br_ln34             (br               ) [ 01110000000]
i_1                 (phi              ) [ 00001000000]
icmp_ln46           (icmp             ) [ 00001100000]
empty_10            (speclooptripcount) [ 00000000000]
i_4                 (add              ) [ 00101100000]
br_ln46             (br               ) [ 00000000000]
specloopname_ln46   (specloopname     ) [ 00000000000]
tmp_1               (specregionbegin  ) [ 00000100000]
trunc_ln50          (trunc            ) [ 00000100000]
lshr_ln             (partselect       ) [ 00000000000]
tmp_3               (bitconcatenate   ) [ 00000000000]
zext_ln47           (zext             ) [ 00000100000]
br_ln47             (br               ) [ 00001100000]
mulOut_M_real_0_0_l (load             ) [ 00000010000]
mulOut_M_real_0_1_l (load             ) [ 00000010000]
mulOut_M_real_0_2_l (load             ) [ 00000010000]
mulOut_M_real_0_3_l (load             ) [ 00000010000]
mulOut_M_real_1_0_l (load             ) [ 00000010000]
mulOut_M_real_1_1_l (load             ) [ 00000010000]
mulOut_M_real_1_2_l (load             ) [ 00000010000]
mulOut_M_real_1_3_l (load             ) [ 00000010000]
mulOut_M_real_2_0_l (load             ) [ 00000010000]
mulOut_M_real_2_1_l (load             ) [ 00000010000]
mulOut_M_real_2_2_l (load             ) [ 00000010000]
mulOut_M_real_2_3_l (load             ) [ 00000010000]
mulOut_M_real_3_0_l (load             ) [ 00000010000]
mulOut_M_real_3_1_l (load             ) [ 00000010000]
mulOut_M_real_3_2_l (load             ) [ 00000010000]
mulOut_M_real_3_3_l (load             ) [ 00000010000]
mulOut_M_imag_0_0_l (load             ) [ 00000010000]
mulOut_M_imag_0_1_l (load             ) [ 00000010000]
mulOut_M_imag_0_2_l (load             ) [ 00000010000]
mulOut_M_imag_0_3_l (load             ) [ 00000010000]
mulOut_M_imag_1_0_l (load             ) [ 00000010000]
mulOut_M_imag_1_1_l (load             ) [ 00000010000]
mulOut_M_imag_1_2_l (load             ) [ 00000010000]
mulOut_M_imag_1_3_l (load             ) [ 00000010000]
mulOut_M_imag_2_0_l (load             ) [ 00000010000]
mulOut_M_imag_2_1_l (load             ) [ 00000010000]
mulOut_M_imag_2_2_l (load             ) [ 00000010000]
mulOut_M_imag_2_3_l (load             ) [ 00000010000]
mulOut_M_imag_3_0_l (load             ) [ 00000010000]
mulOut_M_imag_3_1_l (load             ) [ 00000010000]
mulOut_M_imag_3_2_l (load             ) [ 00000010000]
mulOut_M_imag_3_3_l (load             ) [ 00000010000]
j_1                 (phi              ) [ 00000100000]
icmp_ln47           (icmp             ) [ 00001100000]
empty_11            (speclooptripcount) [ 00000000000]
j_2                 (add              ) [ 00001100000]
br_ln47             (br               ) [ 00000000000]
specloopname_ln47   (specloopname     ) [ 00000000000]
empty_12            (read             ) [ 00000000000]
tmp_data_V_3        (extractvalue     ) [ 00000000000]
p_Result_4          (partselect       ) [ 00000000000]
zext_ln50           (zext             ) [ 00000000000]
add_ln50            (add              ) [ 00000000000]
zext_ln50_1         (zext             ) [ 00000000000]
B_M_imag_0_addr     (getelementptr    ) [ 00000000000]
B_M_imag_1_addr     (getelementptr    ) [ 00000000000]
B_M_imag_2_addr     (getelementptr    ) [ 00000000000]
B_M_imag_3_addr     (getelementptr    ) [ 00000000000]
B_M_real_0_addr     (getelementptr    ) [ 00000000000]
B_M_real_1_addr     (getelementptr    ) [ 00000000000]
B_M_real_2_addr     (getelementptr    ) [ 00000000000]
B_M_real_3_addr     (getelementptr    ) [ 00000000000]
bitcast_ln50        (bitcast          ) [ 00000000000]
trunc_ln681_1       (trunc            ) [ 00000000000]
bitcast_ln53        (bitcast          ) [ 00000000000]
switch_ln50         (switch           ) [ 00000000000]
store_ln50          (store            ) [ 00000000000]
store_ln53          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln50          (store            ) [ 00000000000]
store_ln53          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln50          (store            ) [ 00000000000]
store_ln53          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
store_ln50          (store            ) [ 00000000000]
store_ln53          (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
br_ln47             (br               ) [ 00001100000]
empty_13            (specregionend    ) [ 00000000000]
br_ln46             (br               ) [ 00101100000]
call_ret            (call             ) [ 00000000000]
mulOut_M_real_0_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_0_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_0_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_0_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_1_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_1_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_1_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_1_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_2_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_2_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_2_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_2_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_3_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_3_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_3_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_real_3_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_0_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_0_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_0_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_0_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_1_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_1_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_1_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_1_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_2_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_2_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_2_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_2_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_3_0_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_3_1_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_3_2_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
mulOut_M_imag_3_3_r (extractvalue     ) [ 00000001110]
store_ln58          (store            ) [ 00000000000]
br_ln62             (br               ) [ 00000011110]
i_2                 (phi              ) [ 00000001000]
icmp_ln62           (icmp             ) [ 00000001110]
empty_14            (speclooptripcount) [ 00000000000]
i_3                 (add              ) [ 00000011110]
br_ln62             (br               ) [ 00000000000]
trunc_ln64          (trunc            ) [ 00000000000]
zext_ln64           (zext             ) [ 00000000000]
tmp_5               (mux              ) [ 00000001100]
tmp_6               (mux              ) [ 00000001100]
valOut_last_V       (icmp             ) [ 00000001110]
bitcast_ln64        (bitcast          ) [ 00000000000]
bitcast_ln67        (bitcast          ) [ 00000000000]
p_Result_2          (bitconcatenate   ) [ 00000001010]
specloopname_ln62   (specloopname     ) [ 00000000000]
tmp_2               (specregionbegin  ) [ 00000000000]
specpipeline_ln63   (specpipeline     ) [ 00000000000]
write_ln74          (write            ) [ 00000000000]
empty_15            (specregionend    ) [ 00000000000]
br_ln62             (br               ) [ 00000011110]
ret_ln76            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mulOut_M_real_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mulOut_M_real_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_0_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mulOut_M_real_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_0_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mulOut_M_real_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_0_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mulOut_M_real_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_1_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mulOut_M_real_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_1_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mulOut_M_real_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_1_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mulOut_M_real_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_1_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mulOut_M_real_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_2_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mulOut_M_real_2_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_2_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mulOut_M_real_2_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_2_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mulOut_M_real_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_2_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mulOut_M_real_3_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_3_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mulOut_M_real_3_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_3_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mulOut_M_real_3_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_3_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mulOut_M_real_3_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_3_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mulOut_M_imag_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_0_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mulOut_M_imag_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_0_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mulOut_M_imag_0_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_0_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mulOut_M_imag_0_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_0_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mulOut_M_imag_1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_1_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mulOut_M_imag_1_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_1_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mulOut_M_imag_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_1_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mulOut_M_imag_1_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_1_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mulOut_M_imag_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_2_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mulOut_M_imag_2_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_2_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mulOut_M_imag_2_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_2_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="mulOut_M_imag_2_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_2_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="mulOut_M_imag_3_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_3_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="mulOut_M_imag_3_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_3_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="mulOut_M_imag_3_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_3_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="mulOut_M_imag_3_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_3_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="A_M_real_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="A_M_real_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="A_M_real_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="A_M_real_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="A_M_imag_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="A_M_imag_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="A_M_imag_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="A_M_imag_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="B_M_real_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_real_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="B_M_real_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_real_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="B_M_real_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_real_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="B_M_real_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_real_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="B_M_imag_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_imag_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="B_M_imag_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_imag_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="B_M_imag_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_imag_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="B_M_imag_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_M_imag_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DiagMatMul"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16float.i5"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="grp_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="81" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="8" slack="0"/>
<pin id="217" dir="0" index="4" bw="1" slack="0"/>
<pin id="218" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/3 empty_12/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="8" slack="0"/>
<pin id="229" dir="0" index="4" bw="1" slack="0"/>
<pin id="230" dir="0" index="5" bw="64" slack="0"/>
<pin id="231" dir="0" index="6" bw="5" slack="0"/>
<pin id="232" dir="0" index="7" bw="1" slack="0"/>
<pin id="233" dir="0" index="8" bw="1" slack="1"/>
<pin id="234" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="A_M_imag_0_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_0_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="A_M_imag_1_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_1_addr/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_M_imag_2_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_2_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="A_M_imag_3_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_3_addr/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="A_M_real_0_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_0_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="A_M_real_1_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_1_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="A_M_real_2_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_2_addr/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="A_M_real_3_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_3_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln38_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln41_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln38_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln41_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln38_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln41_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln38_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln41_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="B_M_imag_0_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_imag_0_addr/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="B_M_imag_1_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_imag_1_addr/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="B_M_imag_2_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_imag_2_addr/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="B_M_imag_3_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_imag_3_addr/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="B_M_real_0_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_real_0_addr/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="B_M_real_1_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_real_1_addr/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="B_M_real_2_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_real_2_addr/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="B_M_real_3_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_M_real_3_addr/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln50_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln53_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln50_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln53_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln50_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln53_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln50_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln53_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_0_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_0_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="1" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="j_0_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_0_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="i_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="1"/>
<pin id="475" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_1_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="484" class="1005" name="j_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="j_1_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="495" class="1005" name="i_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="1"/>
<pin id="497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="i_2_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_DiagMatMul_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1024" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="0" index="3" bw="32" slack="0"/>
<pin id="511" dir="0" index="4" bw="32" slack="0"/>
<pin id="512" dir="0" index="5" bw="32" slack="0"/>
<pin id="513" dir="0" index="6" bw="32" slack="0"/>
<pin id="514" dir="0" index="7" bw="32" slack="0"/>
<pin id="515" dir="0" index="8" bw="32" slack="0"/>
<pin id="516" dir="0" index="9" bw="32" slack="0"/>
<pin id="517" dir="0" index="10" bw="32" slack="0"/>
<pin id="518" dir="0" index="11" bw="32" slack="0"/>
<pin id="519" dir="0" index="12" bw="32" slack="0"/>
<pin id="520" dir="0" index="13" bw="32" slack="0"/>
<pin id="521" dir="0" index="14" bw="32" slack="0"/>
<pin id="522" dir="0" index="15" bw="32" slack="0"/>
<pin id="523" dir="0" index="16" bw="32" slack="0"/>
<pin id="524" dir="0" index="17" bw="32" slack="0"/>
<pin id="525" dir="0" index="18" bw="32" slack="0"/>
<pin id="526" dir="0" index="19" bw="32" slack="0"/>
<pin id="527" dir="0" index="20" bw="32" slack="0"/>
<pin id="528" dir="0" index="21" bw="32" slack="0"/>
<pin id="529" dir="0" index="22" bw="32" slack="0"/>
<pin id="530" dir="0" index="23" bw="32" slack="0"/>
<pin id="531" dir="0" index="24" bw="32" slack="0"/>
<pin id="532" dir="0" index="25" bw="32" slack="0"/>
<pin id="533" dir="0" index="26" bw="32" slack="0"/>
<pin id="534" dir="0" index="27" bw="32" slack="0"/>
<pin id="535" dir="0" index="28" bw="32" slack="0"/>
<pin id="536" dir="0" index="29" bw="32" slack="0"/>
<pin id="537" dir="0" index="30" bw="32" slack="0"/>
<pin id="538" dir="0" index="31" bw="32" slack="0"/>
<pin id="539" dir="0" index="32" bw="32" slack="0"/>
<pin id="540" dir="0" index="33" bw="32" slack="0"/>
<pin id="541" dir="0" index="34" bw="32" slack="0"/>
<pin id="542" dir="0" index="35" bw="32" slack="0"/>
<pin id="543" dir="0" index="36" bw="32" slack="0"/>
<pin id="544" dir="0" index="37" bw="32" slack="0"/>
<pin id="545" dir="0" index="38" bw="32" slack="0"/>
<pin id="546" dir="0" index="39" bw="32" slack="0"/>
<pin id="547" dir="0" index="40" bw="32" slack="0"/>
<pin id="548" dir="0" index="41" bw="32" slack="0"/>
<pin id="549" dir="0" index="42" bw="32" slack="0"/>
<pin id="550" dir="0" index="43" bw="32" slack="0"/>
<pin id="551" dir="0" index="44" bw="32" slack="0"/>
<pin id="552" dir="0" index="45" bw="32" slack="0"/>
<pin id="553" dir="0" index="46" bw="32" slack="0"/>
<pin id="554" dir="0" index="47" bw="32" slack="0"/>
<pin id="555" dir="0" index="48" bw="32" slack="0"/>
<pin id="556" dir="1" index="49" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="81" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 tmp_data_V_3/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="0" index="3" bw="7" slack="0"/>
<pin id="583" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 p_Result_4/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln34_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln35_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="j_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln38_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="0"/>
<pin id="615" dir="0" index="2" bw="3" slack="0"/>
<pin id="616" dir="0" index="3" bw="4" slack="0"/>
<pin id="617" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln38_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln38_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_7_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="5" slack="1"/>
<pin id="629" dir="0" index="2" bw="2" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln38_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="bitcast_ln38_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln681_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="bitcast_ln41_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln46_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="i_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln50_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="lshr_ln_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="0" index="2" bw="3" slack="0"/>
<pin id="686" dir="0" index="3" bw="4" slack="0"/>
<pin id="687" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln47_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="mulOut_M_real_0_0_l_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_0_0_l/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="mulOut_M_real_0_1_l_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_0_1_l/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="mulOut_M_real_0_2_l_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_0_2_l/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="mulOut_M_real_0_3_l_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_0_3_l/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="mulOut_M_real_1_0_l_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_1_0_l/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="mulOut_M_real_1_1_l_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_1_1_l/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="mulOut_M_real_1_2_l_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_1_2_l/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="mulOut_M_real_1_3_l_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_1_3_l/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="mulOut_M_real_2_0_l_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_2_0_l/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="mulOut_M_real_2_1_l_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_2_1_l/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="mulOut_M_real_2_2_l_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_2_2_l/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="mulOut_M_real_2_3_l_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_2_3_l/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="mulOut_M_real_3_0_l_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_3_0_l/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="mulOut_M_real_3_1_l_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_3_1_l/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="mulOut_M_real_3_2_l_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_3_2_l/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="mulOut_M_real_3_3_l_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_3_3_l/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="mulOut_M_imag_0_0_l_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_0_0_l/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="mulOut_M_imag_0_1_l_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_0_1_l/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mulOut_M_imag_0_2_l_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_0_2_l/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="mulOut_M_imag_0_3_l_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_0_3_l/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="mulOut_M_imag_1_0_l_load_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_1_0_l/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="mulOut_M_imag_1_1_l_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_1_1_l/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="mulOut_M_imag_1_2_l_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_1_2_l/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="mulOut_M_imag_1_3_l_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_1_3_l/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="mulOut_M_imag_2_0_l_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_2_0_l/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="mulOut_M_imag_2_1_l_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_2_1_l/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="mulOut_M_imag_2_2_l_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_2_2_l/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="mulOut_M_imag_2_3_l_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_2_3_l/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="mulOut_M_imag_3_0_l_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_3_0_l/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="mulOut_M_imag_3_1_l_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_3_1_l/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="mulOut_M_imag_3_2_l_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_3_2_l/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="mulOut_M_imag_3_3_l_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_3_3_l/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln47_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="0"/>
<pin id="866" dir="0" index="1" bw="5" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="j_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln50_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln50_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="5" slack="0"/>
<pin id="882" dir="0" index="1" bw="7" slack="1"/>
<pin id="883" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln50_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln50_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln681_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681_1/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="bitcast_ln53_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="mulOut_M_real_0_0_r_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1024" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_0_0_r/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln58_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="mulOut_M_real_0_1_r_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1024" slack="0"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_0_1_r/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln58_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="mulOut_M_real_0_2_r_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1024" slack="0"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_0_2_r/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln58_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mulOut_M_real_0_3_r_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1024" slack="0"/>
<pin id="949" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_0_3_r/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln58_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="mulOut_M_real_1_0_r_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1024" slack="0"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_1_0_r/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln58_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="mulOut_M_real_1_1_r_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1024" slack="0"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_1_1_r/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln58_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="mulOut_M_real_1_2_r_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1024" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_1_2_r/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln58_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="mulOut_M_real_1_3_r_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1024" slack="0"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_1_3_r/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="store_ln58_store_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="mulOut_M_real_2_0_r_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1024" slack="0"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_2_0_r/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="store_ln58_store_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="mulOut_M_real_2_1_r_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_2_1_r/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="store_ln58_store_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="mulOut_M_real_2_2_r_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_2_2_r/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="store_ln58_store_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="mulOut_M_real_2_3_r_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_2_3_r/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="store_ln58_store_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="0"/>
<pin id="1033" dir="0" index="1" bw="32" slack="0"/>
<pin id="1034" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="mulOut_M_real_3_0_r_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_3_0_r/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="store_ln58_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="0"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="mulOut_M_real_3_1_r_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1049" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_3_1_r/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="store_ln58_store_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="mulOut_M_real_3_2_r_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1059" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_3_2_r/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="store_ln58_store_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="mulOut_M_real_3_3_r_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1069" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_real_3_3_r/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="store_ln58_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="mulOut_M_imag_0_0_r_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1079" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_0_0_r/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="store_ln58_store_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="mulOut_M_imag_0_1_r_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_0_1_r/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="store_ln58_store_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="0"/>
<pin id="1094" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="mulOut_M_imag_0_2_r_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1099" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_0_2_r/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="store_ln58_store_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="0" index="1" bw="32" slack="0"/>
<pin id="1104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="mulOut_M_imag_0_3_r_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_0_3_r/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="store_ln58_store_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="32" slack="0"/>
<pin id="1114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="mulOut_M_imag_1_0_r_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_1_0_r/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="store_ln58_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="0"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="mulOut_M_imag_1_1_r_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_1_1_r/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="store_ln58_store_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="mulOut_M_imag_1_2_r_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_1_2_r/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="store_ln58_store_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="mulOut_M_imag_1_3_r_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_1_3_r/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="store_ln58_store_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="mulOut_M_imag_2_0_r_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_2_0_r/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="store_ln58_store_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="mulOut_M_imag_2_1_r_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_2_1_r/6 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="store_ln58_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="0"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="mulOut_M_imag_2_2_r_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_2_2_r/6 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="store_ln58_store_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="mulOut_M_imag_2_3_r_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_2_3_r/6 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="store_ln58_store_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="32" slack="0"/>
<pin id="1194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="mulOut_M_imag_3_0_r_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_3_0_r/6 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="store_ln58_store_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="mulOut_M_imag_3_1_r_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_3_1_r/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="store_ln58_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="32" slack="0"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="mulOut_M_imag_3_2_r_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_3_2_r/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="store_ln58_store_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="32" slack="0"/>
<pin id="1224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="mulOut_M_imag_3_3_r_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mulOut_M_imag_3_3_r/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="store_ln58_store_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="0" index="1" bw="32" slack="0"/>
<pin id="1234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln62_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="5" slack="0"/>
<pin id="1239" dir="0" index="1" bw="5" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/7 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="i_3_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="trunc_ln64_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="5" slack="0"/>
<pin id="1251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="zext_ln64_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="4" slack="0"/>
<pin id="1255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/7 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_5_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="1"/>
<pin id="1260" dir="0" index="2" bw="32" slack="1"/>
<pin id="1261" dir="0" index="3" bw="32" slack="1"/>
<pin id="1262" dir="0" index="4" bw="32" slack="1"/>
<pin id="1263" dir="0" index="5" bw="32" slack="1"/>
<pin id="1264" dir="0" index="6" bw="32" slack="1"/>
<pin id="1265" dir="0" index="7" bw="32" slack="1"/>
<pin id="1266" dir="0" index="8" bw="32" slack="1"/>
<pin id="1267" dir="0" index="9" bw="32" slack="1"/>
<pin id="1268" dir="0" index="10" bw="32" slack="1"/>
<pin id="1269" dir="0" index="11" bw="32" slack="1"/>
<pin id="1270" dir="0" index="12" bw="32" slack="1"/>
<pin id="1271" dir="0" index="13" bw="32" slack="1"/>
<pin id="1272" dir="0" index="14" bw="32" slack="1"/>
<pin id="1273" dir="0" index="15" bw="32" slack="1"/>
<pin id="1274" dir="0" index="16" bw="32" slack="1"/>
<pin id="1275" dir="0" index="17" bw="4" slack="0"/>
<pin id="1276" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_6_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="1"/>
<pin id="1282" dir="0" index="2" bw="32" slack="1"/>
<pin id="1283" dir="0" index="3" bw="32" slack="1"/>
<pin id="1284" dir="0" index="4" bw="32" slack="1"/>
<pin id="1285" dir="0" index="5" bw="32" slack="1"/>
<pin id="1286" dir="0" index="6" bw="32" slack="1"/>
<pin id="1287" dir="0" index="7" bw="32" slack="1"/>
<pin id="1288" dir="0" index="8" bw="32" slack="1"/>
<pin id="1289" dir="0" index="9" bw="32" slack="1"/>
<pin id="1290" dir="0" index="10" bw="32" slack="1"/>
<pin id="1291" dir="0" index="11" bw="32" slack="1"/>
<pin id="1292" dir="0" index="12" bw="32" slack="1"/>
<pin id="1293" dir="0" index="13" bw="32" slack="1"/>
<pin id="1294" dir="0" index="14" bw="32" slack="1"/>
<pin id="1295" dir="0" index="15" bw="32" slack="1"/>
<pin id="1296" dir="0" index="16" bw="32" slack="1"/>
<pin id="1297" dir="0" index="17" bw="4" slack="0"/>
<pin id="1298" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="valOut_last_V_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="5" slack="0"/>
<pin id="1303" dir="0" index="1" bw="5" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="valOut_last_V/7 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="bitcast_ln64_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/8 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="bitcast_ln67_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln67/8 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="p_Result_2_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="64" slack="0"/>
<pin id="1315" dir="0" index="1" bw="32" slack="0"/>
<pin id="1316" dir="0" index="2" bw="32" slack="0"/>
<pin id="1317" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="i_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="0"/>
<pin id="1327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1333" class="1005" name="j_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="5" slack="0"/>
<pin id="1335" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1344" class="1005" name="i_4_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="5" slack="0"/>
<pin id="1346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln50_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="2" slack="1"/>
<pin id="1351" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="zext_ln47_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="1"/>
<pin id="1355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="mulOut_M_real_0_0_l_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_0_l "/>
</bind>
</comp>

<comp id="1363" class="1005" name="mulOut_M_real_0_1_l_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="1"/>
<pin id="1365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_1_l "/>
</bind>
</comp>

<comp id="1368" class="1005" name="mulOut_M_real_0_2_l_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_2_l "/>
</bind>
</comp>

<comp id="1373" class="1005" name="mulOut_M_real_0_3_l_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_3_l "/>
</bind>
</comp>

<comp id="1378" class="1005" name="mulOut_M_real_1_0_l_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_0_l "/>
</bind>
</comp>

<comp id="1383" class="1005" name="mulOut_M_real_1_1_l_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_1_l "/>
</bind>
</comp>

<comp id="1388" class="1005" name="mulOut_M_real_1_2_l_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_2_l "/>
</bind>
</comp>

<comp id="1393" class="1005" name="mulOut_M_real_1_3_l_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_3_l "/>
</bind>
</comp>

<comp id="1398" class="1005" name="mulOut_M_real_2_0_l_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_0_l "/>
</bind>
</comp>

<comp id="1403" class="1005" name="mulOut_M_real_2_1_l_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_1_l "/>
</bind>
</comp>

<comp id="1408" class="1005" name="mulOut_M_real_2_2_l_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="1"/>
<pin id="1410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_2_l "/>
</bind>
</comp>

<comp id="1413" class="1005" name="mulOut_M_real_2_3_l_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="1"/>
<pin id="1415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_3_l "/>
</bind>
</comp>

<comp id="1418" class="1005" name="mulOut_M_real_3_0_l_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_0_l "/>
</bind>
</comp>

<comp id="1423" class="1005" name="mulOut_M_real_3_1_l_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="1"/>
<pin id="1425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_1_l "/>
</bind>
</comp>

<comp id="1428" class="1005" name="mulOut_M_real_3_2_l_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="1"/>
<pin id="1430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_2_l "/>
</bind>
</comp>

<comp id="1433" class="1005" name="mulOut_M_real_3_3_l_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="1"/>
<pin id="1435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_3_l "/>
</bind>
</comp>

<comp id="1438" class="1005" name="mulOut_M_imag_0_0_l_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="1"/>
<pin id="1440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_0_l "/>
</bind>
</comp>

<comp id="1443" class="1005" name="mulOut_M_imag_0_1_l_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="1"/>
<pin id="1445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_1_l "/>
</bind>
</comp>

<comp id="1448" class="1005" name="mulOut_M_imag_0_2_l_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_2_l "/>
</bind>
</comp>

<comp id="1453" class="1005" name="mulOut_M_imag_0_3_l_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_3_l "/>
</bind>
</comp>

<comp id="1458" class="1005" name="mulOut_M_imag_1_0_l_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_0_l "/>
</bind>
</comp>

<comp id="1463" class="1005" name="mulOut_M_imag_1_1_l_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_1_l "/>
</bind>
</comp>

<comp id="1468" class="1005" name="mulOut_M_imag_1_2_l_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="1"/>
<pin id="1470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_2_l "/>
</bind>
</comp>

<comp id="1473" class="1005" name="mulOut_M_imag_1_3_l_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="1"/>
<pin id="1475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_3_l "/>
</bind>
</comp>

<comp id="1478" class="1005" name="mulOut_M_imag_2_0_l_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_0_l "/>
</bind>
</comp>

<comp id="1483" class="1005" name="mulOut_M_imag_2_1_l_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_1_l "/>
</bind>
</comp>

<comp id="1488" class="1005" name="mulOut_M_imag_2_2_l_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_2_l "/>
</bind>
</comp>

<comp id="1493" class="1005" name="mulOut_M_imag_2_3_l_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="1"/>
<pin id="1495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_3_l "/>
</bind>
</comp>

<comp id="1498" class="1005" name="mulOut_M_imag_3_0_l_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_0_l "/>
</bind>
</comp>

<comp id="1503" class="1005" name="mulOut_M_imag_3_1_l_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_1_l "/>
</bind>
</comp>

<comp id="1508" class="1005" name="mulOut_M_imag_3_2_l_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="1"/>
<pin id="1510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_2_l "/>
</bind>
</comp>

<comp id="1513" class="1005" name="mulOut_M_imag_3_3_l_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_3_l "/>
</bind>
</comp>

<comp id="1521" class="1005" name="j_2_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="5" slack="0"/>
<pin id="1523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="mulOut_M_real_0_0_r_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_0_r "/>
</bind>
</comp>

<comp id="1531" class="1005" name="mulOut_M_real_0_1_r_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_1_r "/>
</bind>
</comp>

<comp id="1536" class="1005" name="mulOut_M_real_0_2_r_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_2_r "/>
</bind>
</comp>

<comp id="1541" class="1005" name="mulOut_M_real_0_3_r_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_3_r "/>
</bind>
</comp>

<comp id="1546" class="1005" name="mulOut_M_real_1_0_r_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_0_r "/>
</bind>
</comp>

<comp id="1551" class="1005" name="mulOut_M_real_1_1_r_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_1_r "/>
</bind>
</comp>

<comp id="1556" class="1005" name="mulOut_M_real_1_2_r_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_2_r "/>
</bind>
</comp>

<comp id="1561" class="1005" name="mulOut_M_real_1_3_r_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_3_r "/>
</bind>
</comp>

<comp id="1566" class="1005" name="mulOut_M_real_2_0_r_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_0_r "/>
</bind>
</comp>

<comp id="1571" class="1005" name="mulOut_M_real_2_1_r_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_1_r "/>
</bind>
</comp>

<comp id="1576" class="1005" name="mulOut_M_real_2_2_r_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_2_r "/>
</bind>
</comp>

<comp id="1581" class="1005" name="mulOut_M_real_2_3_r_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="1"/>
<pin id="1583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_3_r "/>
</bind>
</comp>

<comp id="1586" class="1005" name="mulOut_M_real_3_0_r_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_0_r "/>
</bind>
</comp>

<comp id="1591" class="1005" name="mulOut_M_real_3_1_r_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_1_r "/>
</bind>
</comp>

<comp id="1596" class="1005" name="mulOut_M_real_3_2_r_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_2_r "/>
</bind>
</comp>

<comp id="1601" class="1005" name="mulOut_M_real_3_3_r_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_3_r "/>
</bind>
</comp>

<comp id="1606" class="1005" name="mulOut_M_imag_0_0_r_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_0_r "/>
</bind>
</comp>

<comp id="1611" class="1005" name="mulOut_M_imag_0_1_r_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="1"/>
<pin id="1613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_1_r "/>
</bind>
</comp>

<comp id="1616" class="1005" name="mulOut_M_imag_0_2_r_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_2_r "/>
</bind>
</comp>

<comp id="1621" class="1005" name="mulOut_M_imag_0_3_r_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_3_r "/>
</bind>
</comp>

<comp id="1626" class="1005" name="mulOut_M_imag_1_0_r_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_0_r "/>
</bind>
</comp>

<comp id="1631" class="1005" name="mulOut_M_imag_1_1_r_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_1_r "/>
</bind>
</comp>

<comp id="1636" class="1005" name="mulOut_M_imag_1_2_r_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="1"/>
<pin id="1638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_2_r "/>
</bind>
</comp>

<comp id="1641" class="1005" name="mulOut_M_imag_1_3_r_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_3_r "/>
</bind>
</comp>

<comp id="1646" class="1005" name="mulOut_M_imag_2_0_r_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_0_r "/>
</bind>
</comp>

<comp id="1651" class="1005" name="mulOut_M_imag_2_1_r_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_1_r "/>
</bind>
</comp>

<comp id="1656" class="1005" name="mulOut_M_imag_2_2_r_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_2_r "/>
</bind>
</comp>

<comp id="1661" class="1005" name="mulOut_M_imag_2_3_r_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="1"/>
<pin id="1663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_3_r "/>
</bind>
</comp>

<comp id="1666" class="1005" name="mulOut_M_imag_3_0_r_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="1"/>
<pin id="1668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_0_r "/>
</bind>
</comp>

<comp id="1671" class="1005" name="mulOut_M_imag_3_1_r_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="1"/>
<pin id="1673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_1_r "/>
</bind>
</comp>

<comp id="1676" class="1005" name="mulOut_M_imag_3_2_r_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="1"/>
<pin id="1678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_2_r "/>
</bind>
</comp>

<comp id="1681" class="1005" name="mulOut_M_imag_3_3_r_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="1"/>
<pin id="1683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_3_r "/>
</bind>
</comp>

<comp id="1686" class="1005" name="icmp_ln62_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="1" slack="1"/>
<pin id="1688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="i_3_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="5" slack="0"/>
<pin id="1692" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="tmp_5_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="1"/>
<pin id="1697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="tmp_6_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="1"/>
<pin id="1702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="valOut_last_V_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valOut_last_V "/>
</bind>
</comp>

<comp id="1710" class="1005" name="p_Result_2_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="64" slack="1"/>
<pin id="1712" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="152" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="235"><net_src comp="200" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="240"><net_src comp="202" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="241"><net_src comp="204" pin="0"/><net_sink comp="224" pin=7"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="168" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="168" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="92" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="168" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="94" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="168" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="168" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="82" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="168" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="168" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="86" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="168" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="256" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="277" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="249" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="270" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="242" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="291" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="263" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="104" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="168" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="106" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="168" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="108" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="168" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="110" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="168" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="96" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="168" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="98" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="168" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="100" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="168" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="102" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="168" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="388" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="360" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="381" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="353" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="374" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="346" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="395" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="367" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="134" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="134" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="134" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="134" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="134" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="557"><net_src comp="184" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="559"><net_src comp="82" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="506" pin=4"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="506" pin=5"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="506" pin=6"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="506" pin=7"/></net>

<net id="565"><net_src comp="94" pin="0"/><net_sink comp="506" pin=8"/></net>

<net id="566"><net_src comp="96" pin="0"/><net_sink comp="506" pin=9"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="506" pin=10"/></net>

<net id="568"><net_src comp="100" pin="0"/><net_sink comp="506" pin=11"/></net>

<net id="569"><net_src comp="102" pin="0"/><net_sink comp="506" pin=12"/></net>

<net id="570"><net_src comp="104" pin="0"/><net_sink comp="506" pin=13"/></net>

<net id="571"><net_src comp="106" pin="0"/><net_sink comp="506" pin=14"/></net>

<net id="572"><net_src comp="108" pin="0"/><net_sink comp="506" pin=15"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="506" pin=16"/></net>

<net id="577"><net_src comp="212" pin="5"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="154" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="156" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="158" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="592"><net_src comp="454" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="136" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="454" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="142" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="466" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="136" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="466" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="142" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="160" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="466" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="162" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="164" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="466" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="166" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="450" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="622" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="649"><net_src comp="578" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="657"><net_src comp="574" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="670"><net_src comp="477" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="136" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="477" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="142" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="477" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="688"><net_src comp="160" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="477" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="162" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="164" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="697"><net_src comp="180" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="682" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="182" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="16" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="506" pin=17"/></net>

<net id="712"><net_src comp="18" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="506" pin=18"/></net>

<net id="717"><net_src comp="20" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="506" pin=19"/></net>

<net id="722"><net_src comp="22" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="506" pin=20"/></net>

<net id="727"><net_src comp="24" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="506" pin=21"/></net>

<net id="732"><net_src comp="26" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="506" pin=22"/></net>

<net id="737"><net_src comp="28" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="506" pin=23"/></net>

<net id="742"><net_src comp="30" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="506" pin=24"/></net>

<net id="747"><net_src comp="32" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="506" pin=25"/></net>

<net id="752"><net_src comp="34" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="506" pin=26"/></net>

<net id="757"><net_src comp="36" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="506" pin=27"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="506" pin=28"/></net>

<net id="767"><net_src comp="40" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="506" pin=29"/></net>

<net id="772"><net_src comp="42" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="506" pin=30"/></net>

<net id="777"><net_src comp="44" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="506" pin=31"/></net>

<net id="782"><net_src comp="46" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="506" pin=32"/></net>

<net id="787"><net_src comp="48" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="506" pin=33"/></net>

<net id="792"><net_src comp="50" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="506" pin=34"/></net>

<net id="797"><net_src comp="52" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="506" pin=35"/></net>

<net id="802"><net_src comp="54" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="506" pin=36"/></net>

<net id="807"><net_src comp="56" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="506" pin=37"/></net>

<net id="812"><net_src comp="58" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="506" pin=38"/></net>

<net id="817"><net_src comp="60" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="506" pin=39"/></net>

<net id="822"><net_src comp="62" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="506" pin=40"/></net>

<net id="827"><net_src comp="64" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="506" pin=41"/></net>

<net id="832"><net_src comp="66" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="506" pin=42"/></net>

<net id="837"><net_src comp="68" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="506" pin=43"/></net>

<net id="842"><net_src comp="70" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="506" pin=44"/></net>

<net id="847"><net_src comp="72" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="506" pin=45"/></net>

<net id="852"><net_src comp="74" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="506" pin=46"/></net>

<net id="857"><net_src comp="76" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="506" pin=47"/></net>

<net id="862"><net_src comp="78" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="506" pin=48"/></net>

<net id="868"><net_src comp="488" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="136" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="488" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="142" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="488" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="895"><net_src comp="885" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="896"><net_src comp="885" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="900"><net_src comp="578" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="908"><net_src comp="574" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="915"><net_src comp="909" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="920"><net_src comp="506" pin="49"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="16" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="506" pin="49"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="18" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="506" pin="49"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="20" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="506" pin="49"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="22" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="506" pin="49"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="24" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="506" pin="49"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="26" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="506" pin="49"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="28" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="506" pin="49"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="987" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="30" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="506" pin="49"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="32" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="506" pin="49"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="34" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="506" pin="49"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="36" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="506" pin="49"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="38" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="506" pin="49"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="40" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="506" pin="49"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="42" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="506" pin="49"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="44" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="506" pin="49"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="46" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="506" pin="49"/><net_sink comp="1077" pin=0"/></net>

<net id="1085"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="48" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="506" pin="49"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="50" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="506" pin="49"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="52" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="506" pin="49"/><net_sink comp="1107" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="54" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="506" pin="49"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="56" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="506" pin="49"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="58" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="506" pin="49"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="1137" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="60" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1150"><net_src comp="506" pin="49"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="62" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1160"><net_src comp="506" pin="49"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="64" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1170"><net_src comp="506" pin="49"/><net_sink comp="1167" pin=0"/></net>

<net id="1175"><net_src comp="1167" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="66" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1180"><net_src comp="506" pin="49"/><net_sink comp="1177" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="68" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="506" pin="49"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="70" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="506" pin="49"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="1197" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="72" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="506" pin="49"/><net_sink comp="1207" pin=0"/></net>

<net id="1215"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="74" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="506" pin="49"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="76" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="506" pin="49"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="1227" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="78" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="499" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="136" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="499" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="142" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="499" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="1249" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1277"><net_src comp="194" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1278"><net_src comp="1253" pin="1"/><net_sink comp="1257" pin=17"/></net>

<net id="1299"><net_src comp="194" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1300"><net_src comp="1253" pin="1"/><net_sink comp="1279" pin=17"/></net>

<net id="1305"><net_src comp="499" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="196" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1318"><net_src comp="198" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="1307" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="1310" pin="1"/><net_sink comp="1313" pin=2"/></net>

<net id="1321"><net_src comp="1313" pin="3"/><net_sink comp="224" pin=5"/></net>

<net id="1328"><net_src comp="594" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1336"><net_src comp="606" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1347"><net_src comp="672" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1352"><net_src comp="678" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1356"><net_src comp="700" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1361"><net_src comp="704" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="506" pin=17"/></net>

<net id="1366"><net_src comp="709" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="506" pin=18"/></net>

<net id="1371"><net_src comp="714" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="506" pin=19"/></net>

<net id="1376"><net_src comp="719" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="506" pin=20"/></net>

<net id="1381"><net_src comp="724" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="506" pin=21"/></net>

<net id="1386"><net_src comp="729" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="506" pin=22"/></net>

<net id="1391"><net_src comp="734" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="506" pin=23"/></net>

<net id="1396"><net_src comp="739" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="506" pin=24"/></net>

<net id="1401"><net_src comp="744" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="506" pin=25"/></net>

<net id="1406"><net_src comp="749" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="506" pin=26"/></net>

<net id="1411"><net_src comp="754" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="506" pin=27"/></net>

<net id="1416"><net_src comp="759" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="506" pin=28"/></net>

<net id="1421"><net_src comp="764" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="506" pin=29"/></net>

<net id="1426"><net_src comp="769" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="506" pin=30"/></net>

<net id="1431"><net_src comp="774" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="506" pin=31"/></net>

<net id="1436"><net_src comp="779" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="506" pin=32"/></net>

<net id="1441"><net_src comp="784" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="506" pin=33"/></net>

<net id="1446"><net_src comp="789" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="506" pin=34"/></net>

<net id="1451"><net_src comp="794" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="506" pin=35"/></net>

<net id="1456"><net_src comp="799" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="506" pin=36"/></net>

<net id="1461"><net_src comp="804" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="506" pin=37"/></net>

<net id="1466"><net_src comp="809" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="506" pin=38"/></net>

<net id="1471"><net_src comp="814" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="506" pin=39"/></net>

<net id="1476"><net_src comp="819" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="506" pin=40"/></net>

<net id="1481"><net_src comp="824" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="506" pin=41"/></net>

<net id="1486"><net_src comp="829" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="506" pin=42"/></net>

<net id="1491"><net_src comp="834" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="506" pin=43"/></net>

<net id="1496"><net_src comp="839" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="506" pin=44"/></net>

<net id="1501"><net_src comp="844" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="506" pin=45"/></net>

<net id="1506"><net_src comp="849" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="506" pin=46"/></net>

<net id="1511"><net_src comp="854" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="506" pin=47"/></net>

<net id="1516"><net_src comp="859" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="506" pin=48"/></net>

<net id="1524"><net_src comp="870" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1529"><net_src comp="917" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1534"><net_src comp="927" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1257" pin=2"/></net>

<net id="1539"><net_src comp="937" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1257" pin=3"/></net>

<net id="1544"><net_src comp="947" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1257" pin=4"/></net>

<net id="1549"><net_src comp="957" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1257" pin=5"/></net>

<net id="1554"><net_src comp="967" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1257" pin=6"/></net>

<net id="1559"><net_src comp="977" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1257" pin=7"/></net>

<net id="1564"><net_src comp="987" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1257" pin=8"/></net>

<net id="1569"><net_src comp="997" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1257" pin=9"/></net>

<net id="1574"><net_src comp="1007" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1257" pin=10"/></net>

<net id="1579"><net_src comp="1017" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="1257" pin=11"/></net>

<net id="1584"><net_src comp="1027" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1257" pin=12"/></net>

<net id="1589"><net_src comp="1037" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1257" pin=13"/></net>

<net id="1594"><net_src comp="1047" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1257" pin=14"/></net>

<net id="1599"><net_src comp="1057" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1257" pin=15"/></net>

<net id="1604"><net_src comp="1067" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1257" pin=16"/></net>

<net id="1609"><net_src comp="1077" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1614"><net_src comp="1087" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1279" pin=2"/></net>

<net id="1619"><net_src comp="1097" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1279" pin=3"/></net>

<net id="1624"><net_src comp="1107" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1279" pin=4"/></net>

<net id="1629"><net_src comp="1117" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1279" pin=5"/></net>

<net id="1634"><net_src comp="1127" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="1279" pin=6"/></net>

<net id="1639"><net_src comp="1137" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1279" pin=7"/></net>

<net id="1644"><net_src comp="1147" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1279" pin=8"/></net>

<net id="1649"><net_src comp="1157" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1279" pin=9"/></net>

<net id="1654"><net_src comp="1167" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1279" pin=10"/></net>

<net id="1659"><net_src comp="1177" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1279" pin=11"/></net>

<net id="1664"><net_src comp="1187" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1279" pin=12"/></net>

<net id="1669"><net_src comp="1197" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1279" pin=13"/></net>

<net id="1674"><net_src comp="1207" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1279" pin=14"/></net>

<net id="1679"><net_src comp="1217" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1279" pin=15"/></net>

<net id="1684"><net_src comp="1227" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1279" pin=16"/></net>

<net id="1689"><net_src comp="1237" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1693"><net_src comp="1243" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1698"><net_src comp="1257" pin="18"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1703"><net_src comp="1279" pin="18"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1708"><net_src comp="1301" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="224" pin=8"/></net>

<net id="1713"><net_src comp="1313" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="224" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {9 }
	Port: out_stream_V_keep_V | {9 }
	Port: out_stream_V_strb_V | {9 }
	Port: out_stream_V_last_V | {9 }
	Port: mulOut_M_real_0_0 | {6 }
	Port: mulOut_M_real_0_1 | {6 }
	Port: mulOut_M_real_0_2 | {6 }
	Port: mulOut_M_real_0_3 | {6 }
	Port: mulOut_M_real_1_0 | {6 }
	Port: mulOut_M_real_1_1 | {6 }
	Port: mulOut_M_real_1_2 | {6 }
	Port: mulOut_M_real_1_3 | {6 }
	Port: mulOut_M_real_2_0 | {6 }
	Port: mulOut_M_real_2_1 | {6 }
	Port: mulOut_M_real_2_2 | {6 }
	Port: mulOut_M_real_2_3 | {6 }
	Port: mulOut_M_real_3_0 | {6 }
	Port: mulOut_M_real_3_1 | {6 }
	Port: mulOut_M_real_3_2 | {6 }
	Port: mulOut_M_real_3_3 | {6 }
	Port: mulOut_M_imag_0_0 | {6 }
	Port: mulOut_M_imag_0_1 | {6 }
	Port: mulOut_M_imag_0_2 | {6 }
	Port: mulOut_M_imag_0_3 | {6 }
	Port: mulOut_M_imag_1_0 | {6 }
	Port: mulOut_M_imag_1_1 | {6 }
	Port: mulOut_M_imag_1_2 | {6 }
	Port: mulOut_M_imag_1_3 | {6 }
	Port: mulOut_M_imag_2_0 | {6 }
	Port: mulOut_M_imag_2_1 | {6 }
	Port: mulOut_M_imag_2_2 | {6 }
	Port: mulOut_M_imag_2_3 | {6 }
	Port: mulOut_M_imag_3_0 | {6 }
	Port: mulOut_M_imag_3_1 | {6 }
	Port: mulOut_M_imag_3_2 | {6 }
	Port: mulOut_M_imag_3_3 | {6 }
	Port: A_M_real_0 | {3 }
	Port: A_M_real_1 | {3 }
	Port: A_M_real_2 | {3 }
	Port: A_M_real_3 | {3 }
	Port: A_M_imag_0 | {3 }
	Port: A_M_imag_1 | {3 }
	Port: A_M_imag_2 | {3 }
	Port: A_M_imag_3 | {3 }
	Port: B_M_real_0 | {5 }
	Port: B_M_real_1 | {5 }
	Port: B_M_real_2 | {5 }
	Port: B_M_real_3 | {5 }
	Port: B_M_imag_0 | {5 }
	Port: B_M_imag_1 | {5 }
	Port: B_M_imag_2 | {5 }
	Port: B_M_imag_3 | {5 }
 - Input state : 
	Port: matmul : in_stream_V_data_V | {3 5 }
	Port: matmul : in_stream_V_keep_V | {3 5 }
	Port: matmul : in_stream_V_strb_V | {3 5 }
	Port: matmul : in_stream_V_last_V | {3 5 }
	Port: matmul : mulOut_M_real_0_0 | {4 }
	Port: matmul : mulOut_M_real_0_1 | {4 }
	Port: matmul : mulOut_M_real_0_2 | {4 }
	Port: matmul : mulOut_M_real_0_3 | {4 }
	Port: matmul : mulOut_M_real_1_0 | {4 }
	Port: matmul : mulOut_M_real_1_1 | {4 }
	Port: matmul : mulOut_M_real_1_2 | {4 }
	Port: matmul : mulOut_M_real_1_3 | {4 }
	Port: matmul : mulOut_M_real_2_0 | {4 }
	Port: matmul : mulOut_M_real_2_1 | {4 }
	Port: matmul : mulOut_M_real_2_2 | {4 }
	Port: matmul : mulOut_M_real_2_3 | {4 }
	Port: matmul : mulOut_M_real_3_0 | {4 }
	Port: matmul : mulOut_M_real_3_1 | {4 }
	Port: matmul : mulOut_M_real_3_2 | {4 }
	Port: matmul : mulOut_M_real_3_3 | {4 }
	Port: matmul : mulOut_M_imag_0_0 | {4 }
	Port: matmul : mulOut_M_imag_0_1 | {4 }
	Port: matmul : mulOut_M_imag_0_2 | {4 }
	Port: matmul : mulOut_M_imag_0_3 | {4 }
	Port: matmul : mulOut_M_imag_1_0 | {4 }
	Port: matmul : mulOut_M_imag_1_1 | {4 }
	Port: matmul : mulOut_M_imag_1_2 | {4 }
	Port: matmul : mulOut_M_imag_1_3 | {4 }
	Port: matmul : mulOut_M_imag_2_0 | {4 }
	Port: matmul : mulOut_M_imag_2_1 | {4 }
	Port: matmul : mulOut_M_imag_2_2 | {4 }
	Port: matmul : mulOut_M_imag_2_3 | {4 }
	Port: matmul : mulOut_M_imag_3_0 | {4 }
	Port: matmul : mulOut_M_imag_3_1 | {4 }
	Port: matmul : mulOut_M_imag_3_2 | {4 }
	Port: matmul : mulOut_M_imag_3_3 | {4 }
	Port: matmul : A_M_real_0 | {4 6 }
	Port: matmul : A_M_real_1 | {4 6 }
	Port: matmul : A_M_real_2 | {4 6 }
	Port: matmul : A_M_real_3 | {4 6 }
	Port: matmul : A_M_imag_0 | {4 6 }
	Port: matmul : A_M_imag_1 | {4 6 }
	Port: matmul : A_M_imag_2 | {4 6 }
	Port: matmul : A_M_imag_3 | {4 6 }
	Port: matmul : B_M_real_0 | {4 6 }
	Port: matmul : B_M_real_1 | {4 6 }
	Port: matmul : B_M_real_2 | {4 6 }
	Port: matmul : B_M_real_3 | {4 6 }
	Port: matmul : B_M_imag_0 | {4 6 }
	Port: matmul : B_M_imag_1 | {4 6 }
	Port: matmul : B_M_imag_2 | {4 6 }
	Port: matmul : B_M_imag_3 | {4 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		i : 1
		br_ln34 : 2
	State 3
		icmp_ln35 : 1
		j : 1
		br_ln35 : 2
		p_Result_s : 1
		trunc_ln38_1 : 1
		trunc_ln38 : 1
		tmp_7 : 2
		zext_ln38 : 3
		A_M_imag_0_addr : 4
		A_M_imag_1_addr : 4
		A_M_imag_2_addr : 4
		A_M_imag_3_addr : 4
		A_M_real_0_addr : 4
		A_M_real_1_addr : 4
		A_M_real_2_addr : 4
		A_M_real_3_addr : 4
		bitcast_ln38 : 2
		trunc_ln681 : 1
		bitcast_ln41 : 2
		switch_ln38 : 2
		store_ln38 : 5
		store_ln41 : 5
		store_ln38 : 5
		store_ln41 : 5
		store_ln38 : 5
		store_ln41 : 5
		store_ln38 : 5
		store_ln41 : 5
	State 4
		icmp_ln46 : 1
		i_4 : 1
		br_ln46 : 2
		trunc_ln50 : 1
		lshr_ln : 1
		tmp_3 : 2
		zext_ln47 : 3
		call_ret : 1
	State 5
		icmp_ln47 : 1
		j_2 : 1
		br_ln47 : 2
		p_Result_4 : 1
		zext_ln50 : 1
		add_ln50 : 2
		zext_ln50_1 : 3
		B_M_imag_0_addr : 4
		B_M_imag_1_addr : 4
		B_M_imag_2_addr : 4
		B_M_imag_3_addr : 4
		B_M_real_0_addr : 4
		B_M_real_1_addr : 4
		B_M_real_2_addr : 4
		B_M_real_3_addr : 4
		bitcast_ln50 : 2
		trunc_ln681_1 : 1
		bitcast_ln53 : 2
		store_ln50 : 5
		store_ln53 : 5
		store_ln50 : 5
		store_ln53 : 5
		store_ln50 : 5
		store_ln53 : 5
		store_ln50 : 5
		store_ln53 : 5
	State 6
		mulOut_M_real_0_0_r : 1
		store_ln58 : 2
		mulOut_M_real_0_1_r : 1
		store_ln58 : 2
		mulOut_M_real_0_2_r : 1
		store_ln58 : 2
		mulOut_M_real_0_3_r : 1
		store_ln58 : 2
		mulOut_M_real_1_0_r : 1
		store_ln58 : 2
		mulOut_M_real_1_1_r : 1
		store_ln58 : 2
		mulOut_M_real_1_2_r : 1
		store_ln58 : 2
		mulOut_M_real_1_3_r : 1
		store_ln58 : 2
		mulOut_M_real_2_0_r : 1
		store_ln58 : 2
		mulOut_M_real_2_1_r : 1
		store_ln58 : 2
		mulOut_M_real_2_2_r : 1
		store_ln58 : 2
		mulOut_M_real_2_3_r : 1
		store_ln58 : 2
		mulOut_M_real_3_0_r : 1
		store_ln58 : 2
		mulOut_M_real_3_1_r : 1
		store_ln58 : 2
		mulOut_M_real_3_2_r : 1
		store_ln58 : 2
		mulOut_M_real_3_3_r : 1
		store_ln58 : 2
		mulOut_M_imag_0_0_r : 1
		store_ln58 : 2
		mulOut_M_imag_0_1_r : 1
		store_ln58 : 2
		mulOut_M_imag_0_2_r : 1
		store_ln58 : 2
		mulOut_M_imag_0_3_r : 1
		store_ln58 : 2
		mulOut_M_imag_1_0_r : 1
		store_ln58 : 2
		mulOut_M_imag_1_1_r : 1
		store_ln58 : 2
		mulOut_M_imag_1_2_r : 1
		store_ln58 : 2
		mulOut_M_imag_1_3_r : 1
		store_ln58 : 2
		mulOut_M_imag_2_0_r : 1
		store_ln58 : 2
		mulOut_M_imag_2_1_r : 1
		store_ln58 : 2
		mulOut_M_imag_2_2_r : 1
		store_ln58 : 2
		mulOut_M_imag_2_3_r : 1
		store_ln58 : 2
		mulOut_M_imag_3_0_r : 1
		store_ln58 : 2
		mulOut_M_imag_3_1_r : 1
		store_ln58 : 2
		mulOut_M_imag_3_2_r : 1
		store_ln58 : 2
		mulOut_M_imag_3_3_r : 1
		store_ln58 : 2
	State 7
		icmp_ln62 : 1
		i_3 : 1
		br_ln62 : 2
		trunc_ln64 : 1
		zext_ln64 : 2
		tmp_5 : 3
		tmp_6 : 3
		valOut_last_V : 1
	State 8
		p_Result_2 : 1
		write_ln74 : 2
	State 9
		empty_15 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_DiagMatMul_fu_506    |   160   | 106.816 |  20060  |  14056  |
|----------|-----------------------------|---------|---------|---------|---------|
|    mux   |        tmp_5_fu_1257        |    0    |    0    |    0    |    65   |
|          |        tmp_6_fu_1279        |    0    |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |           i_fu_594          |    0    |    0    |    0    |    15   |
|          |           j_fu_606          |    0    |    0    |    0    |    15   |
|    add   |          i_4_fu_672         |    0    |    0    |    0    |    15   |
|          |          j_2_fu_870         |    0    |    0    |    0    |    15   |
|          |       add_ln50_fu_880       |    0    |    0    |    0    |    15   |
|          |         i_3_fu_1243         |    0    |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       icmp_ln34_fu_588      |    0    |    0    |    0    |    11   |
|          |       icmp_ln35_fu_600      |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln46_fu_666      |    0    |    0    |    0    |    11   |
|          |       icmp_ln47_fu_864      |    0    |    0    |    0    |    11   |
|          |      icmp_ln62_fu_1237      |    0    |    0    |    0    |    11   |
|          |    valOut_last_V_fu_1301    |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |       grp_read_fu_212       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |       grp_write_fu_224      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          grp_fu_574         |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_0_0_r_fu_917 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_0_1_r_fu_927 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_0_2_r_fu_937 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_0_3_r_fu_947 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_1_0_r_fu_957 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_1_1_r_fu_967 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_1_2_r_fu_977 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_1_3_r_fu_987 |    0    |    0    |    0    |    0    |
|          |  mulOut_M_real_2_0_r_fu_997 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_2_1_r_fu_1007 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_2_2_r_fu_1017 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_2_3_r_fu_1027 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_3_0_r_fu_1037 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_3_1_r_fu_1047 |    0    |    0    |    0    |    0    |
|          | mulOut_M_real_3_2_r_fu_1057 |    0    |    0    |    0    |    0    |
|extractvalue| mulOut_M_real_3_3_r_fu_1067 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_0_0_r_fu_1077 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_0_1_r_fu_1087 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_0_2_r_fu_1097 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_0_3_r_fu_1107 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_1_0_r_fu_1117 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_1_1_r_fu_1127 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_1_2_r_fu_1137 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_1_3_r_fu_1147 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_2_0_r_fu_1157 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_2_1_r_fu_1167 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_2_2_r_fu_1177 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_2_3_r_fu_1187 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_3_0_r_fu_1197 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_3_1_r_fu_1207 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_3_2_r_fu_1217 |    0    |    0    |    0    |    0    |
|          | mulOut_M_imag_3_3_r_fu_1227 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          grp_fu_578         |    0    |    0    |    0    |    0    |
|partselect|     trunc_ln38_1_fu_612     |    0    |    0    |    0    |    0    |
|          |        lshr_ln_fu_682       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      trunc_ln38_fu_622      |    0    |    0    |    0    |    0    |
|          |      trunc_ln681_fu_654     |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln50_fu_678      |    0    |    0    |    0    |    0    |
|          |     trunc_ln681_1_fu_905    |    0    |    0    |    0    |    0    |
|          |      trunc_ln64_fu_1249     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_7_fu_626        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_3_fu_692        |    0    |    0    |    0    |    0    |
|          |      p_Result_2_fu_1313     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       zext_ln38_fu_634      |    0    |    0    |    0    |    0    |
|          |       zext_ln47_fu_700      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln50_fu_876      |    0    |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_885     |    0    |    0    |    0    |    0    |
|          |      zext_ln64_fu_1253      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |   160   | 106.816 |  20060  |  14342  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|A_M_imag_0|    2   |    0   |    0   |    0   |
|A_M_imag_1|    2   |    0   |    0   |    0   |
|A_M_imag_2|    2   |    0   |    0   |    0   |
|A_M_imag_3|    2   |    0   |    0   |    0   |
|A_M_real_0|    2   |    0   |    0   |    0   |
|A_M_real_1|    2   |    0   |    0   |    0   |
|A_M_real_2|    2   |    0   |    0   |    0   |
|A_M_real_3|    2   |    0   |    0   |    0   |
|B_M_imag_0|    2   |    0   |    0   |    0   |
|B_M_imag_1|    2   |    0   |    0   |    0   |
|B_M_imag_2|    2   |    0   |    0   |    0   |
|B_M_imag_3|    2   |    0   |    0   |    0   |
|B_M_real_0|    2   |    0   |    0   |    0   |
|B_M_real_1|    2   |    0   |    0   |    0   |
|B_M_real_2|    2   |    0   |    0   |    0   |
|B_M_real_3|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   32   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_0_reg_450        |    5   |
|         i_1_reg_473        |    5   |
|         i_2_reg_495        |    5   |
|        i_3_reg_1690        |    5   |
|        i_4_reg_1344        |    5   |
|         i_reg_1325         |    5   |
|     icmp_ln62_reg_1686     |    1   |
|         j_0_reg_462        |    5   |
|         j_1_reg_484        |    5   |
|        j_2_reg_1521        |    5   |
|         j_reg_1333         |    5   |
|mulOut_M_imag_0_0_l_reg_1438|   32   |
|mulOut_M_imag_0_0_r_reg_1606|   32   |
|mulOut_M_imag_0_1_l_reg_1443|   32   |
|mulOut_M_imag_0_1_r_reg_1611|   32   |
|mulOut_M_imag_0_2_l_reg_1448|   32   |
|mulOut_M_imag_0_2_r_reg_1616|   32   |
|mulOut_M_imag_0_3_l_reg_1453|   32   |
|mulOut_M_imag_0_3_r_reg_1621|   32   |
|mulOut_M_imag_1_0_l_reg_1458|   32   |
|mulOut_M_imag_1_0_r_reg_1626|   32   |
|mulOut_M_imag_1_1_l_reg_1463|   32   |
|mulOut_M_imag_1_1_r_reg_1631|   32   |
|mulOut_M_imag_1_2_l_reg_1468|   32   |
|mulOut_M_imag_1_2_r_reg_1636|   32   |
|mulOut_M_imag_1_3_l_reg_1473|   32   |
|mulOut_M_imag_1_3_r_reg_1641|   32   |
|mulOut_M_imag_2_0_l_reg_1478|   32   |
|mulOut_M_imag_2_0_r_reg_1646|   32   |
|mulOut_M_imag_2_1_l_reg_1483|   32   |
|mulOut_M_imag_2_1_r_reg_1651|   32   |
|mulOut_M_imag_2_2_l_reg_1488|   32   |
|mulOut_M_imag_2_2_r_reg_1656|   32   |
|mulOut_M_imag_2_3_l_reg_1493|   32   |
|mulOut_M_imag_2_3_r_reg_1661|   32   |
|mulOut_M_imag_3_0_l_reg_1498|   32   |
|mulOut_M_imag_3_0_r_reg_1666|   32   |
|mulOut_M_imag_3_1_l_reg_1503|   32   |
|mulOut_M_imag_3_1_r_reg_1671|   32   |
|mulOut_M_imag_3_2_l_reg_1508|   32   |
|mulOut_M_imag_3_2_r_reg_1676|   32   |
|mulOut_M_imag_3_3_l_reg_1513|   32   |
|mulOut_M_imag_3_3_r_reg_1681|   32   |
|mulOut_M_real_0_0_l_reg_1358|   32   |
|mulOut_M_real_0_0_r_reg_1526|   32   |
|mulOut_M_real_0_1_l_reg_1363|   32   |
|mulOut_M_real_0_1_r_reg_1531|   32   |
|mulOut_M_real_0_2_l_reg_1368|   32   |
|mulOut_M_real_0_2_r_reg_1536|   32   |
|mulOut_M_real_0_3_l_reg_1373|   32   |
|mulOut_M_real_0_3_r_reg_1541|   32   |
|mulOut_M_real_1_0_l_reg_1378|   32   |
|mulOut_M_real_1_0_r_reg_1546|   32   |
|mulOut_M_real_1_1_l_reg_1383|   32   |
|mulOut_M_real_1_1_r_reg_1551|   32   |
|mulOut_M_real_1_2_l_reg_1388|   32   |
|mulOut_M_real_1_2_r_reg_1556|   32   |
|mulOut_M_real_1_3_l_reg_1393|   32   |
|mulOut_M_real_1_3_r_reg_1561|   32   |
|mulOut_M_real_2_0_l_reg_1398|   32   |
|mulOut_M_real_2_0_r_reg_1566|   32   |
|mulOut_M_real_2_1_l_reg_1403|   32   |
|mulOut_M_real_2_1_r_reg_1571|   32   |
|mulOut_M_real_2_2_l_reg_1408|   32   |
|mulOut_M_real_2_2_r_reg_1576|   32   |
|mulOut_M_real_2_3_l_reg_1413|   32   |
|mulOut_M_real_2_3_r_reg_1581|   32   |
|mulOut_M_real_3_0_l_reg_1418|   32   |
|mulOut_M_real_3_0_r_reg_1586|   32   |
|mulOut_M_real_3_1_l_reg_1423|   32   |
|mulOut_M_real_3_1_r_reg_1591|   32   |
|mulOut_M_real_3_2_l_reg_1428|   32   |
|mulOut_M_real_3_2_r_reg_1596|   32   |
|mulOut_M_real_3_3_l_reg_1433|   32   |
|mulOut_M_real_3_3_r_reg_1601|   32   |
|     p_Result_2_reg_1710    |   64   |
|       tmp_5_reg_1695       |   32   |
|       tmp_6_reg_1700       |   32   |
|     trunc_ln50_reg_1349    |    2   |
|   valOut_last_V_reg_1705   |    1   |
|     zext_ln47_reg_1353     |    8   |
+----------------------------+--------+
|            Total           |  2238  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_224   |  p5  |   2  |  64  |   128  ||    9    |
|      i_0_reg_450      |  p0  |   2  |   5  |   10   ||    9    |
| grp_DiagMatMul_fu_506 |  p17 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p18 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p19 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p20 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p21 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p22 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p23 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p24 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p25 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p26 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p27 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p28 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p29 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p30 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p31 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p32 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p33 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p34 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p35 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p36 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p37 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p38 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p39 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p40 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p41 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p42 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p43 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p44 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p45 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p46 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p47 |   2  |  32  |   64   ||    9    |
| grp_DiagMatMul_fu_506 |  p48 |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  2186  ||  22.304 ||   306   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   160  |   106  |  20060 |  14342 |    -   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   306  |    -   |
|  Register |    -   |    -   |    -   |  2238  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   160  |   129  |  22298 |  14648 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
