
*** Running vivado
    with args -log quantumProcessor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source quantumProcessor.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source quantumProcessor.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 520.164 ; gain = 213.027
Command: link_design -top quantumProcessor -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1

*** Running vivado
    with args -log quantumProcessor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source quantumProcessor.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source quantumProcessor.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 521.527 ; gain = 216.387
Command: link_design -top quantumProcessor -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.dcp' for cell 'clk_generator'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 947.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator_board.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator_board.xdc] for cell 'clk_generator/inst'
Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.xdc] for cell 'clk_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.090 ; gain = 572.395
Finished Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.xdc] for cell 'clk_generator/inst'
Parsing XDC File [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1640.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1640.090 ; gain = 1104.512
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1640.090 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 11bc56e3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1659.078 ; gain = 18.988

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11bc56e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.820 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11bc56e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.820 ; gain = 0.000
Phase 1 Initialization | Checksum: 11bc56e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.820 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11bc56e3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2024.820 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11bc56e3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2024.820 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 11bc56e3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2024.820 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fb5f86da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 2024.820 ; gain = 0.000
Retarget | Checksum: fb5f86da
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12ac0f51e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2024.820 ; gain = 0.000
Constant propagation | Checksum: 12ac0f51e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 178bd172b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 2024.820 ; gain = 0.000
Sweep | Checksum: 178bd172b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 178bd172b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 2024.820 ; gain = 0.000
BUFG optimization | Checksum: 178bd172b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 178bd172b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 2024.820 ; gain = 0.000
Shift Register Optimization | Checksum: 178bd172b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 178bd172b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2024.820 ; gain = 0.000
Post Processing Netlist | Checksum: 178bd172b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14151cfaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2024.820 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2024.820 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14151cfaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2024.820 ; gain = 0.000
Phase 9 Finalization | Checksum: 14151cfaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2024.820 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14151cfaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 2024.820 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2024.820 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 14151cfaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2118.430 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14151cfaa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 93.609

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14151cfaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14151cfaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.430 ; gain = 478.340
INFO: [runtcl-4] Executing : report_drc -file quantumProcessor_drc_opted.rpt -pb quantumProcessor_drc_opted.pb -rpx quantumProcessor_drc_opted.rpx
Command: report_drc -file quantumProcessor_drc_opted.rpt -pb quantumProcessor_drc_opted.pb -rpx quantumProcessor_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2118.430 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2118.430 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d27366e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2118.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d10e849a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2ab7819

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2ab7819

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d2ab7819

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16d3d8e40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b410a6b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a2a21b12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e5ff7c98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 344 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 122 nets or LUTs. Breaked 2 LUTs, combined 120 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            120  |                   122  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            120  |                   122  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13a791834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 9efe1a84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 2 Global Placement | Checksum: 9efe1a84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cdf38fd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1653a8015

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168c7379f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2230fd84e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1aa3660a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1db01e3a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b5620ea9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12e6397d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e5ec0192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e5ec0192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ca38be44

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.228 | TNS=-2836.003 |
Phase 1 Physical Synthesis Initialization | Checksum: 18298e3c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.277 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18298e3c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ca38be44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.084. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f4caac6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f4caac6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4caac6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f4caac6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f4caac6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 134351068

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
Ending Placer Task | Checksum: ab2d12a3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file quantumProcessor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file quantumProcessor_utilization_placed.rpt -pb quantumProcessor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file quantumProcessor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2118.430 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.96s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.265 | TNS=-2832.401 |
Phase 1 Physical Synthesis Initialization | Checksum: 10c7972f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.265 | TNS=-2832.401 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10c7972f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.265 | TNS=-2832.401 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_b/data_reg_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_generator/inst/clk_200_clockGenerator. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry_i_7__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.262 | TNS=-2832.105 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__0_i_7__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.261 | TNS=-2832.081 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry_i_6__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.259 | TNS=-2831.993 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__1_i_7__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.258 | TNS=-2831.973 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__0_i_6__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.256 | TNS=-2831.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__2_i_7__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.255 | TNS=-2831.889 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__1_i_6__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.253 | TNS=-2831.841 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_7__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.252 | TNS=-2831.830 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__2_i_6__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.252 | TNS=-2831.830 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/data4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.071 | TNS=-2826.037 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/update_b_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__6_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__5_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0].  Re-placed instance generate_cores[1].core/inputCache_b/data_out_reg[0]
INFO: [Physopt 32-735] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.997 | TNS=-2822.477 |
INFO: [Physopt 32-81] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2821.258 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result00_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_7__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_7__2_n_0. Critical path length was reduced through logic transformation on cell generate_cores[1].core/elementUpdating/i__carry__3_i_7__2_comp.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_3__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2819.930 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_6__2_n_0. Critical path length was reduced through logic transformation on cell generate_cores[1].core/elementUpdating/i__carry__3_i_6__2_comp.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_2__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2819.858 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__31[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2816.114 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__0_i_3__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2815.570 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry__0_i_4__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2815.378 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net generate_cores[1].core/elementUpdating/i__carry_i_1__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2814.610 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/D[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__21_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net RAM_inst/shift_reg[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2814.003 |
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net RAM_inst/shift_reg[5]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.578 |
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net RAM_inst/shift_reg[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net RAM_inst/shift_reg[8]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.319 |
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net RAM_inst/shift_reg[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.202 |
INFO: [Physopt 32-702] Processed net RAM_inst/shift_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/data_out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_b/data_reg_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_generator/inst/clk_200_clockGenerator. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/data4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/update_b_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__6_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result00_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__31[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/D[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/shift_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/data_out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.202 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 10c7972f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.202 |
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_b/data_reg_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_generator/inst/clk_200_clockGenerator. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/data4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/update_b_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__6_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__5_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result00_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__31[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG_inferred__5/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/D[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__21_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/shift_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/data_out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_b/data_reg_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_generator/inst/clk_200_clockGenerator. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/data4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/update_b_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__6_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/inputCache_b/w_v_b_not_updated[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/result00_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry__3_i_3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/ARG__31[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/i__carry_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/D[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generate_cores[1].core/elementUpdating/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/shift_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/packet_counter_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/shift_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uartTransmitter_inst/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM_inst/data_out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-2813.202 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2118.430 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 10c7972f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.993 | TNS=-2813.202 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.272  |         19.199  |            1  |              0  |                    23  |           0  |           2  |  00:00:02  |
|  Total          |          0.272  |         19.199  |            1  |              0  |                    23  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2118.430 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: f20d0a7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
313 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.430 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2118.430 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2118.430 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 2118.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d291db9 ConstDB: 0 ShapeSum: 18353d9d RouteDB: 0
Post Restoration Checksum: NetGraph: 2176c49d | NumContArr: dda4a56b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2846d5f42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.695 ; gain = 98.742

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2846d5f42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.695 ; gain = 98.742

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2846d5f42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.695 ; gain = 98.742
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ddd588b6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2229.078 ; gain = 110.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.040 | TNS=-2709.119| WHS=-0.326 | THS=-85.898|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6853
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6853
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2694954c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.082 ; gain = 137.129

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2694954c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.082 ; gain = 137.129

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 38af317dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2262.918 ; gain = 143.965
Phase 3 Initial Routing | Checksum: 38af317dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2262.918 ; gain = 143.965
INFO: [Route 35-580] Design has 152 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==========================+==========================+=========================================================+
| Launch Setup Clock       | Launch Hold Clock        | Pin                                                     |
+==========================+==========================+=========================================================+
| clk_200_clockGenerator_1 | clk_200_clockGenerator_1 | generate_cores[0].core/outputCache_b/data_reg_reg[63]/D |
| clk_200_clockGenerator_1 | clk_200_clockGenerator_1 | generate_cores[0].core/outputCache_b/data_reg_reg[62]/D |
| clk_200_clockGenerator_1 | clk_200_clockGenerator_1 | generate_cores[0].core/outputCache_b/data_reg_reg[60]/D |
| clk_200_clockGenerator_1 | clk_200_clockGenerator_1 | generate_cores[0].core/outputCache_b/data_reg_reg[38]/D |
| clk_200_clockGenerator_1 | clk_200_clockGenerator_1 | generate_cores[0].core/outputCache_b/data_reg_reg[31]/D |
+--------------------------+--------------------------+---------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 756
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.186 | TNS=-7092.846| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a0477c37

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2285.180 ; gain = 166.227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.559 | TNS=-6242.862| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fd46dbc5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2285.180 ; gain = 166.227
Phase 4 Rip-up And Reroute | Checksum: 1fd46dbc5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2285.180 ; gain = 166.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cdb93769

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2285.180 ; gain = 166.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.107 | TNS=-7072.889| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2f62d12e3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f62d12e3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418
Phase 5 Delay and Skew Optimization | Checksum: 2f62d12e3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e581bdd1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.107 | TNS=-7004.722| WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 298e29996

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418
Phase 6 Post Hold Fix | Checksum: 298e29996

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.61389 %
  Global Horizontal Routing Utilization  = 3.8601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 298e29996

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 298e29996

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 211b13eae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2409.371 ; gain = 290.418

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.107 | TNS=-7004.722| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 211b13eae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2409.371 ; gain = 290.418
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 15999ecec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2409.371 ; gain = 290.418
Ending Routing Task | Checksum: 15999ecec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2409.371 ; gain = 290.418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
332 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2409.371 ; gain = 290.941
INFO: [runtcl-4] Executing : report_drc -file quantumProcessor_drc_routed.rpt -pb quantumProcessor_drc_routed.pb -rpx quantumProcessor_drc_routed.rpx
Command: report_drc -file quantumProcessor_drc_routed.rpt -pb quantumProcessor_drc_routed.pb -rpx quantumProcessor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file quantumProcessor_methodology_drc_routed.rpt -pb quantumProcessor_methodology_drc_routed.pb -rpx quantumProcessor_methodology_drc_routed.rpx
Command: report_methodology -file quantumProcessor_methodology_drc_routed.rpt -pb quantumProcessor_methodology_drc_routed.pb -rpx quantumProcessor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file quantumProcessor_power_routed.rpt -pb quantumProcessor_power_summary_routed.pb -rpx quantumProcessor_power_routed.rpx
Command: report_power -file quantumProcessor_power_routed.rpt -pb quantumProcessor_power_summary_routed.pb -rpx quantumProcessor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
342 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file quantumProcessor_route_status.rpt -pb quantumProcessor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file quantumProcessor_timing_summary_routed.rpt -pb quantumProcessor_timing_summary_routed.pb -rpx quantumProcessor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file quantumProcessor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file quantumProcessor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file quantumProcessor_bus_skew_routed.rpt -pb quantumProcessor_bus_skew_routed.pb -rpx quantumProcessor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2409.371 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 2409.371 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.371 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2409.371 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2409.371 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2409.371 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2409.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/impl_1/quantumProcessor_routed.dcp' has been generated.
Command: write_bitstream -force quantumProcessor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__15 input generate_cores[0].core/elementUpdating/ARG__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__16 input generate_cores[0].core/elementUpdating/ARG__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__17 input generate_cores[0].core/elementUpdating/ARG__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__18 input generate_cores[0].core/elementUpdating/ARG__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__3 input generate_cores[0].core/elementUpdating/ARG__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__4 input generate_cores[0].core/elementUpdating/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__5 input generate_cores[0].core/elementUpdating/ARG__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[0].core/elementUpdating/ARG__6 input generate_cores[0].core/elementUpdating/ARG__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__15 input generate_cores[1].core/elementUpdating/ARG__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__16 input generate_cores[1].core/elementUpdating/ARG__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__17 input generate_cores[1].core/elementUpdating/ARG__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__18 input generate_cores[1].core/elementUpdating/ARG__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__3 input generate_cores[1].core/elementUpdating/ARG__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__4 input generate_cores[1].core/elementUpdating/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__5 input generate_cores[1].core/elementUpdating/ARG__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP generate_cores[1].core/elementUpdating/ARG__6 input generate_cores[1].core/elementUpdating/ARG__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG output generate_cores[0].core/elementUpdating/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__0 output generate_cores[0].core/elementUpdating/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__1 output generate_cores[0].core/elementUpdating/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__10 output generate_cores[0].core/elementUpdating/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__11 output generate_cores[0].core/elementUpdating/ARG__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__12 output generate_cores[0].core/elementUpdating/ARG__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__13 output generate_cores[0].core/elementUpdating/ARG__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__14 output generate_cores[0].core/elementUpdating/ARG__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__15 output generate_cores[0].core/elementUpdating/ARG__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__16 output generate_cores[0].core/elementUpdating/ARG__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__17 output generate_cores[0].core/elementUpdating/ARG__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__18 output generate_cores[0].core/elementUpdating/ARG__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__19 output generate_cores[0].core/elementUpdating/ARG__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__2 output generate_cores[0].core/elementUpdating/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__20 output generate_cores[0].core/elementUpdating/ARG__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__21 output generate_cores[0].core/elementUpdating/ARG__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__22 output generate_cores[0].core/elementUpdating/ARG__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__3 output generate_cores[0].core/elementUpdating/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__4 output generate_cores[0].core/elementUpdating/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__5 output generate_cores[0].core/elementUpdating/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__6 output generate_cores[0].core/elementUpdating/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__7 output generate_cores[0].core/elementUpdating/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__8 output generate_cores[0].core/elementUpdating/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__9 output generate_cores[0].core/elementUpdating/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG output generate_cores[1].core/elementUpdating/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__0 output generate_cores[1].core/elementUpdating/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__1 output generate_cores[1].core/elementUpdating/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__10 output generate_cores[1].core/elementUpdating/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__11 output generate_cores[1].core/elementUpdating/ARG__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__12 output generate_cores[1].core/elementUpdating/ARG__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__13 output generate_cores[1].core/elementUpdating/ARG__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__14 output generate_cores[1].core/elementUpdating/ARG__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__15 output generate_cores[1].core/elementUpdating/ARG__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__16 output generate_cores[1].core/elementUpdating/ARG__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__17 output generate_cores[1].core/elementUpdating/ARG__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__18 output generate_cores[1].core/elementUpdating/ARG__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__19 output generate_cores[1].core/elementUpdating/ARG__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__2 output generate_cores[1].core/elementUpdating/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__20 output generate_cores[1].core/elementUpdating/ARG__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__21 output generate_cores[1].core/elementUpdating/ARG__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__22 output generate_cores[1].core/elementUpdating/ARG__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__3 output generate_cores[1].core/elementUpdating/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__4 output generate_cores[1].core/elementUpdating/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__5 output generate_cores[1].core/elementUpdating/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__6 output generate_cores[1].core/elementUpdating/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__7 output generate_cores[1].core/elementUpdating/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__8 output generate_cores[1].core/elementUpdating/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__9 output generate_cores[1].core/elementUpdating/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG multiplier stage generate_cores[0].core/elementUpdating/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__0 multiplier stage generate_cores[0].core/elementUpdating/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__1 multiplier stage generate_cores[0].core/elementUpdating/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__10 multiplier stage generate_cores[0].core/elementUpdating/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__11 multiplier stage generate_cores[0].core/elementUpdating/ARG__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__12 multiplier stage generate_cores[0].core/elementUpdating/ARG__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__13 multiplier stage generate_cores[0].core/elementUpdating/ARG__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__14 multiplier stage generate_cores[0].core/elementUpdating/ARG__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__15 multiplier stage generate_cores[0].core/elementUpdating/ARG__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__16 multiplier stage generate_cores[0].core/elementUpdating/ARG__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__17 multiplier stage generate_cores[0].core/elementUpdating/ARG__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__18 multiplier stage generate_cores[0].core/elementUpdating/ARG__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__19 multiplier stage generate_cores[0].core/elementUpdating/ARG__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__2 multiplier stage generate_cores[0].core/elementUpdating/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__20 multiplier stage generate_cores[0].core/elementUpdating/ARG__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__21 multiplier stage generate_cores[0].core/elementUpdating/ARG__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__22 multiplier stage generate_cores[0].core/elementUpdating/ARG__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__3 multiplier stage generate_cores[0].core/elementUpdating/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__4 multiplier stage generate_cores[0].core/elementUpdating/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__5 multiplier stage generate_cores[0].core/elementUpdating/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__6 multiplier stage generate_cores[0].core/elementUpdating/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__7 multiplier stage generate_cores[0].core/elementUpdating/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__8 multiplier stage generate_cores[0].core/elementUpdating/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[0].core/elementUpdating/ARG__9 multiplier stage generate_cores[0].core/elementUpdating/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG multiplier stage generate_cores[1].core/elementUpdating/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__0 multiplier stage generate_cores[1].core/elementUpdating/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__1 multiplier stage generate_cores[1].core/elementUpdating/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__10 multiplier stage generate_cores[1].core/elementUpdating/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__11 multiplier stage generate_cores[1].core/elementUpdating/ARG__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__12 multiplier stage generate_cores[1].core/elementUpdating/ARG__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__13 multiplier stage generate_cores[1].core/elementUpdating/ARG__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__14 multiplier stage generate_cores[1].core/elementUpdating/ARG__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__15 multiplier stage generate_cores[1].core/elementUpdating/ARG__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__16 multiplier stage generate_cores[1].core/elementUpdating/ARG__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__17 multiplier stage generate_cores[1].core/elementUpdating/ARG__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__18 multiplier stage generate_cores[1].core/elementUpdating/ARG__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__19 multiplier stage generate_cores[1].core/elementUpdating/ARG__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__2 multiplier stage generate_cores[1].core/elementUpdating/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__20 multiplier stage generate_cores[1].core/elementUpdating/ARG__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__21 multiplier stage generate_cores[1].core/elementUpdating/ARG__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__22 multiplier stage generate_cores[1].core/elementUpdating/ARG__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__3 multiplier stage generate_cores[1].core/elementUpdating/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__4 multiplier stage generate_cores[1].core/elementUpdating/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__5 multiplier stage generate_cores[1].core/elementUpdating/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__6 multiplier stage generate_cores[1].core/elementUpdating/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__7 multiplier stage generate_cores[1].core/elementUpdating/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__8 multiplier stage generate_cores[1].core/elementUpdating/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP generate_cores[1].core/elementUpdating/ARG__9 multiplier stage generate_cores[1].core/elementUpdating/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RBOR-1] RAMB output registers: RAMB programMemory_inst/memory_reg output DOA (8) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[10] (net: RAM_inst/ADDRARDADDR[9]) which is driven by a register (controlUnit_inst/ram_address_read_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[11] (net: RAM_inst/ADDRARDADDR[10]) which is driven by a register (controlUnit_inst/ram_address_read_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[12] (net: RAM_inst/ADDRARDADDR[11]) which is driven by a register (controlUnit_inst/ram_address_read_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[13] (net: RAM_inst/ADDRARDADDR[12]) which is driven by a register (controlUnit_inst/ram_address_read_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[14] (net: RAM_inst/ADDRARDADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[1] (net: RAM_inst/ADDRARDADDR[0]) which is driven by a register (controlUnit_inst/ram_address_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[2] (net: RAM_inst/ADDRARDADDR[1]) which is driven by a register (controlUnit_inst/ram_address_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[3] (net: RAM_inst/ADDRARDADDR[2]) which is driven by a register (controlUnit_inst/ram_address_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[4] (net: RAM_inst/ADDRARDADDR[3]) which is driven by a register (controlUnit_inst/ram_address_read_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[5] (net: RAM_inst/ADDRARDADDR[4]) which is driven by a register (controlUnit_inst/ram_address_read_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[6] (net: RAM_inst/ADDRARDADDR[5]) which is driven by a register (controlUnit_inst/ram_address_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[7] (net: RAM_inst/ADDRARDADDR[6]) which is driven by a register (controlUnit_inst/ram_address_read_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[8] (net: RAM_inst/ADDRARDADDR[7]) which is driven by a register (controlUnit_inst/ram_address_read_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRARDADDR[9] (net: RAM_inst/ADDRARDADDR[8]) which is driven by a register (controlUnit_inst/ram_address_read_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 RAM_inst/memory_reg_0 has an input control pin RAM_inst/memory_reg_0/ADDRBWRADDR[14] (net: RAM_inst/ADDRBWRADDR[13]) which is driven by a register (controlUnit_inst/ram_address_read_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[10] (net: programMemory_inst/ADDRARDADDR[6]) which is driven by a register (controlUnit_inst/program_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[11] (net: programMemory_inst/ADDRARDADDR[7]) which is driven by a register (controlUnit_inst/program_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[12] (net: programMemory_inst/ADDRARDADDR[8]) which is driven by a register (controlUnit_inst/program_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[13] (net: programMemory_inst/ADDRARDADDR[9]) which is driven by a register (controlUnit_inst/program_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[4] (net: programMemory_inst/ADDRARDADDR[0]) which is driven by a register (controlUnit_inst/program_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[5] (net: programMemory_inst/ADDRARDADDR[1]) which is driven by a register (controlUnit_inst/program_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[6] (net: programMemory_inst/ADDRARDADDR[2]) which is driven by a register (controlUnit_inst/program_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[7] (net: programMemory_inst/ADDRARDADDR[3]) which is driven by a register (controlUnit_inst/program_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[8] (net: programMemory_inst/ADDRARDADDR[4]) which is driven by a register (controlUnit_inst/program_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 programMemory_inst/memory_reg has an input control pin programMemory_inst/memory_reg/ADDRARDADDR[9] (net: programMemory_inst/ADDRARDADDR[5]) which is driven by a register (controlUnit_inst/program_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 144 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./quantumProcessor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2739.984 ; gain = 330.613
INFO: [Common 17-206] Exiting Vivado at Wed May 29 14:17:42 2024...
