<!DOCTYPE html>
<html lang="en">
  <head>
    <title>RISC-V Summit Europe 2024 - Posters</title>
    <meta charset="UTF-8">
    <meta http-equiv="refresh" content="1800">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link href="/assets/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-T3c6CoIi6uLrA9TneNEoa7RxnatzjcDSCmG1MXxSR1GAsXEV/Dwwykc2MPK8M2HN" crossorigin="anonymous">
    <link rel="stylesheet" href="/assets/css/font.css">
    <link rel="stylesheet" href="/assets/css/summit2024.css">

  </head>
  <body style="padding-top: 75px;">

    <nav class="navbar navbar-dark fixed-top navbar-expand-xl nav-colors justify-content-between">
      <div class="container">
        <a class="navbar-brand" href="/summit/2024/"><img src="media/logos/RISCV-logo-white.png" alt="RISC-V logo" height="40"></a>
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
          <ul class="navbar-nav me-auto mb-2 mb-lg-0">
            <li class="nav-item">
              <a class="nav-link" href="/summit/2024"><span style="font-weight: bold">Summit Europe 2024</span></a>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Program</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="conference">Main program (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="posters">Posters (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="twgs">Technical Work Groups &amp; Tutorials (Monday)</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
              </ul>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Calls for Proposals</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="cfp">Main program</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
                <li><a class="dropdown-item" href="demoday">University Demo Day</a></li>
              </ul>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="registration">Registration</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="venue">Venue & Accomodation</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="sponsoring">Sponsoring</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="about">About Us</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <main class="container">
        <div>
          <div class="container mb-3" id="posters">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters
</h1>

    <p class="lead text-center mb-4">The great plenary presentations are completed by outstanding posters, which are presented at the expo floor.
</p>

    <p>Quick link to reach posters presented each day:</p>

    <p><strong>Notes for poster presenters</strong></p>

    <ul>
      <li>Preparation before the conference:
        <ul>
          <li>Posters shall be printed in A0 format in portrait mode.</li>
          <li>Each presenter shall bring their own poster on site. For a list of copy shops in Munich, that offer poster printing, please look <a href="/summit/2024/media/Copy_shops_nearest_to_the_MOC_Munich.pdf">here</a></li>
          <li>There is no template for posters</li>
          <li>Make sure that the poster is easy to read from distance and attracts people, use QR codes to link to more content</li>
          <li>At least one author of the poster must register for the core conference (Tue-Thu)</li>
        </ul>
      </li>
      <li>At the conference:
        <ul>
          <li>You will mount your own poster, no own tape allowed, you will get some</li>
          <li>Each poster will be displayed for a full day.</li>
          <li>Presenters are expected to stand next to their posters during breaks</li>
          <li>The exhibition and poster area will be open only during breaks</li>
        </ul>
      </li>
    </ul>

  </div>
</div>

<div class="container mb-3" id="posters-on-tuesday-june-25th">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters on Tuesday, June 25th
</h1>

    <p><strong>The Integration of RISC-V Instruction Set Architecture into Automotive Applications- Challenges and Solutions</strong></p>

    <p>Neil Fan (Nuclei system)<br /><em>Poster stand A-02</em></p>

    <p><strong>Andes’ Ecosystem Approach to Drive RISC-V Adoption in Automotive Designs</strong></p>

    <p>Samuel Chiang (Andes Technology)<br /><em>Poster stand A-03</em></p>

    <p><strong>Atalanta: Open-Source RISC-V Microcontroller for Rust-Based Hard Real-Time Systems</strong></p>

    <p>Antti Nurmi (Tampere University)<br /><em>Poster stand A-04</em></p>

    <p><strong>Safety Mechanisms for highly configurable RISC-V based Automotive CPU</strong></p>

    <p>Varadan Veeravalli (Imagination Technologies)<br /><em>Poster stand A-05</em></p>

    <p><strong>Enabling Multi-Context Execution in Machine-Mode on a RISC-V Processor</strong></p>

    <p>Giacomo Valente (Università degli Studi dell’Aquila)<br /><em>Poster stand A-07</em></p>

    <p><strong>Hippomenes: An Experimental Implementation of the RISC-V RT Real-Time Extension</strong></p>

    <p>Pawel Dzialo (LTU/TUNI)<br /><em>Poster stand A-08</em></p>

    <p><strong>SafeGantana: A Lockstep In-Order RISC-V Core</strong></p>

    <p>Marc Grau (Barcelona Supercomputing Center (BSC))<br /><em>Poster stand A-09</em></p>

    <p><strong>Techniques and Tools for Fast Fault Injection Simulations of RISC-V Processors at RTL</strong></p>

    <p>Johannes Geier (Technical University of Munich)<br /><em>Poster stand A-10</em></p>

    <p><strong>Comparison of sensitivity to soft errors, depending on ISA extensions, for RISC-V cores VeeR EH1 and EL2 from Western Digital</strong></p>

    <p>Daniel Leon (Universidad Francisco de Vitoria)<br /><em>Poster stand A-11</em></p>

    <p><strong>Next-Gen TETRISC SoC - A Quad-Heterogeneous Design for Adaptive Fault Tolerance</strong></p>

    <p>Junchao Chen (IHP GmbH - Innovations for High Performance Microelectronics)<br /><em>Poster stand A-12</em></p>

    <p><strong>A RISC-V-based Resilient Processing Platform for 6G Communication Networks</strong></p>

    <p>Marko Andjelkovic (IHP)<br /><em>Poster stand A-13</em></p>

    <p><strong>SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications</strong></p>

    <p>Michael Rogenmoser (ETH Zurich)<br /><em>Poster stand A-14</em></p>

    <p><strong>Hard real time is Easy!</strong></p>

    <p>Pawel Dzialo (Tampere University)<br /><em>Poster stand A-15</em></p>

    <p><strong>XuanTie Virtualzone Technology Undergoes Commerial Inspection</strong></p>

    <p>Zhu Zhenzhen (Alibaba)<br /><em>Poster stand B-01</em></p>

    <p><strong>SecureBOOM: Mitigating Spectre in an Out-of-Order RISC-V Core with a Formally Backed Design Flow</strong></p>

    <p>Tobias Jauch (RPTU Kaiserslautern-Landau)<br /><em>Poster stand B-02</em></p>

    <p><strong>TrustSoC-V: An Heterogeneous SoC Architecture for RISC-V, Secure-by-Design</strong></p>

    <p>Raphaele Milan (LaboratoryHubertCurien)<br /><em>Poster stand B-04</em></p>

    <p><strong>Fast CHERI-RISC-V Compartmentalization</strong></p>

    <p>Franz Fuchs (University of Cambridge)<br /><em>Poster stand B-05</em></p>

    <p><strong>Into the Memory-Verse: A Multicolored Approach for C/C++ Memory Safety in RISC-V</strong></p>

    <p>Konrad Hohentanner (Fraunhofer AISEC)<br /><em>Poster stand B-07</em></p>

    <p><strong>Spectre Mitigation through Selective Speculation Fences</strong></p>

    <p>Herinomena Andrianatrehina (Inria Rennes)<br /><em>Poster stand B-08</em></p>

    <p><strong>Formal Verification of Security-Critical Functionality on RISC-V Processors</strong></p>

    <p>Christian Appold (DENSO AUTOMOTIVE Deutschland GmbH)<br /><em>Poster stand B-10</em></p>

    <p><strong>ARM vs RISC-V: Code Reuse Attacks Exploitable Surface</strong></p>

    <p>Téo Biton (Thales)<br /><em>Poster stand B-11</em></p>

    <p><strong>STANDARDIZING CHERI FOR RISC-V</strong></p>

    <p>Tariq Kurd (Codasip)<br /><em>Poster stand B-13</em></p>

    <p><strong>Tag Management in CHERI-RISC-V Systems</strong></p>

    <p>Jonathan Woodruff (University of Cambridge)<br /><em>Poster stand B-14</em></p>

    <p><strong>Ensuring Datapath Integrity and Adherence with Formal Security Verification in RISC-V Implementation</strong></p>

    <p>Keerthikumara Devarajegowda (Siemens EDA)<br /><em>Poster stand C-01</em></p>

    <p><strong>Deep Insight into IOPMP: Priority and Non-Priority Rules</strong></p>

    <p>Paul Ku (Andes Technology)<br /><em>Poster stand C-03</em></p>

    <p><strong>Xen-Se: A Secure Extended Isolation Hypervisor for Trusted RISC-V Hardware</strong></p>

    <p>Zhixuan Xu (RISC-V International Open Source Lab)<br /><em>Poster stand C-05</em></p>

    <p><strong>Enhancing SecureOS porting to RISC-V architecture using hypervisor</strong></p>

    <p>Paweł Kulig (Samsung)<br /><em>Poster stand C-06</em></p>

    <p><strong>CHERI RISC-V: A Case Study on the CVA6</strong></p>

    <p>Bruno Sa (University of Minho - Centro ALGORITMI/LASI)<br /><em>Poster stand C-08</em></p>

    <p><strong>Security, Safety, and Predictability of CHERI RISC-V for Drone Systems</strong></p>

    <p>Donato Ferraro (Minerva Systems SRL, University of Modena and Reggio Emilia)<br /><em>Poster stand C-09</em></p>

    <p><strong>Hardware-based stack buffer overflow attack detection on RISC-V architectures</strong></p>

    <p>Cristiano Chenet (Politecnico di Torino)<br /><em>Poster stand C-11</em></p>

    <p><strong>Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores</strong></p>

    <p>Louis Savary (Inria)<br /><em>Poster stand C-12</em></p>

    <p><strong>Sonata: low-cost open-source CHERI hardware for embedded systems</strong></p>

    <p>Marno van der Maas (lowRISC)<br /><em>Poster stand C-14</em></p>

    <p><strong>METASAT Platform: High Performance Space Processing for Institutional Missions Using Multicore, GPU and AI Accelerators</strong></p>

    <p>Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))<br /><em>Poster stand C-15</em></p>

    <p><strong>The Performance and (Hidden) Communication Cost of Hardware Accelerators for Hash Primitives Used in Post-Quantum-Cryptography</strong></p>

    <p>Jonas Schupp (Technical University of Munich, TUM School of Computation, Information and Technology)<br /><em>Poster stand D-01</em></p>

    <p><strong>Cloud-V: Becoming the first official RISC-V Lab Partner</strong></p>

    <p>Moiz Hussain (10xEngineers)<br /><em>Poster stand D-02</em></p>

    <p><strong>Analyzing threats &amp; detecting trojans through formal analysis in a semiconductor IP</strong></p>

    <p>Gulam Ashrafi (Synopsys)<br /><em>Poster stand D-03</em></p>

    <p><strong>The CHERI-RISC-V open-source ecosystem</strong></p>

    <p>Peter Rugg (University of Cambridge)<br /><em>Poster stand D-05</em></p>

    <p><strong>Selective Cache Re-Mapping to Mitigate Cache Side Channel Attacks on RISC-V Processors</strong></p>

    <p>Pavitra Bhade (Indian Institute of Technology)<br /><em>Poster stand D-06</em></p>

    <p><strong>Wait a minute for RISC-V Cross-core cache attack on a real-world SoC</strong></p>

    <p>Kilian Zinnecker (Fraunhofer AISEC)<br /><em>Poster stand D-08</em></p>

    <p><strong>Exploring the Potential of OpenTitan as a Control-Flow Integrity Coprocessor</strong></p>

    <p>Emanuele Parisi (Universita’ di Bologna)<br /><em>Poster stand D-09</em></p>

    <p><strong>Securing Embedded and IoT Systems with SPMP-based Virtualization</strong></p>

    <p>Jose Martins (University of Minho)<br /><em>Poster stand D-11</em></p>

    <p><strong>TitanSSL: Towards Accelerating OpenSSL in a Full RISC-V Architecture Using OpenTitan</strong></p>

    <p>Alberto Musa (University of Bologna)<br /><em>Poster stand D-12</em></p>

    <p><strong>Impact of the four French RISC-V Contests on Education and Research</strong></p>

    <p>Jerome Quevremont (Thales Research &amp; Technology)<br /><em>Poster stand D-14</em></p>

    <p><strong>“One Student One Chip” Initiative: Learn to Build RISC-V Chips from Scratch with MOOC</strong></p>

    <p>Zihao Yu (ICT, CAS)<br /><em>Poster stand D-15</em></p>

  </div>
</div>

<div class="container mb-3" id="posters-on-wednesday-june-26th">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters on Wednesday, June 26th
</h1>

    <p><strong>An Interchangeable UVM Environment for Verifying Multiple Systolic Arrays</strong></p>

    <p>Junaid Ahmed (Barcelona Supercomputing Center)<br /><em>Poster stand A-01</em></p>

    <p><strong>Cross-Level Verification of Hardware Peripherals</strong></p>

    <p>Sallar Ahmadi-Pour (University of Bremen)<br /><em>Poster stand A-02</em></p>

    <p><strong>Advanced RISC-V Verification: From Random Instructions to System Integrity</strong></p>

    <p>David Kelf (Breker Verification Systems)<br /><em>Poster stand A-04</em></p>

    <p><strong>Accelerating RISC-V Core Verification through scalable hybrid FPGA Co-Simulation</strong></p>

    <p>Stanislaw Kaushanski (MINRES Technologies GmbH)<br /><em>Poster stand A-05</em></p>

    <p><strong>Efficient Architecture Verification Framework with FPGA Acceleration for RISC-V Processors</strong></p>

    <p>yang zhong (Institute of Computing Technology Chinese Academy of Sciences)<br /><em>Poster stand A-06</em></p>

    <p><strong>Efficient Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration</strong></p>

    <p>yang zhong (Institute of Computing Technology Chinese Academy of Sciences)<br /><em>Poster stand A-08</em></p>

    <p><strong>Coverage-driven verification methodology to verify highly configurable RISC-V core</strong></p>

    <p>Salaheddin Hetalani (Siemens EDA)<br /><em>Poster stand A-09</em></p>

    <p><strong>Unique Program Execution Checking: Formal Security Guarantees for RISC-V Systems</strong></p>

    <p>Alex Wezel (RPTU Kaiserslautern-Landau)<br /><em>Poster stand A-11</em></p>

    <p><strong>uFV - Functional coverage on RISC-V microcode</strong></p>

    <p>Ajeetha  Kumari Venkatesan (AsFigo Technologies)<br /><em>Poster stand A-12</em></p>

    <p><strong>Bounded Load/Stores in Grammar-based Code Generation for Testing the RISC-V Vector Extension</strong></p>

    <p>Manfred Schlaegl (Johannes Kepler University)<br /><em>Poster stand A-13</em></p>

    <p><strong>Enhancing Privileged Architecture Support in RISC-V ISAC</strong></p>

    <p>Umer Shahid (UET Lahore)<br /><em>Poster stand A-14</em></p>

    <p><strong>Domain Specific Acceleration with High-Level Synthesis</strong></p>

    <p>Russell Klein (Siemens EDA)<br /><em>Poster stand B-01</em></p>

    <p><strong>AI-based Estimation of the RISC-V Execution Cycles of Application SW in Host-Compiled Simulation</strong></p>

    <p>Hector Posadas (Universidad de Cantabria)<br /><em>Poster stand B-02</em></p>

    <p><strong>SPIKE as a Reference Model in RTL Simulation Verification Environments</strong></p>

    <p>Mike Thompson (OpenHW Group)<br /><em>Poster stand B-03</em></p>

    <p><strong>Real Time additions to the CVA6 Core</strong></p>

    <p>Nicolas Tribie (Bosch FR)<br /><em>Poster stand B-05</em></p>

    <p><strong>Leveraging TVM to optimize AI models for custom HW Accelerators and RISCV extended instructions</strong></p>

    <p>Gilles Miet (Robert Bosch (France) SAS)<br /><em>Poster stand B-07</em></p>

    <p><strong>Explorative surveying RISC-V open hardware and specifications for mixed-critical systems</strong></p>

    <p>Holger Blasum (SYSGO GmbH)<br /><em>Poster stand B-08</em></p>

    <p><strong>Application Specific ISA Extensions in RFID Edge Processing</strong></p>

    <p>Sammy Johnatan Carbajal Ipenza (NXP Semiconductors)<br /><em>Poster stand B-09</em></p>

    <p><strong>Enhancing the RISC-V Firmware Development Workflow through a Flexible Tooling Environment</strong></p>

    <p>Christian Seifert (Technical University of Graz)<br /><em>Poster stand B-10</em></p>

    <p><strong>QEMU-based CVA6 Framework for Efficient Functional Validation and Performance Evaluation</strong></p>

    <p>Macanovic Igor (CEA List)<br /><em>Poster stand B-11</em></p>

    <p><strong>Open-Source Development Platform for RISC-V Application-Specific Instruction-Set Processors</strong></p>

    <p>Kari Hepola (Tampere University)<br /><em>Poster stand B-13</em></p>

    <p><strong>A Methodology for Automating the Integration of User-Defined Instructions into RISC-V Systems based on the CV-X-IF Interface</strong></p>

    <p>Sofia Maragkou (Institute of Computer Technology, Vienna University of Technology)<br /><em>Poster stand B-14</em></p>

    <p><strong>Towards Coverage Analysis for Translating Instruction Set Simulators</strong></p>

    <p>Karsten Emrich (Technical University of Munich)<br /><em>Poster stand B-15</em></p>

    <p><strong>CHERI Is Not Just a Hardware Extension</strong></p>

    <p>Carl Shaw (Codasip)<br /><em>Poster stand B-15</em></p>

    <p><strong>Open-Source at BOSC: Achievements and Challenges</strong></p>

    <p>Shan Liu (Beijing Institute of Open-Source Chip)<br /><em>Poster stand C-01</em></p>

    <p><strong>Calibrate GEM5 to Boost Developing Xiangshan Processor</strong></p>

    <p>Yaoyang Zhou (Beijing Institute of Open Source Chip)<br /><em>Poster stand C-02</em></p>

    <p><strong>Propelling SystemVerilog into the Future: A leap Towards CIRCT Ecosystem Integration</strong></p>

    <p>Buyun Xu (Terapines Ltd)<br /><em>Poster stand C-04</em></p>

    <p><strong>Breaking the RISC-V MCUs ecosystem barriers</strong></p>

    <p>Giancarlo Parodi (Renesas Electronics)<br /><em>Poster stand C-05</em></p>

    <p><strong>Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis</strong></p>

    <p>Simon Rokicki (Irisa)<br /><em>Poster stand C-07</em></p>

    <p><strong>Accelerate RISC-V based DSA design with Virtual Platform Explorer</strong></p>

    <p>Hualin Wu (Terapines)<br /><em>Poster stand C-08</em></p>

    <p><strong>DUTCTL: A Flexible Open-Source Framework for Rapid Bring-Up, Characterization, and Remote Operation of Custom-Silicon RISC-V SoCs</strong></p>

    <p>Thomas Benz (ETH Zurich)<br /><em>Poster stand C-10</em></p>

    <p><strong>Towards a Flexible, Fast and Accurate Software Performance Simulation Environment for RISC-V</strong></p>

    <p>Conrad Foik (Technische Universität München)<br /><em>Poster stand C-11</em></p>

    <p><strong>Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC</strong></p>

    <p>Thomas Benz (ETH Zurich)<br /><em>Poster stand C-13</em></p>

    <p><strong>Creating Custom RISC-V Processors Using ASIP Design Tools: A Post-Quantum Cryptography Case Study</strong></p>

    <p>Gert Goossens (Synopsys)<br /><em>Poster stand C-14</em></p>

    <p><strong>RISC-V Opt-VP: An Application Analysis Platform Using Bounded Execution Trees</strong></p>

    <p>Jan Zielasko (Cyber-Physical Systems, DFKI GmbH)<br /><em>Poster stand C-15</em></p>

    <p><strong>RISC-V Hypervisor extension formalization in Sail</strong></p>

    <p>Lowie Deferme (DistriNet, KU Leuven)<br /><em>Poster stand D-01</em></p>

    <p><strong>Bringing Tier-1 support for Rust to 64-bit RISC-V Linux.</strong></p>

    <p>Joshua Zivkovic, Codethink and Lukas Wirth, Ferrous Systems  ()<br /><em>Poster stand D-02</em></p>

    <p><strong>RISC-V open source compiler performance: Is it good enough?</strong></p>

    <p>Jeremy Bennett (Embecosm)<br /><em>Poster stand D-04</em></p>

    <p><strong>POSTER: Enabling an OpenStack-based cloud on top of RISC-V hardware.</strong></p>

    <p>Aaron Call (Barcleona Supercomputing Center)<br /><em>Poster stand D-05</em></p>

    <p><strong>Vitamin-V: Expanding Open-Source RISC-V Cloud Environments</strong></p>

    <p>Ramon Canal (Universitat Politècnica de Catalunya)<br /><em>Poster stand D-07</em></p>

    <p><strong>Leveraging Container Technology for Streamlined RISC-V ACT (Architecture Compatibility Testing)</strong></p>

    <p>James Shi (Alibaba Inc)<br /><em>Poster stand D-08</em></p>

    <p><strong>openEuler RISC-V for 2024</strong></p>

    <p>Yanjun Wu (Institute of Software, Chinese Academy of Sciences)<br /><em>Poster stand D-09</em></p>

    <p><strong>Automated Synthesis of a Multicore RISC-V SoC with Interconnect Customized for Dataflow Requirements Based on LiteX</strong></p>

    <p>Naouel Haggui (IETR INSA Rennes)<br /><em>Poster stand D-10</em></p>

    <p><strong>Open Virtual Platforms APIs Enable High Quality, Easily Maintained RISC-V Processor Models</strong></p>

    <p>Larry Lapides (Synopsys)<br /><em>Poster stand D-11</em></p>

    <p><strong>A Design-Centric Open-Source Dataset for Enhanced EDA Applications in Machine Learning</strong></p>

    <p>Yifei Zhu (Student of TsingHua University)<br /><em>Poster stand D-13</em></p>

    <p><strong>Surfer: A Waveform Viewer as Dynamic as RISC-V</strong></p>

    <p>Lucas Klemmer (Johannes Kepler University Linz)<br /><em>Poster stand D-14</em></p>

  </div>
</div>

<div class="container mb-3" id="posters-on-thursday-june-27th">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters on Thursday, June 27th
</h1>

    <p><strong>GCC 14 RISC-V Vectorization Improvements and Future Work</strong></p>

    <p>Robin Dapp (Ventana Micro)<br /><em>Poster stand A-01</em></p>

    <p><strong>Accelerating software development for emerging ISA extensions with cloud-based FPGAs: RVV case study</strong></p>

    <p>Marek Pikuła (Samsung R&amp;D Institute Poland)<br /><em>Poster stand A-02</em></p>

    <p><strong>Accelerating Unicode Conversions using the RISC-V Vector Extension</strong></p>

    <p>Olaf Bernstein (private)<br /><em>Poster stand A-03</em></p>

    <p><strong>Comparing CGRAs with VPUs as RISC-V Coprocessors</strong></p>

    <p>Daniel Vazquez Iglesias (Universidad Politecnica de Madrid)<br /><em>Poster stand A-05</em></p>

    <p><strong>High Performance and Efficiency 512-b &amp; 1024-b VLEN Vector Processor and AI Related Accelerator</strong></p>

    <p>Nathan Ma (Nuclei System Technology)<br /><em>Poster stand A-06</em></p>

    <p><strong>Towards Automated LLVM Support and Autovectorization for RISC-V ISA Extensions</strong></p>

    <p>Philipp van Kempen (Technical University of Munich)<br /><em>Poster stand A-07</em></p>

    <p><strong>Optimizing Chrome V8 Using RISC-V J and Customed Instruction Extension</strong></p>

    <p>Qiaowen Yang (Tsinghua University)<br /><em>Poster stand A-08</em></p>

    <p><strong>RISC-V: The CPU of choice for Graphics Processing Units (GPUs)</strong></p>

    <p>Andrew Johnston (Imagination Technologies)<br /><em>Poster stand A-09</em></p>

    <p><strong>Exploring Accelerator Integration with Core-V eXtention InterFace (CV-X-IF) for Kyber</strong></p>

    <p>Alessandra Dolmeta (Politecnico di Torino)<br /><em>Poster stand A-10</em></p>

    <p><strong>ISA Support for Hardware Resource Partitioning in RISC-V</strong></p>

    <p>Nils Wistoff (ETH Zurich)<br /><em>Poster stand A-11</em></p>

    <p><strong>Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor</strong></p>

    <p>Nikolaos-Charalampos Papadopoulos (School of ECE, NTUA)<br /><em>Poster stand A-13</em></p>

    <p><strong>VRP: a Variable Precision Accelerator for Scientific Computing Applications</strong></p>

    <p>Andrea Bocco (Univ. Grenoble Alpes, CEA, List F-38000 Grenoble, France)<br /><em>Poster stand A-14</em></p>

    <p><strong>Deploying Neural Networks on RISC-V with VPU</strong></p>

    <p>Marius Monton (Universitat Autonoma de Barcelona)<br /><em>Poster stand B-01</em></p>

    <p><strong>PerfXLM: A LLM Inference Engine on RISC-V CPUs</strong></p>

    <p>Xianyi  Zhang (PerfXLab Technologies)<br /><em>Poster stand B-02</em></p>

    <p><strong>MobileBERT on RISC-V: Leveraging IREE Compiler and ACE-RVV Extension for Softmax Acceleration</strong></p>

    <p>Yueh-Feng Lee (Andes Technology)<br /><em>Poster stand B-03</em></p>

    <p><strong>Towards Neuromorphic Acceleration through Register-Streaming Extensions on RISC-V Cores</strong></p>

    <p>Simone Manoni (University of Bologna)<br /><em>Poster stand B-05</em></p>

    <p><strong>Full-stack evaluation of Machine Learning inference workloads for RISC-V systems</strong></p>

    <p>Debjyoti Bhattacharjee (imec)<br /><em>Poster stand B-06</em></p>

    <p><strong>Optimizing Neural Network Classification On Resource Constrained Processors through Customization</strong></p>

    <p>Keith Graham (Codasip)<br /><em>Poster stand B-07</em></p>

    <p><strong>Enhancing convolutional neural network computation with integrated matrix extension</strong></p>

    <p>Jim Ke (Andes Tech)<br /><em>Poster stand B-08</em></p>

    <p><strong>muRISCV-NN: Improving RISC-V Vector Extension Performance with a Kernel Library</strong></p>

    <p>Jefferson Jones (Technical University of Munich)<br /><em>Poster stand B-09</em></p>

    <p><strong>An Energy Efficient RISC-V based SoC Accelerator For CNN Inference</strong></p>

    <p>Sergio Castillo Mohedano (Lund University)<br /><em>Poster stand B-11</em></p>

    <p><strong>Low-power Acceleration of CNNs using Near Memory Computing on a RISC-V SoC</strong></p>

    <p>Kristoffer Westring (Lund University)<br /><em>Poster stand B-12</em></p>

    <p><strong>Accelerating AI on RISC-V: Optimizing BFloat16 for Improved Efficiency</strong></p>

    <p>Ruhma Rizwan (10xEngineers)<br /><em>Poster stand B-13</em></p>

    <p><strong>Ztachip: A Multicore, Data-Aware, Embedded RISC-V AI Accelerator for Edge Inferencing</strong></p>

    <p>Elochukwu Ifediora (Individual RISC-V Member)<br /><em>Poster stand B-14</em></p>

    <p><strong>Three RISC-V SoCs in Three Years</strong></p>

    <p>Saman Payvar (Tampere University)<br /><em>Poster stand C-01</em></p>

    <p><strong>SERV, QERV and HERV: Meet the world’s smallest RISC-V cores</strong></p>

    <p>Olof Kindgren (Qamcom)<br /><em>Poster stand C-02</em></p>

    <p><strong>Commercializing CHERI on a Codasip A730 RISC-V application core</strong></p>

    <p>Andres Amaya Garcia (Codasip)<br /><em>Poster stand C-03</em></p>

    <p><strong>XiangShan: Empowering Open-Source RISC-V Innovation with High Performance Processor and Agile Infrastructure</strong></p>

    <p>Luoshan Cai (Beijing Institute of Open Source Chip)<br /><em>Poster stand C-04</em></p>

    <p><strong>RISC-V for HPC: Where we are and where we need to go</strong></p>

    <p>Nick Brown (EPCC at the University of Edinburgh)<br /><em>Poster stand C-05</em></p>

    <p><strong>CyberRio: An AI-Generated RISC-V CPU</strong></p>

    <p>Guohua Yin (TsinghuaUniversity)<br /><em>Poster stand C-06</em></p>

    <p><strong>Various Automotive Application using ASIL Level RISC-V Cores</strong></p>

    <p>Nathan Ma (Nuclei System Technology)<br /><em>Poster stand C-07</em></p>

    <p><strong>A simple open-source superscalar out-of-order RISC-V processor</strong></p>

    <p>Mathis Salmen (Technical University of Munich)<br /><em>Poster stand C-08</em></p>

    <p><strong>Platform Orchestration with a RISC-V Tiny Controller</strong></p>

    <p>Sergi Alcaide (Barcelona Supercomputing Center (BSC))<br /><em>Poster stand C-09</em></p>

    <p><strong>How to tape-out a 64-core RISC-V SoC in under 60 days</strong></p>

    <p>Frank Gurkaynak (ETH Zurich)<br /><em>Poster stand C-10</em></p>

    <p><strong>The BRISKI RISC-V Barrel processor for ASIC and FPGA Implementation - one Core to rule them both</strong></p>

    <p>Riadh Ben Abdelhamid (Heidelberg University)<br /><em>Poster stand C-11</em></p>

    <p><strong>Empowering the Future: Unveiling Next-Generation RISC-V Devices</strong></p>

    <p>Yuning Liang (DeepComputing)<br /><em>Poster stand C-12</em></p>

    <p><strong>Wearable Biomarker Processing using Speckle Plethysmography based on an Embedded RISC-V ASIP</strong></p>

    <p>Stephan Nolting (Fraunhofer IMS)<br /><em>Poster stand C-13</em></p>

    <p><strong>CVA6-Platform for RISC-V Software Development</strong></p>

    <p>Duncan Bees (OpenHWGroup)<br /><em>Poster stand C-14</em></p>

    <p><strong>Device Assignment with the RISC-V IOMMU</strong></p>

    <p>Andrew Jones (Ventana Micro Systems Inc.)<br /><em>Poster stand D-01</em></p>

    <p><strong>A Rocket Core with Radar Signal Processing Accelerators as Memory-Mapped I/O Devices</strong></p>

    <p>Vladimir Milovanović (NOVELIC d.o.o.)<br /><em>Poster stand D-02</em></p>

    <p><strong>We had 64-bit, yes. What about second 64-bit?</strong></p>

    <p>Mathieu Bacou (Télécom SudParis)<br /><em>Poster stand D-04</em></p>

    <p><strong>Accelerating and securing compute-intensive applications using RISC-V extensibility</strong></p>

    <p>Andy Frame (VyperCore)<br /><em>Poster stand D-05</em></p>

    <p><strong>RADLER: RISC-V Autonomous Driving LEvel fouR hardware/software co-design</strong></p>

    <p>Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))<br /><em>Poster stand D-07</em></p>

    <p><strong>Asymmetric Linux-RTOS multiprocessing for RISC-V</strong></p>

    <p>Antti Takaluoma (Offcode oy)<br /><em>Poster stand D-08</em></p>

    <p><strong>A Static Multi-Issue Fused In-Order RISC-V Vector CPU Arch. For High Efficient Real-Time Computing</strong></p>

    <p>Cruise Huang (acemicro)<br /><em>Poster stand D-09</em></p>

    <p><strong>Analysis Framework for ISA Optimization</strong></p>

    <p>Andreas Hager-Clukas (Hochschule München)<br /><em>Poster stand D-11</em></p>

    <p><strong>Open-source RISC-V Input/Output Physical Memory Protection (IOPMP) IP</strong></p>

    <p>Luis Cunha (University of Minho)<br /><em>Poster stand D-12</em></p>

    <p><strong>Instrument Control &amp; Data Processing for high-reliable ‘New Space’ instruments</strong></p>

    <p>Gerard Rauwerda (Technolution)<br /><em>Poster stand D-14</em></p>

    <p><strong>Enhanced LPDDR4X PHY in 12nm FinFET</strong></p>

    <p>Johannes Feldmann (University of Kaiserslautern)<br /><em>Poster stand D-15</em></p>

  </div>
</div>

        </div>
    </main>
    <footer class="py-3 my-2 container">
      <div style="width: 100%; text-align: center;">
        <!-- Platinum are 300x120-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Platinum Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.bosc.ac.cn/" target="_blank"><img src="media/logos/sponsors/bosc.svg"
            width="300" alt="BOSC"></a>
          <a href="https://codasip.com/" target="_blank"><img src="media/logos/sponsors/codasip.png"
            width="300" alt="Codasip"></a>
        <a href="https://lowrisc.org" target="_blank"><img src="media/logos/sponsors/lowrisc.svg"
            width="300" alt="lowRISC"></a>
          <a href="https://semidynamics.com/" target="_blank"><img src="media/logos/sponsors/semidynamics.png"
            width="300" alt="Semidynamics"></a>
          <a href="https://eda.sw.siemens.com/" target="_blank"><img src="media/logos/sponsors/siemens.svg"
            width="300" alt="Siemens"></a>
          <a href="https://www.ventanamicro.com/" target="_blank"><img src="media/logos/sponsors/ventana.png"
              width="300" alt="Ventana"></a>
        </div>
        <!-- Gold are 250x100-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Gold Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://damo.alibaba.com/?language=en" target="_blank"><img src="media/logos/sponsors/alibaba.svg" width="250" alt="Alibaba"></a>
          <a href="https://www.andestech.com/en/" target="_blank"><img src="media/logos/sponsors/andes.svg" width="250" alt="Andes"></a>
          <a href="https://www.cea.fr/english/Pages/Welcome.aspx" target="_blank"><img src="media/logos/sponsors/cea.svg" width="250" alt="CEA"></a>
          <a href="https://www.eswincomputing.com/en/" target="_blank"><img src="media/logos/sponsors/eswin.png" width="250" alt="CEA"></a>
          <a href="https://www.gaisler.com/" target="_blank"><img src="media/logos/sponsors/gaisler.png" width="250" alt="Frontgrade Gaisler"></a>
          <a href="https://www.lauterbach.com/" target="_blank"><img src="media/logos/sponsors/lauterbach.png" width="250" alt="Lauterbach"></a>
          <a href="https://www.sifive.com" target="_blank"><img src="media/logos/sponsors/sifive.png" width="250" alt="SiFive"></a>
          <a href="https://www.synopsys.com/risc-v.html" target="_blank"><img src="media/logos/sponsors/synopsys.svg" width="250" alt="Synopsys"></a>
          <a href="https://tristan-project.eu/" target="_blank"><img src="media/logos/sponsors/tristan.png" width="250" alt="TRISTAN"></a>
          <a href="https://www.terapines.com/" target="_blank"><img src="media/logos/sponsors/terapines.svg" width="250" alt="Terapines"></a>
        </div>
        <!-- Silver are 200x80 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Silver Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.arteris.com" target="_blank"><img src="media/logos/sponsors/arteris.png"
            width="200" alt="Arteris"></a>
          <a href="https://www.axiomise.com" target="_blank"><img src="media/logos/sponsors/axiomise.png"
            width="200" alt="Axiomise"></a>
          <a href="https://brekersystems.com/" target="_blank"><img src="media/logos/sponsors/breker.png"
            width="200" alt="Breker Technologies"></a>
          <a href="https://www.bsc.es/" target="_blank"><img src="media/logos/sponsors/bsc.svg"
            width="200" alt="BSC"></a>
          <a href="https://www.canonical.com" target="_blank"><img src="media/logos/sponsors/canonical.png"
            width="200" alt="Canonical"></a>
          <a href="https://deepcomputing.io/" target="_blank"><img src="media/logos/sponsors/deepcomputing.png"
            width="200" alt="Deep Computing"></a>
          <a href="https://www.e4company.com/en/" target="_blank"><img src="media/logos/sponsors/e4.png"
            width="200" alt="E4"></a>
          <a href="https://hightec-rt.com/en/" target="_blank"><img src="media/logos/sponsors/hightec.png"
            width="200" alt="Hightec"></a>
          <a href="https://imec.com/" target="_blank"><img src="media/logos/sponsors/imec.png"
            width="200" alt="imec"></a>
          <a href="https://lubis-eda.com/" target="_blank"><img src="media/logos/sponsors/lubiseda.png"
            width="200" alt="Lubis EDA"></a>
          <a href="https://www.nucleisys.com/" target="_blank"><img src="media/logos/sponsors/nuclei.png"
            width="200" alt="Nuclei"></a>
          <a href="https://www.openhwgroup.org/" target="_blank"><img src="media/logos/sponsors/openhw.png"
            width="200" alt="OpenHW Group"></a>
          <a href="https://www.planv.tech" target="_blank"><img src="media/logos/sponsors/planv.png"
            width="200" alt="PlanV"></a>
          <a href="https://pulp-platform.org/" target="_blank"><img src="media/logos/sponsors/pulp.png"
            width="200" alt="Pulp Platform"></a>
          <a href="https://www.qualcomm.com/" target="_blank"><img src="media/logos/sponsors/qualcomm.svg"
            width="200" alt="Qualcomm"></a>
          <a href="https://www.realintent.com/" target="_blank"><img src="media/logos/sponsors/realintent.svg"
            width="200" alt="Real Intent"></a>
          <a href="https://tasking.com/" target="_blank"><img src="media/logos/sponsors/tasking.png"
            width="200" alt="TASKING"></a>
          <a href="https://www.vypercore.com" target="_blank"><img src="media/logos/sponsors/vypercore.png"
            width="200" alt="Vypercore"></a>
            <a href="https://www.wolfssl.com/" target="_blank"><img src="media/logos/sponsors/wolfssl.png"
              width="150" alt="WolfSSL"></a>
        </div>
        <!-- Bronze and others are 150x60 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Bronze Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://mips.com/" target="_blank"><img src="media/logos/sponsors/mips.svg"
            width="150" /></a>
          <a href="https://nxp.com/" target="_blank"><img src="media/logos/sponsors/nxp.svg"
            width="150" /></a>
          <a href="https://riseproject.dev/" target="_blank"><img src="media/logos/sponsors/rise.png"
            width="150" alt="RISE"></a>
        </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Other Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.codethink.co.uk/" target="_blank"><img src="media/logos/sponsors/codethink.png"
              width="150" alt="CodeThing"></a>
          <a href="https://www.quintauris.eu" target="_blank"><img src="media/logos/sponsors/quintauris.svg"
              width="150" /></a>
        </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Supported by</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.invest-in-bavaria.com/" target="_blank"><img src="media/logos/sponsors/investinbavaria.png"
              width="150" alt="Invest in Bavaria"></a>
        </div>
      </div>


          <hr class="my-2" style="margin: auto; width: 66%"/>
          <p class="text-center text-muted" style="font-size: smaller;">Copyright © RISC-V International® and contributors (<a href="https://riscv.org/about/contact/">contact</a>). All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our <a href="https://riscv.org/about/risc-v-branding-guidelines/">Brand Guidelines</a> and <a href="https://riscv.org/privacy-policy/">Privacy Policy</a>.</p>
        </footer>

    <script src="/assets/js/bootstrap.bundle.min.js" integrity="sha384-C6RzsynM9kWDrMNeT87bh95OGNyZPhcTNXj1NW7RuBCsyN/o0jlpcV8Qyq46cDfL" crossorigin="anonymous"></script>

  </body>
</html>
