LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 3
CPU 2 3
CPU 3 3
CPU 4 3
CPU 5 3
CPU 6 3
CPU 7 3
# CONTEXT 8
CPU 9 2
CPU 10 2
BLOCK 11 2
# CONTEXT 11
UNBLOCK 12 2
CPU 12 0
CPU 13 0
CPU 14 0
CPU 15 0
CPU 16 0
BLOCK 17 0
# CONTEXT 17
UNBLOCK 18 0
CPU 18 1
CPU 19 1
CPU 20 1
CPU 21 1
CPU 22 1
CPU 23 1
CPU 24 1
# CONTEXT 25
CPU 26 0
CPU 27 0
CPU 28 0
CPU 29 0
CPU 30 0
EXIT 31 0
# CONTEXT 31
CPU 32 1
CPU 33 1
CPU 34 1
CPU 35 1
CPU 36 1
BLOCK 37 1
# CONTEXT 37
UNBLOCK 38 1
CPU 38 4
CPU 39 4
CPU 40 4
CPU 41 4
CPU 42 4
CPU 43 4
CPU 44 4
# CONTEXT 45
CPU 46 5
BLOCK 47 5
# CONTEXT 47
UNBLOCK 48 5
CPU 48 1
CPU 49 1
CPU 50 1
CPU 51 1
CPU 52 1
CPU 53 1
CPU 54 1
# CONTEXT 55
CPU 56 4
CPU 57 4
CPU 58 4
CPU 59 4
BLOCK 60 4
# CONTEXT 60
UNBLOCK 61 4
CPU 61 5
CPU 62 5
CPU 63 5
CPU 64 5
BLOCK 65 5
# CONTEXT 65
UNBLOCK 66 5
CPU 66 2
CPU 67 2
CPU 68 2
CPU 69 2
BLOCK 70 2
# CONTEXT 70
UNBLOCK 71 2
CPU 71 5
CPU 72 5
CPU 73 5
CPU 74 5
CPU 75 5
EXIT 76 5
# CONTEXT 76
CPU 77 2
BLOCK 78 2
# CONTEXT 78
UNBLOCK 79 2
CPU 79 4
CPU 80 4
CPU 81 4
CPU 82 4
CPU 83 4
CPU 84 4
CPU 85 4
# CONTEXT 86
CPU 87 1
EXIT 88 1
# CONTEXT 88
CPU 89 2
CPU 90 2
CPU 91 2
CPU 92 2
EXIT 93 2
# CONTEXT 93
CPU 94 4
CPU 95 4
CPU 96 4
CPU 97 4
CPU 98 4
CPU 99 4
CPU 100 4
# CONTEXT 101
CPU 102 3
CPU 103 3
CPU 104 3
CPU 105 3
CPU 106 3
CPU 107 3
BLOCK 108 3
# CONTEXT 108
UNBLOCK 109 3
CPU 109 4
CPU 110 4
EXIT 111 4
# CONTEXT 111
CPU 112 3
CPU 113 3
CPU 114 3
CPU 115 3
EXIT 116 3
# CONTEXT 116
CPU 117 -1
