vendor_name = ModelSim
source_file = 1, C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/halfadder/halfadder.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/db/fulladder.cbx.xml
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = fulladder
instance = comp, \sum~output\, sum~output, fulladder, 1
instance = comp, \cout~output\, cout~output, fulladder, 1
instance = comp, \cin~input\, cin~input, fulladder, 1
instance = comp, \A~input\, A~input, fulladder, 1
instance = comp, \B~input\, B~input, fulladder, 1
instance = comp, \HA2|Sum~0\, HA2|Sum~0, fulladder, 1
instance = comp, \cout~0\, cout~0, fulladder, 1
