[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7959       tick       2910439       1344963       1295313       2910439 
      2   7959       tick       4337565       2116374       2092842       4337565 
      3   7959       tick       4329930       2113150       2093210       4329930 
      4   7959       tick       4327334       2111668       2095471       4327334 
      5   7959       tick       4330255       2112407       2097377       4330255 
      6   7959       tick       4330011       2113684       2094680       4330011 
      7   7959       tick       4331923       2113898       2094938       4331923 
      8   7959       tick       4324670       2110642       2095059       4324670 
      9   7959       tick       4329411       2112459       2097456       4329411 
     10   7959       tick       4329205       2112761       2094693       4329205 
     11   7959       tick       4338155       2117784       2084910       4338155 
     12   7959       tick       4347864       2121842       2087938       4347864 
     13   7959       tick       4352393       2124323       2081182       4352393 
     14   7959       tick       4355400       2124754       2080927       4355400 
     15   7959       tick       4332024       2114168       2091934       4332024 
     16   7959       tick       4327832       2112490       2093198       4327832 
     17   7959       tick       4331344       2112872       2096352       4331344 
     18   7959       tick       4327604       2111031       2095463       4327604 
     19   7959       tick       4328234       2111843       2096934       4328234 
     20   7959       exit       1060836        517618        512047       1060836 
