[advanced]
param=compiler.userPostSysLinkTcl=/home/saido/work/ultra96v2_vitis_flow_tutorial_1/DPU-TRD-ULTRA96V2/prj/Vitis/strip_interconnects.tcl
