# //  ModelSim SE-64 10.6b May 25 2017Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:22:50 on May 03,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:23:34 on May 03,2019, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:23:34 on May 03,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:24:04 on May 03,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# End time: 15:24:04 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 15:24:06 on May 03,2019, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:24:06 on May 03,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:25:28 on May 03,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# End time: 15:25:28 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 15:25:29 on May 03,2019, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:25:29 on May 03,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:47:48 on May 03,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# ** Error: ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd(59): (vcom-1600) No feasible entries for subprogram "HWRITE".
#    Visible subprograms are:
#       (explicit) std_logic_1164.HWRITE[std.TEXTIO.LINE, STD_ULOGIC_VECTOR, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/stdlogic.vhd(302)
# ** Error: ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd(59): near ";": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd(66): VHDL Compiler exiting
# End time: 15:47:48 on May 03,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 19
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/top.vh..."
do {top_simulate.do}
# End time: 15:47:50 on May 03,2019, Elapsed time: 0:22:21
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:47:50 on May 03,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 15:50:27 on May 03,2019, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:50:27 on May 03,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 16:41:49 on May 03,2019, Elapsed time: 0:51:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:41:49 on May 03,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 12500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 37500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 62500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 87500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 112500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 137500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 162500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 187500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 212500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 237500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 262500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 287500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 312500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 337500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 362500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 387500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 412500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 437500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 462500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 487500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 512500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 537500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 562500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 587500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 612500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 637500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 662500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 687500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 712500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 737500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 762500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 787500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 812500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 837500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 862500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 887500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 912500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 937500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 962500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 987500 ps  Iteration: 0  Instance: /top/LinkGeneratorInstance
do {top_simulate.do}
# End time: 16:43:51 on May 03,2019, Elapsed time: 0:02:02
# Errors: 40, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:43:51 on May 03,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1ms
# Causality operation skipped due to absence of debug database file
# End time: 18:04:05 on May 03,2019, Elapsed time: 1:20:14
# Errors: 0, Warnings: 1
