
*** Running vivado
    with args -log pdatapath_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdatapath_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pdatapath_top.tcl -notrace
Command: synth_design -top pdatapath_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2784
WARNING: [Synth 8-2611] redeclaration of ansi port y is not allowed [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:183]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1032.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdatapath_top' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:21]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/debounce.v:8]
	Parameter NDELAY bound to: 25000000 - type: integer 
	Parameter NBITS bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/debounce.v:8]
INFO: [Synth 8-6157] synthesizing module 'Adaptor_display' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:31]
INFO: [Synth 8-6157] synthesizing module 'clockDivider10KHz' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:78]
	Parameter div_value bound to: 6249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clockDivider10KHz' (2#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:78]
INFO: [Synth 8-6157] synthesizing module 'displaySelector' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:100]
INFO: [Synth 8-6155] done synthesizing module 'displaySelector' (3#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:100]
INFO: [Synth 8-6157] synthesizing module 'activateDisplay' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:108]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:111]
INFO: [Synth 8-6155] done synthesizing module 'activateDisplay' (4#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:108]
INFO: [Synth 8-6157] synthesizing module 'binary_8to_BCD' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:124]
INFO: [Synth 8-6155] done synthesizing module 'binary_8to_BCD' (5#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:124]
INFO: [Synth 8-6157] synthesizing module 'bcdSelector' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:185]
INFO: [Synth 8-6155] done synthesizing module 'bcdSelector' (6#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:181]
INFO: [Synth 8-6157] synthesizing module 'bcdTo7Segment' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:198]
INFO: [Synth 8-6155] done synthesizing module 'bcdTo7Segment' (7#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:198]
INFO: [Synth 8-6155] done synthesizing module 'Adaptor_display' (8#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:31]
INFO: [Synth 8-6157] synthesizing module 'pc_log' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/pc_log.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_log' (9#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/pc_log.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/instr_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (10#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/instr_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_decoder' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:46]
INFO: [Synth 8-6155] done synthesizing module 'inst_decoder' (11#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/regfile.v:23]
	Parameter WordSize bound to: 8 - type: integer 
	Parameter AddrSize bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (12#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/regfile.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'rd0_data' does not match port width (8) of module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
WARNING: [Synth 8-689] width (9) of port connection 'rd1_data' does not match port width (8) of module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (13#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/mux.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:102]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:103]
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu' (14#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (15#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/data_memory_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (9) of port connection 'in2' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:117]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:119]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (16#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-12520-WFXA4BB6DB8D3B5/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in3' does not match port width (8) of module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:124]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in4' does not match port width (8) of module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a1'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:119]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm3'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc_log'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rf'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm1'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm2'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'id'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm4'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'im'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:92]
INFO: [Synth 8-6155] done synthesizing module 'pdatapath_top' (17#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.477 ; gain = 56.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.477 ; gain = 56.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.477 ; gain = 56.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1090.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data'
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/instr_mem/instr_mem/instr_mem_in_context.xdc] for cell 'im'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/instr_mem/instr_mem/instr_mem_in_context.xdc] for cell 'im'
Parsing XDC File [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]
Finished Parsing XDC File [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pdatapath_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pdatapath_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1204.871 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.371 ; gain = 180.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.371 ; gain = 180.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for im. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.371 ; gain = 180.145
---------------------------------------------------------------------------------

*** Running vivado
    with args -log pdatapath_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdatapath_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pdatapath_top.tcl -notrace
Command: synth_design -top pdatapath_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10400
WARNING: [Synth 8-2611] redeclaration of ansi port y is not allowed [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:183]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdatapath_top' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:21]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/debounce.v:8]
	Parameter NDELAY bound to: 25000000 - type: integer 
	Parameter NBITS bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/debounce.v:8]
INFO: [Synth 8-6157] synthesizing module 'Adaptor_display' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:31]
INFO: [Synth 8-6157] synthesizing module 'clockDivider10KHz' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:78]
	Parameter div_value bound to: 6249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clockDivider10KHz' (2#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:78]
INFO: [Synth 8-6157] synthesizing module 'displaySelector' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:100]
INFO: [Synth 8-6155] done synthesizing module 'displaySelector' (3#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:100]
INFO: [Synth 8-6157] synthesizing module 'activateDisplay' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:108]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:111]
INFO: [Synth 8-6155] done synthesizing module 'activateDisplay' (4#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:108]
INFO: [Synth 8-6157] synthesizing module 'binary_8to_BCD' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:124]
INFO: [Synth 8-6155] done synthesizing module 'binary_8to_BCD' (5#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:124]
INFO: [Synth 8-6157] synthesizing module 'bcdSelector' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:185]
INFO: [Synth 8-6155] done synthesizing module 'bcdSelector' (6#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:181]
INFO: [Synth 8-6157] synthesizing module 'bcdTo7Segment' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:198]
INFO: [Synth 8-6155] done synthesizing module 'bcdTo7Segment' (7#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:198]
INFO: [Synth 8-6155] done synthesizing module 'Adaptor_display' (8#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/adaptor_display.v:31]
INFO: [Synth 8-6157] synthesizing module 'pc_log' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/pc_log.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_log' (9#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/pc_log.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/instr_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (10#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/instr_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_decoder' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:46]
INFO: [Synth 8-6155] done synthesizing module 'inst_decoder' (11#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/regfile.v:23]
	Parameter WordSize bound to: 8 - type: integer 
	Parameter AddrSize bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (12#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/regfile.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'rd0_data' does not match port width (8) of module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
WARNING: [Synth 8-689] width (9) of port connection 'rd1_data' does not match port width (8) of module 'regfile' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (13#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/mux.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:102]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:103]
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu' (14#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/eightbit_alu.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (15#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/data_memory_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (9) of port connection 'in2' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (8) of module 'Mux' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:117]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:119]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (16#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/.Xil/Vivado-14656-WFXA4BB6DB8D3B5/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in3' does not match port width (8) of module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:124]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in4' does not match port width (8) of module 'vio_0' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a1'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:119]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm3'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pc_log'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rf'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm1'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm2'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'id'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm4'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'im'. This will prevent further optimization [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:92]
INFO: [Synth 8-6155] done synthesizing module 'pdatapath_top' (17#1) [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/imports/Downloads/pdatapath_top_lab8.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.313 ; gain = 53.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.313 ; gain = 53.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.313 ; gain = 53.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1089.313 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data'
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/instr_mem/instr_mem/instr_mem_in_context.xdc] for cell 'im'
Finished Parsing XDC File [c:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/ip/instr_mem/instr_mem/instr_mem_in_context.xdc] for cell 'im'
Parsing XDC File [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]
Finished Parsing XDC File [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/constrs_1/imports/Downloads/pdatapath_lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pdatapath_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pdatapath_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1205.938 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for im. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc1_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc2_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/Users/oflaherty.k.NUNET/lab8/lab8.srcs/sources_1/new/inst_decoder.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 14    
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  15 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.688 ; gain = 178.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |instr_mem     |         1|
|2     |data_memory   |         1|
|3     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |data_memory |     1|
|2     |instr_mem   |     1|
|3     |vio         |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |    19|
|6     |LUT1        |     7|
|7     |LUT2        |    26|
|8     |LUT3        |    35|
|9     |LUT4        |    21|
|10    |LUT5        |    60|
|11    |LUT6        |    80|
|12    |MUXF7       |     8|
|13    |FDCE        |    69|
|14    |FDPE        |     2|
|15    |FDRE        |    79|
|16    |LD          |     8|
|17    |LDC         |     1|
|18    |IBUF        |     3|
|19    |OBUF        |    20|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1227.719 ; gain = 68.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.719 ; gain = 192.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1232.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.563 ; gain = 197.219
INFO: [Common 17-1381] The checkpoint 'C:/Users/oflaherty.k.NUNET/lab8/lab8.runs/synth_1/pdatapath_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pdatapath_top_utilization_synth.rpt -pb pdatapath_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 13:21:44 2022...
