============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:11:24 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  state_reg[0]/CK                      -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[0]/Q                       -       CK->Q  F     DFFRX1LVT         4  6.4    29    47      47    (-,-) 
  g3415/Y                              -       A->Y   R     INVX2LVT          9 14.8    42    27      74    (-,-) 
  sub_103_37_Y_add_102_37_g603/Y       -       A->Y   F     CLKINVX4LVT      13 18.3    28    19      93    (-,-) 
  g2/Y                                 -       A->Y   R     MXI2X1LVT         3  5.0    55    36     129    (-,-) 
  sub_103_37_Y_add_102_37_g519__2802/Y -       A1->Y  F     AOI221X1LVT       2  4.0    54    39     168    (-,-) 
  sub_103_37_Y_add_102_37_g515__5526/Y -       A1->Y  R     OAI21X2LVT        3  5.3    38    28     196    (-,-) 
  sub_103_37_Y_add_102_37_g510__2398/Y -       A2->Y  F     AOI31X2LVT        4  5.9    50    35     231    (-,-) 
  sub_103_37_Y_add_102_37_g508__6417/Y -       B->Y   F     OR2X1LVT          2  3.0    16    28     259    (-,-) 
  sub_103_37_Y_add_102_37_g502__9315/Y -       A1->Y  F     OA21X1LVT         8 11.2    50    46     306    (-,-) 
  sub_103_37_Y_add_102_37_g494__8246/Y -       A2->Y  R     OAI31X1LVT        1  2.3    48    36     342    (-,-) 
  sub_103_37_Y_add_102_37_g490__1617/Y -       B->Y   R     CLKXOR2X1LVT      1  1.9    12    24     366    (-,-) 
  g3285__6131/Y                        -       A1N->Y R     OAI2BB1X1LVT      1  2.1    24    21     386    (-,-) 
  out_q_reg[15]/D                      <<<     -      R     DFFRHQX1LVT       1    -     -     0     386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

