Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  8 18:13:38 2023
| Host         : ManviJha running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FPGA_Acc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FPGA_Acc_0_0 (xilinx.com:hls:FPGA_Acc:1.0) from (Rev. 1612042308) to (Rev. 1612081810)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  4 21:53:22 2023
| Host         : csl-403-3660 running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_YOLO2_FPGA_0_0 (xilinx.com:hls:YOLO2_FPGA:1.0) from (Rev. 1612042045) to (Rev. 1612042152)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_YOLO2_FPGA_0_0'.


-Upgrade has removed interface 'm_axi_DATA_BUS2'

-Upgrade has removed interface 'm_axi_DATA_BUS3'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_YOLO2_FPGA_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CTRL_BUS_ARADDR' width 8 differs from original width 9

-Upgraded port 's_axi_CTRL_BUS_AWADDR' width 8 differs from original width 9

-Upgrade has removed port 'm_axi_DATA_BUS2_ARADDR'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARBURST'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARCACHE'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARLEN'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARLOCK'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARPROT'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARQOS'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARREADY'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARREGION'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARSIZE'

-Upgrade has removed port 'm_axi_DATA_BUS2_ARVALID'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWADDR'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWBURST'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWCACHE'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWLEN'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWLOCK'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWPROT'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWQOS'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWREADY'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWREGION'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWSIZE'

-Upgrade has removed port 'm_axi_DATA_BUS2_AWVALID'

-Upgrade has removed port 'm_axi_DATA_BUS2_BREADY'

-Upgrade has removed port 'm_axi_DATA_BUS2_BRESP'

-Upgrade has removed port 'm_axi_DATA_BUS2_BVALID'

-Upgrade has removed port 'm_axi_DATA_BUS2_RDATA'

-Upgrade has removed port 'm_axi_DATA_BUS2_RLAST'

-Upgrade has removed port 'm_axi_DATA_BUS2_RREADY'

-Upgrade has removed port 'm_axi_DATA_BUS2_RRESP'

-Upgrade has removed port 'm_axi_DATA_BUS2_RVALID'

-Upgrade has removed port 'm_axi_DATA_BUS2_WDATA'

-Upgrade has removed port 'm_axi_DATA_BUS2_WLAST'

-Upgrade has removed port 'm_axi_DATA_BUS2_WREADY'

-Upgrade has removed port 'm_axi_DATA_BUS2_WSTRB'

-Upgrade has removed port 'm_axi_DATA_BUS2_WVALID'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARADDR'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARBURST'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARCACHE'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARLEN'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARLOCK'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARPROT'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARQOS'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARREADY'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARREGION'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARSIZE'

-Upgrade has removed port 'm_axi_DATA_BUS3_ARVALID'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWADDR'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWBURST'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWCACHE'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWLEN'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWLOCK'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWPROT'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWQOS'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWREADY'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWREGION'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWSIZE'

-Upgrade has removed port 'm_axi_DATA_BUS3_AWVALID'

-Upgrade has removed port 'm_axi_DATA_BUS3_BREADY'

-Upgrade has removed port 'm_axi_DATA_BUS3_BRESP'

-Upgrade has removed port 'm_axi_DATA_BUS3_BVALID'

-Upgrade has removed port 'm_axi_DATA_BUS3_RDATA'

-Upgrade has removed port 'm_axi_DATA_BUS3_RLAST'

-Upgrade has removed port 'm_axi_DATA_BUS3_RREADY'

-Upgrade has removed port 'm_axi_DATA_BUS3_RRESP'

-Upgrade has removed port 'm_axi_DATA_BUS3_RVALID'

-Upgrade has removed port 'm_axi_DATA_BUS3_WDATA'

-Upgrade has removed port 'm_axi_DATA_BUS3_WLAST'

-Upgrade has removed port 'm_axi_DATA_BUS3_WREADY'

-Upgrade has removed port 'm_axi_DATA_BUS3_WSTRB'

-Upgrade has removed port 'm_axi_DATA_BUS3_WVALID'


4. Customization warnings
-------------------------

Parameter 'C_M_AXI_DATA_BUS2_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_DATA_BUS2_ID_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_DATA_BUS2_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_DATA_BUS2_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS2_USER_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_DATA_BUS2_PROT_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_DATA_BUS2_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '"0011"'

Parameter 'C_M_AXI_DATA_BUS3_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_DATA_BUS3_ID_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_DATA_BUS3_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_DATA_BUS3_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_DATA_BUS3_USER_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_DATA_BUS3_PROT_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_DATA_BUS3_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_YOLO2_FPGA_0_0', and cannot be set to '"0011"'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:YOLO2_FPGA:1.0 -user_name design_1_YOLO2_FPGA_0_0
set_property -dict "\
  CONFIG.C_M_AXI_DATA_BUS1_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS1_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS1_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS1_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_DATA_BUS1_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_DATA_BUS1_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_DATA_BUS1_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_DATA_BUS1_ID_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS1_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_DATA_BUS1_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS1_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_DATA_BUS1_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_DATA_BUS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_DATA_BUS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_DATA_BUS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_DATA_BUS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_DATA_BUS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DATA_BUS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_DATA_BUS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_YOLO2_FPGA_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_CTRL_BUS:m_axi_DATA_BUS:m_axi_DATA_BUS1:m_axi_DATA_BUS2:m_axi_DATA_BUS3} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.ap_clk.FREQ_HZ {150000000} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.0} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_DATA_BUS.ADDR_WIDTH {32} \
  CONFIG.m_axi_DATA_BUS.ARUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS.AWUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS.BUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.m_axi_DATA_BUS.DATA_WIDTH {32} \
  CONFIG.m_axi_DATA_BUS.FREQ_HZ {150000000} \
  CONFIG.m_axi_DATA_BUS.HAS_BRESP {1} \
  CONFIG.m_axi_DATA_BUS.HAS_BURST {0} \
  CONFIG.m_axi_DATA_BUS.HAS_CACHE {1} \
  CONFIG.m_axi_DATA_BUS.HAS_LOCK {1} \
  CONFIG.m_axi_DATA_BUS.HAS_PROT {1} \
  CONFIG.m_axi_DATA_BUS.HAS_QOS {1} \
  CONFIG.m_axi_DATA_BUS.HAS_REGION {1} \
  CONFIG.m_axi_DATA_BUS.HAS_RRESP {1} \
  CONFIG.m_axi_DATA_BUS.HAS_WSTRB {1} \
  CONFIG.m_axi_DATA_BUS.ID_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS.INSERT_VIP {0} \
  CONFIG.m_axi_DATA_BUS.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS.MAX_READ_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS.MAX_WRITE_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS.NUM_READ_OUTSTANDING {1} \
  CONFIG.m_axi_DATA_BUS.NUM_READ_THREADS {1} \
  CONFIG.m_axi_DATA_BUS.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.m_axi_DATA_BUS.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_DATA_BUS.PHASE {0.0} \
  CONFIG.m_axi_DATA_BUS.PROTOCOL {AXI4} \
  CONFIG.m_axi_DATA_BUS.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_DATA_BUS.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_DATA_BUS.RUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_DATA_BUS.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_DATA_BUS.WUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.ADDR_WIDTH {32} \
  CONFIG.m_axi_DATA_BUS1.ARUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.AWUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.BUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.m_axi_DATA_BUS1.DATA_WIDTH {32} \
  CONFIG.m_axi_DATA_BUS1.FREQ_HZ {150000000} \
  CONFIG.m_axi_DATA_BUS1.HAS_BRESP {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_BURST {0} \
  CONFIG.m_axi_DATA_BUS1.HAS_CACHE {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_LOCK {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_PROT {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_QOS {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_REGION {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_RRESP {1} \
  CONFIG.m_axi_DATA_BUS1.HAS_WSTRB {1} \
  CONFIG.m_axi_DATA_BUS1.ID_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.INSERT_VIP {0} \
  CONFIG.m_axi_DATA_BUS1.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS1.MAX_READ_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS1.MAX_WRITE_BURST_LENGTH {256} \
  CONFIG.m_axi_DATA_BUS1.NUM_READ_OUTSTANDING {1} \
  CONFIG.m_axi_DATA_BUS1.NUM_READ_THREADS {1} \
  CONFIG.m_axi_DATA_BUS1.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.m_axi_DATA_BUS1.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_DATA_BUS1.PHASE {0.0} \
  CONFIG.m_axi_DATA_BUS1.PROTOCOL {AXI4} \
  CONFIG.m_axi_DATA_BUS1.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_DATA_BUS1.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_DATA_BUS1.RUSER_WIDTH {0} \
  CONFIG.m_axi_DATA_BUS1.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_DATA_BUS1.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_DATA_BUS1.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_CTRL_BUS.ADDR_WIDTH {9} \
  CONFIG.s_axi_CTRL_BUS.ARUSER_WIDTH {0} \
  CONFIG.s_axi_CTRL_BUS.AWUSER_WIDTH {0} \
  CONFIG.s_axi_CTRL_BUS.BUSER_WIDTH {0} \
  CONFIG.s_axi_CTRL_BUS.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.s_axi_CTRL_BUS.DATA_WIDTH {32} \
  CONFIG.s_axi_CTRL_BUS.FREQ_HZ {150000000} \
  CONFIG.s_axi_CTRL_BUS.HAS_BRESP {1} \
  CONFIG.s_axi_CTRL_BUS.HAS_BURST {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_CACHE {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_LOCK {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_PROT {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_QOS {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_REGION {0} \
  CONFIG.s_axi_CTRL_BUS.HAS_RRESP {1} \
  CONFIG.s_axi_CTRL_BUS.HAS_WSTRB {1} \
  CONFIG.s_axi_CTRL_BUS.ID_WIDTH {0} \
  CONFIG.s_axi_CTRL_BUS.INSERT_VIP {0} \
  CONFIG.s_axi_CTRL_BUS.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_CTRL_BUS.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_CTRL_BUS.NUM_READ_THREADS {1} \
  CONFIG.s_axi_CTRL_BUS.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_CTRL_BUS.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_CTRL_BUS.PHASE {0.0} \
  CONFIG.s_axi_CTRL_BUS.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_CTRL_BUS.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_CTRL_BUS.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_CTRL_BUS.RUSER_WIDTH {0} \
  CONFIG.s_axi_CTRL_BUS.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_CTRL_BUS.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_CTRL_BUS.WUSER_WIDTH {0} " [get_ips design_1_YOLO2_FPGA_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  4 20:46:34 2016
| Host         : csl-403-3660 running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_YOLO2_FPGA_0_0 (xilinx.com:hls:YOLO2_FPGA:1.0) from (Rev. 1612032251) to (Rev. 1612042045)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_YOLO2_FPGA_0_0'.


-Upgrade has added interface 'm_axi_DATA_BUS2' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_DATA_BUS3' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_YOLO2_FPGA_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CTRL_BUS_ARADDR' width 9 differs from original width 8

-Upgraded port 's_axi_CTRL_BUS_AWADDR' width 9 differs from original width 8

-Upgrade has added port 'm_axi_DATA_BUS2_ARADDR'

-Upgrade has added port 'm_axi_DATA_BUS2_ARBURST'

-Upgrade has added port 'm_axi_DATA_BUS2_ARCACHE'

-Upgrade has added port 'm_axi_DATA_BUS2_ARLEN'

-Upgrade has added port 'm_axi_DATA_BUS2_ARLOCK'

-Upgrade has added port 'm_axi_DATA_BUS2_ARPROT'

-Upgrade has added port 'm_axi_DATA_BUS2_ARQOS'

-Upgrade has added port 'm_axi_DATA_BUS2_ARREADY'

-Upgrade has added port 'm_axi_DATA_BUS2_ARREGION'

-Upgrade has added port 'm_axi_DATA_BUS2_ARSIZE'

-Upgrade has added port 'm_axi_DATA_BUS2_ARVALID'

-Upgrade has added port 'm_axi_DATA_BUS2_AWADDR'

-Upgrade has added port 'm_axi_DATA_BUS2_AWBURST'

-Upgrade has added port 'm_axi_DATA_BUS2_AWCACHE'

-Upgrade has added port 'm_axi_DATA_BUS2_AWLEN'

-Upgrade has added port 'm_axi_DATA_BUS2_AWLOCK'

-Upgrade has added port 'm_axi_DATA_BUS2_AWPROT'

-Upgrade has added port 'm_axi_DATA_BUS2_AWQOS'

-Upgrade has added port 'm_axi_DATA_BUS2_AWREADY'

-Upgrade has added port 'm_axi_DATA_BUS2_AWREGION'

-Upgrade has added port 'm_axi_DATA_BUS2_AWSIZE'

-Upgrade has added port 'm_axi_DATA_BUS2_AWVALID'

-Upgrade has added port 'm_axi_DATA_BUS2_BREADY'

-Upgrade has added port 'm_axi_DATA_BUS2_BRESP'

-Upgrade has added port 'm_axi_DATA_BUS2_BVALID'

-Upgrade has added port 'm_axi_DATA_BUS2_RDATA'

-Upgrade has added port 'm_axi_DATA_BUS2_RLAST'

-Upgrade has added port 'm_axi_DATA_BUS2_RREADY'

-Upgrade has added port 'm_axi_DATA_BUS2_RRESP'

-Upgrade has added port 'm_axi_DATA_BUS2_RVALID'

-Upgrade has added port 'm_axi_DATA_BUS2_WDATA'

-Upgrade has added port 'm_axi_DATA_BUS2_WLAST'

-Upgrade has added port 'm_axi_DATA_BUS2_WREADY'

-Upgrade has added port 'm_axi_DATA_BUS2_WSTRB'

-Upgrade has added port 'm_axi_DATA_BUS2_WVALID'

-Upgrade has added port 'm_axi_DATA_BUS3_ARADDR'

-Upgrade has added port 'm_axi_DATA_BUS3_ARBURST'

-Upgrade has added port 'm_axi_DATA_BUS3_ARCACHE'

-Upgrade has added port 'm_axi_DATA_BUS3_ARLEN'

-Upgrade has added port 'm_axi_DATA_BUS3_ARLOCK'

-Upgrade has added port 'm_axi_DATA_BUS3_ARPROT'

-Upgrade has added port 'm_axi_DATA_BUS3_ARQOS'

-Upgrade has added port 'm_axi_DATA_BUS3_ARREADY'

-Upgrade has added port 'm_axi_DATA_BUS3_ARREGION'

-Upgrade has added port 'm_axi_DATA_BUS3_ARSIZE'

-Upgrade has added port 'm_axi_DATA_BUS3_ARVALID'

-Upgrade has added port 'm_axi_DATA_BUS3_AWADDR'

-Upgrade has added port 'm_axi_DATA_BUS3_AWBURST'

-Upgrade has added port 'm_axi_DATA_BUS3_AWCACHE'

-Upgrade has added port 'm_axi_DATA_BUS3_AWLEN'

-Upgrade has added port 'm_axi_DATA_BUS3_AWLOCK'

-Upgrade has added port 'm_axi_DATA_BUS3_AWPROT'

-Upgrade has added port 'm_axi_DATA_BUS3_AWQOS'

-Upgrade has added port 'm_axi_DATA_BUS3_AWREADY'

-Upgrade has added port 'm_axi_DATA_BUS3_AWREGION'

-Upgrade has added port 'm_axi_DATA_BUS3_AWSIZE'

-Upgrade has added port 'm_axi_DATA_BUS3_AWVALID'

-Upgrade has added port 'm_axi_DATA_BUS3_BREADY'

-Upgrade has added port 'm_axi_DATA_BUS3_BRESP'

-Upgrade has added port 'm_axi_DATA_BUS3_BVALID'

-Upgrade has added port 'm_axi_DATA_BUS3_RDATA'

-Upgrade has added port 'm_axi_DATA_BUS3_RLAST'

-Upgrade has added port 'm_axi_DATA_BUS3_RREADY'

-Upgrade has added port 'm_axi_DATA_BUS3_RRESP'

-Upgrade has added port 'm_axi_DATA_BUS3_RVALID'

-Upgrade has added port 'm_axi_DATA_BUS3_WDATA'

-Upgrade has added port 'm_axi_DATA_BUS3_WLAST'

-Upgrade has added port 'm_axi_DATA_BUS3_WREADY'

-Upgrade has added port 'm_axi_DATA_BUS3_WSTRB'

-Upgrade has added port 'm_axi_DATA_BUS3_WVALID'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  3 23:22:27 2023
| Host         : csl-403-3660 running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_1_1'

1. Summary
----------

SUCCESS in the conversion of design_1_YOLO2_FPGA_1_1 (xilinx.com:hls:YOLO2_FPGA:1.0 (Rev. 1612032251)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  3 23:22:27 2023
| Host         : csl-403-3660 running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_YOLO2_FPGA_0_0 (xilinx.com:hls:YOLO2_FPGA:1.0 (Rev. 1612032251)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  3 22:59:28 2023
| Host         : csl-403-3660 running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_YOLO2_FPGA_0_0 (xilinx.com:hls:YOLO2_FPGA:1.0) from (Rev. 1812021808) to (Rev. 1612032251)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  2 18:09:57 2018
| Host         : weihang running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_YOLO2_FPGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_YOLO2_FPGA_0_0 (xilinx.com:hls:YOLO2_FPGA:1.0) from (Rev. 1812021617) to (Rev. 1812021808)

