
*** Running vivado
    with args -log Square_Root.vds -m64 -mode batch -messageDb vivado.pb -source Square_Root.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Square_Root.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a75tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir H:/Document/School/ece540/pfinal/pf-2/pf-2.cache/wt [current_project]
# set_property parent.project_path H:/Document/School/ece540/pfinal/pf-2/pf-2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Square_Root' generated file not found 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Square_Root' generated file not found 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Square_Root' generated file not found 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Square_Root' generated file not found 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Square_Root' generated file not found 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.dcp]
# set_property is_locked true [get_files h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file Square_Root.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Square_Root -part xc7a75tcsg324-1 -mode out_of_context
Command: synth_design -top Square_Root -part xc7a75tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 235.457 ; gain = 73.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Square_Root' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/synth/Square_Root.vhd:69]
INFO: [Synth 8-3491] module 'cordic_v6_0' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0.vhd:106' bound to instance 'U0' of component 'cordic_v6_0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/synth/Square_Root.vhd:140]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-3491] module 'cordic_v6_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9440' bound to instance 'i_synth' of component 'cordic_v6_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_viv__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9508]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9900]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (1#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'cordic_v6_0_synth' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8980' bound to instance 'i_synth' of component 'cordic_v6_0_synth' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9987]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_synth__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-3491] module 'cordic_sqrt' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8514' bound to instance 'square_root' of component 'cordic_sqrt' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9285]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8541]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_in_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8685]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (2#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay_bit' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'gen_nd_int' of component 'delay_bit' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8698]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized0' (3#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-3491] module 'delay_bit' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'gen_rdy_int' of component 'delay_bit' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8712]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized2' (3#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (4#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (5#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (6#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (7#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized0' (8#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (8#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (8#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (8#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized0' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized2' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized4' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized6' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized8' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized10' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized12' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized14' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized16' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_inv_sqrt_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8401]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_rem_out' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_int' of component 'delay' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized18' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'cordic_sqrt_mod' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8334' bound to instance 'gen_rem' of component 'cordic_sqrt_mod' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8789]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-3491] module 'addsub' declared at 'h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_rem_inc' of component 'addsub' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8381]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized20' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-638] synthesizing module 'cordic_sqrt_mod__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
WARNING: [Synth 8-3848] Net rem_out in module/entity cordic_sqrt_mod__parameterized22 does not have driver. [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8347]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt_mod__parameterized22' (9#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8354]
WARNING: [Synth 8-3848] Net rdy in module/entity cordic_sqrt__parameterized0 does not have driver. [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8534]
INFO: [Synth 8-256] done synthesizing module 'cordic_sqrt__parameterized0' (10#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8541]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_synth__parameterized0' (11#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_viv__parameterized0' (12#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9508]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0__parameterized0' (13#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'Square_Root' (14#1) [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/synth/Square_Root.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 292.621 ; gain = 130.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 292.621 ; gain = 130.293
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/ClockRegion.xml
Loading clock buffers from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/ClockBuffers.xml
Loading clock placement rules from H:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/csg324/Package.xml
Loading io standards from H:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_ooc.xdc] for cell 'U0'
Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 590.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net rem_out in module/entity cordic_sqrt_mod__parameterized22 does not have driver. [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8347]
WARNING: [Synth 8-3848] Net rdy in module/entity cordic_sqrt__parameterized0 does not have driver. [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8534]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 590.070 ; gain = 427.742

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 590.070 ; gain = 427.742

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    15|
|2     |LUT2   |   138|
|3     |LUT3   |   100|
|4     |LUT5   |     2|
|5     |MUXCY  |   126|
|6     |SRL16E |    19|
|7     |XORCY  |   111|
|8     |FDRE   |   280|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 427.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 590.070 ; gain = 105.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 590.070 ; gain = 427.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances

INFO: [Common 17-83] Releasing license: Synthesis
424 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 590.070 ; gain = 402.813
# rename_ref -prefix_all Square_Root_
INFO: [Coretcl 2-1174] Renamed 115 cell refs.
# write_checkpoint -noxdef Square_Root.dcp
# catch { report_utilization -file Square_Root_utilization_synth.rpt -pb Square_Root_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 590.070 ; gain = 0.000
# if { [catch {
#   file copy -force H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/Square_Root.dcp h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim h:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/ip/Square_Root/Square_Root_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Mon Dec 01 19:21:41 2014...
