
*** Running vivado
    with args -log bd_fpga_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_fpga_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 371.316 ; gain = 117.504
Command: synth_design -top bd_fpga_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 481.199 ; gain = 108.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_wrapper' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/hdl/bd_fpga_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_actual_axis_bias_10_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_actual_axis_bias_10_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_actual_axis_bias_10_0_0' (1#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_actual_axis_bias_10_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'actual_axis_bias_10_0' of module 'bd_fpga_actual_axis_bias_10_0_0' requires 7 connections, but only 5 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:324]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_actual_axis_dot_20_10_0_1' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_actual_axis_dot_20_10_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_actual_axis_dot_20_10_0_1' (2#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_actual_axis_dot_20_10_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'actual_axis_dot_20_10_0' of module 'bd_fpga_actual_axis_dot_20_10_0_1' requires 32 connections, but only 26 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:330]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axi_dma_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axi_dma_0_0' (3#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'bd_fpga_axi_dma_0_0' requires 64 connections, but only 59 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:357]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_bias_10_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_10_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_bias_10_0_0' (4#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_10_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_bias_10_0' of module 'bd_fpga_axis_bias_10_0_0' requires 7 connections, but only 5 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:417]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_bias_20_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_20_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_bias_20_0_0' (5#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_20_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_bias_20_0' of module 'bd_fpga_axis_bias_20_0_0' requires 7 connections, but only 5 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:423]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_bias_40_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_40_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_bias_40_0_0' (6#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_bias_40_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_bias_40_0' of module 'bd_fpga_axis_bias_40_0_0' requires 7 connections, but only 5 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:429]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_dot_20_10_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_20_10_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_dot_20_10_0_0' (7#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_20_10_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dot_20_10_0' of module 'bd_fpga_axis_dot_20_10_0_0' requires 32 connections, but only 26 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:435]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_dot_40_20_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_40_20_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_dot_40_20_0_0' (8#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_40_20_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dot_40_20_0' of module 'bd_fpga_axis_dot_40_20_0_0' requires 32 connections, but only 26 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:462]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_dot_80_40_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_80_40_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_dot_80_40_0_0' (9#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_dot_80_40_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dot_80_40_0' of module 'bd_fpga_axis_dot_80_40_0_0' requires 32 connections, but only 26 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:489]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_tanh_10_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_10_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_tanh_10_0_0' (10#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_10_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_tanh_20_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_20_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_tanh_20_0_0' (11#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_20_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_tanh_40_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_40_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_tanh_40_0_0' (12#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_axis_tanh_40_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_0_0' (13#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_1_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_1_0' (14#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_7_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_7_0' (15#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_2_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_2_0' (16#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'floating_point_2' of module 'bd_fpga_floating_point_2_0' requires 12 connections, but only 11 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:592]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_0_1' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_0_1' (17#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_2_1' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_2_1' (18#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'floating_point_4' of module 'bd_fpga_floating_point_2_1' requires 12 connections, but only 11 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:620]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_1_1' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_1_1' (19#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_3_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_3_0' (20#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_4_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_4_0' (21#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'floating_point_7' of module 'bd_fpga_floating_point_4_0' requires 12 connections, but only 11 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:656]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_5_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_5_0' (22#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_floating_point_6_1' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_6_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_floating_point_6_1' (23#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_floating_point_6_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_processing_system7_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_processing_system7_0_0' (24#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'bd_fpga_processing_system7_0_0' requires 110 connections, but only 102 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:692]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_ps7_0_axi_periph_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:946]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1O79LI2' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:1246]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_auto_pc_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_auto_pc_0' (25#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'bd_fpga_auto_pc_0' requires 59 connections, but only 56 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:1477]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1O79LI2' (26#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:1246]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_ps7_0_axi_periph_0' (27#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:946]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_rst_ps7_0_100M_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_rst_ps7_0_100M_0' (28#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'bd_fpga_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:856]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_smartconnect_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_smartconnect_0_0' (29#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:932]
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_system_ila_0_0' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_system_ila_0_0' (30#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/.Xil/Vivado-19368-Tyler-PC/realtime/bd_fpga_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:357]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_dot_20_10_0'. This will prevent further optimization [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'floating_point_10'. This will prevent further optimization [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:579]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga' (31#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/synth/bd_fpga.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_wrapper' (32#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/hdl/bd_fpga_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1O79LI2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1O79LI2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 538.813 ; gain = 166.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 538.813 ; gain = 166.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 538.813 ; gain = 166.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc] for cell 'bd_fpga_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc] for cell 'bd_fpga_i/processing_system7_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_0_0/bd_fpga_floating_point_0_0/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_0_0/bd_fpga_floating_point_0_0/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axi_dma_0_0/bd_fpga_axi_dma_0_0/bd_fpga_axi_dma_0_0_in_context.xdc] for cell 'bd_fpga_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axi_dma_0_0/bd_fpga_axi_dma_0_0/bd_fpga_axi_dma_0_0_in_context.xdc] for cell 'bd_fpga_i/axi_dma_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_rst_ps7_0_100M_0/bd_fpga_rst_ps7_0_100M_0/bd_fpga_rst_ps7_0_100M_0_in_context.xdc] for cell 'bd_fpga_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_rst_ps7_0_100M_0/bd_fpga_rst_ps7_0_100M_0/bd_fpga_rst_ps7_0_100M_0_in_context.xdc] for cell 'bd_fpga_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_fpga_smartconnect_0_0/bd_fpga_smartconnect_0_0_in_context.xdc] for cell 'bd_fpga_i/smartconnect_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_fpga_smartconnect_0_0/bd_fpga_smartconnect_0_0_in_context.xdc] for cell 'bd_fpga_i/smartconnect_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_system_ila_0_0/bd_fpga_system_ila_0_0/bd_fpga_system_ila_0_0_in_context.xdc] for cell 'bd_fpga_i/system_ila_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_system_ila_0_0/bd_fpga_system_ila_0_0/bd_fpga_system_ila_0_0_in_context.xdc] for cell 'bd_fpga_i/system_ila_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_2_0/bd_fpga_floating_point_2_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_2'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_2_0/bd_fpga_floating_point_2_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_2'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_20_10_0_0/bd_fpga_axis_dot_20_10_0_0/bd_fpga_axis_dot_20_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_20_10_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_20_10_0_0/bd_fpga_axis_dot_20_10_0_0/bd_fpga_axis_dot_20_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_20_10_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_10_0_0/bd_fpga_axis_bias_10_0_0/bd_fpga_axis_bias_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_10_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_10_0_0/bd_fpga_axis_bias_10_0_0/bd_fpga_axis_bias_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_10_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_1_0/bd_fpga_floating_point_1_0/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_1'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_1_0/bd_fpga_floating_point_1_0/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_1'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_10_0_0/bd_fpga_axis_tanh_10_0_0/bd_fpga_axis_tanh_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_10_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_10_0_0/bd_fpga_axis_tanh_10_0_0/bd_fpga_axis_tanh_10_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_10_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_80_40_0_0/bd_fpga_axis_dot_80_40_0_0/bd_fpga_axis_dot_80_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_80_40_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_80_40_0_0/bd_fpga_axis_dot_80_40_0_0/bd_fpga_axis_dot_80_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_80_40_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_0_1/bd_fpga_floating_point_0_1/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_3'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_0_1/bd_fpga_floating_point_0_1/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_3'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_40_0_0/bd_fpga_axis_bias_40_0_0/bd_fpga_axis_bias_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_40_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_40_0_0/bd_fpga_axis_bias_40_0_0/bd_fpga_axis_bias_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_40_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_2_1/bd_fpga_floating_point_2_1/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_4'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_2_1/bd_fpga_floating_point_2_1/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_4'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_1_1/bd_fpga_floating_point_1_1/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_5'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_1_1/bd_fpga_floating_point_1_1/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_5'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_40_0_0/bd_fpga_axis_tanh_40_0_0/bd_fpga_axis_tanh_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_40_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_40_0_0/bd_fpga_axis_tanh_40_0_0/bd_fpga_axis_tanh_40_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_40_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_40_20_0_0/bd_fpga_axis_dot_40_20_0_0/bd_fpga_axis_dot_40_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_40_20_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_40_20_0_0/bd_fpga_axis_dot_40_20_0_0/bd_fpga_axis_dot_40_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_dot_40_20_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_3_0/bd_fpga_floating_point_3_0/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_6'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_3_0/bd_fpga_floating_point_3_0/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_6'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_4_0/bd_fpga_floating_point_4_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_7'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_4_0/bd_fpga_floating_point_4_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_7'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_5_0/bd_fpga_floating_point_5_0/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_8'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_5_0/bd_fpga_floating_point_5_0/bd_fpga_floating_point_1_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_8'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_20_0_0/bd_fpga_axis_bias_20_0_0/bd_fpga_axis_bias_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_20_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_20_0_0/bd_fpga_axis_bias_20_0_0/bd_fpga_axis_bias_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_bias_20_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_20_0_0/bd_fpga_axis_tanh_20_0_0/bd_fpga_axis_tanh_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_20_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_tanh_20_0_0/bd_fpga_axis_tanh_20_0_0/bd_fpga_axis_tanh_20_0_0_in_context.xdc] for cell 'bd_fpga_i/axis_tanh_20_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_actual_axis_dot_20_10_0_1/bd_fpga_actual_axis_dot_20_10_0_1/bd_fpga_actual_axis_dot_20_10_0_1_in_context.xdc] for cell 'bd_fpga_i/actual_axis_dot_20_10_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_actual_axis_dot_20_10_0_1/bd_fpga_actual_axis_dot_20_10_0_1/bd_fpga_actual_axis_dot_20_10_0_1_in_context.xdc] for cell 'bd_fpga_i/actual_axis_dot_20_10_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_actual_axis_bias_10_0_0/bd_fpga_actual_axis_bias_10_0_0/bd_fpga_actual_axis_bias_10_0_0_in_context.xdc] for cell 'bd_fpga_i/actual_axis_bias_10_0'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_actual_axis_bias_10_0_0/bd_fpga_actual_axis_bias_10_0_0/bd_fpga_actual_axis_bias_10_0_0_in_context.xdc] for cell 'bd_fpga_i/actual_axis_bias_10_0'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_6_1/bd_fpga_floating_point_6_1/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_9'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_6_1/bd_fpga_floating_point_6_1/bd_fpga_floating_point_0_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_9'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_7_0/bd_fpga_floating_point_7_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_10'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_floating_point_7_0/bd_fpga_floating_point_7_0/bd_fpga_floating_point_2_0_in_context.xdc] for cell 'bd_fpga_i/floating_point_10'
Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_auto_pc_0/bd_fpga_auto_pc_0/bd_fpga_auto_pc_0_in_context.xdc] for cell 'bd_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_auto_pc_0/bd_fpga_auto_pc_0/bd_fpga_auto_pc_0_in_context.xdc] for cell 'bd_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.961 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 873.027 ; gain = 0.145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 873.027 ; gain = 500.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 873.027 ; gain = 500.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0/bd_fpga_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for bd_fpga_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_dot_20_10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_bias_10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_tanh_10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_dot_80_40_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_bias_40_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_tanh_40_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_dot_40_20_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_bias_20_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/axis_tanh_20_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/actual_axis_dot_20_10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/actual_axis_bias_10_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/floating_point_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 873.027 ; gain = 500.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 873.027 ; gain = 500.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design bd_fpga_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 873.027 ; gain = 500.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_fpga_i/processing_system7_0/FCLK_CLK0' to pin 'bd_fpga_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 877.332 ; gain = 505.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 877.629 ; gain = 505.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |bd_fpga_auto_pc_0                 |         1|
|2     |bd_fpga_actual_axis_bias_10_0_0   |         1|
|3     |bd_fpga_actual_axis_dot_20_10_0_1 |         1|
|4     |bd_fpga_axi_dma_0_0               |         1|
|5     |bd_fpga_axis_bias_10_0_0          |         1|
|6     |bd_fpga_axis_bias_20_0_0          |         1|
|7     |bd_fpga_axis_bias_40_0_0          |         1|
|8     |bd_fpga_axis_dot_20_10_0_0        |         1|
|9     |bd_fpga_axis_dot_40_20_0_0        |         1|
|10    |bd_fpga_axis_dot_80_40_0_0        |         1|
|11    |bd_fpga_axis_tanh_10_0_0          |         1|
|12    |bd_fpga_axis_tanh_20_0_0          |         1|
|13    |bd_fpga_axis_tanh_40_0_0          |         1|
|14    |bd_fpga_floating_point_0_0        |         1|
|15    |bd_fpga_floating_point_1_0        |         1|
|16    |bd_fpga_floating_point_7_0        |         1|
|17    |bd_fpga_floating_point_2_0        |         1|
|18    |bd_fpga_floating_point_0_1        |         1|
|19    |bd_fpga_floating_point_2_1        |         1|
|20    |bd_fpga_floating_point_1_1        |         1|
|21    |bd_fpga_floating_point_3_0        |         1|
|22    |bd_fpga_floating_point_4_0        |         1|
|23    |bd_fpga_floating_point_5_0        |         1|
|24    |bd_fpga_floating_point_6_1        |         1|
|25    |bd_fpga_processing_system7_0_0    |         1|
|26    |bd_fpga_rst_ps7_0_100M_0          |         1|
|27    |bd_fpga_smartconnect_0_0          |         1|
|28    |bd_fpga_system_ila_0_0            |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |bd_fpga_actual_axis_bias_10_0_0   |     1|
|2     |bd_fpga_actual_axis_dot_20_10_0_1 |     1|
|3     |bd_fpga_auto_pc_0                 |     1|
|4     |bd_fpga_axi_dma_0_0               |     1|
|5     |bd_fpga_axis_bias_10_0_0          |     1|
|6     |bd_fpga_axis_bias_20_0_0          |     1|
|7     |bd_fpga_axis_bias_40_0_0          |     1|
|8     |bd_fpga_axis_dot_20_10_0_0        |     1|
|9     |bd_fpga_axis_dot_40_20_0_0        |     1|
|10    |bd_fpga_axis_dot_80_40_0_0        |     1|
|11    |bd_fpga_axis_tanh_10_0_0          |     1|
|12    |bd_fpga_axis_tanh_20_0_0          |     1|
|13    |bd_fpga_axis_tanh_40_0_0          |     1|
|14    |bd_fpga_floating_point_0_0        |     1|
|15    |bd_fpga_floating_point_0_1        |     1|
|16    |bd_fpga_floating_point_1_0        |     1|
|17    |bd_fpga_floating_point_1_1        |     1|
|18    |bd_fpga_floating_point_2_0        |     1|
|19    |bd_fpga_floating_point_2_1        |     1|
|20    |bd_fpga_floating_point_3_0        |     1|
|21    |bd_fpga_floating_point_4_0        |     1|
|22    |bd_fpga_floating_point_5_0        |     1|
|23    |bd_fpga_floating_point_6_1        |     1|
|24    |bd_fpga_floating_point_7_0        |     1|
|25    |bd_fpga_processing_system7_0_0    |     1|
|26    |bd_fpga_rst_ps7_0_100M_0          |     1|
|27    |bd_fpga_smartconnect_0_0          |     1|
|28    |bd_fpga_system_ila_0_0            |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------+------+
|      |Instance             |Module                     |Cells |
+------+---------------------+---------------------------+------+
|1     |top                  |                           |  2253|
|2     |  bd_fpga_i          |bd_fpga                    |  2253|
|3     |    ps7_0_axi_periph |bd_fpga_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_1O79LI2   |   177|
+------+---------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 888.211 ; gain = 181.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.211 ; gain = 515.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 909.180 ; gain = 537.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/synth_1/bd_fpga_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_fpga_wrapper_utilization_synth.rpt -pb bd_fpga_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  6 01:07:53 2020...
