# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/thresh_0_3/src/thresh.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/thresh_0_3/sim/thresh_0.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_5/src/delay_line.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_5/src/single_register.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_5/src/rgb2ycbcr.v" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_5/sim/rgb2ycbcr_0.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/centroid.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/cross.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" \
"../../../../../../../register.v" \
"../../../../../../../sum_register.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/vp.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
