/**
 * \file IfxLmu_reg.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 * Version: TC38XA_UM_V1.5.0.R0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *                                 IMPORTANT NOTICE
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 * \defgroup IfxSfr_Lmu_Registers_Cfg Lmu address
 * \ingroup IfxSfr_Lmu_Registers
 * 
 * \defgroup IfxSfr_Lmu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu0 2-LMU0
 * \ingroup IfxSfr_Lmu_Registers_Cfg */
#ifndef IFXLMU_REG_H
#define IFXLMU_REG_H 1
/******************************************************************************/
#include "IfxLmu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/* IfxSfr_Lmu_Registers_Cfg_BaseAddress */

/* LMU object */
#define MODULE_LMU0  /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xF8100000u))


/******************************************************************************/
/******************************************************************************/
/* IfxSfr_Lmu_Registers_Cfg_Lmu0 */
/* 0, LMU Clock Control Register */
#define LMU0_CLC  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_CLC*)0xF8100000u)

/* 8, LMU Module ID Register */
#define LMU0_MODID  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MODID*)0xF8100008u)

/* 10, LMU Access Enable Register 0 */
#define LMU0_ACCEN0  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN0*)0xF8100010u)

/* 14, LMU Access Enable Register 1 */
#define LMU0_ACCEN1  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN1*)0xF8100014u)

/* 20, LMU Memory Control Register */
#define LMU0_MEMCON  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xF8100020u)

/* 24, LMU Safety Control Register */
#define LMU0_SCTRL  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xF8100024u)

/* 50, LMU Region Lower Address Register */
#define LMU0_RGN0_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100050u)
/** Alias (User Manual Name) for LMU0_RGN0_LA.
* To use register names with standard convension, please use LMU0_RGN0_LA.
*/
#define LMU0_RGNLA0 (LMU0_RGN0_LA)

/* 54, LMU Region Upper Address Register */
#define LMU0_RGN0_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100054u)
/** Alias (User Manual Name) for LMU0_RGN0_UA.
* To use register names with standard convension, please use LMU0_RGN0_UA.
*/
#define LMU0_RGNUA0 (LMU0_RGN0_UA)

/* 58, LMU Region Write Access Enable Register A */
#define LMU0_RGN0_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100058u)
/** Alias (User Manual Name) for LMU0_RGN0_ACCENA.
* To use register names with standard convension, please use LMU0_RGN0_ACCENA.
*/
#define LMU0_RGNACCENWA0 (LMU0_RGN0_ACCENA)

/* 5C, LMU Region Write Access Enable Register B */
#define LMU0_RGN0_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810005Cu)
/** Alias (User Manual Name) for LMU0_RGN0_ACCENB.
* To use register names with standard convension, please use LMU0_RGN0_ACCENB.
*/
#define LMU0_RGNACCENWB0 (LMU0_RGN0_ACCENB)

/* 60, LMU Region Lower Address Register */
#define LMU0_RGN1_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100060u)
/** Alias (User Manual Name) for LMU0_RGN1_LA.
* To use register names with standard convension, please use LMU0_RGN1_LA.
*/
#define LMU0_RGNLA1 (LMU0_RGN1_LA)

/* 64, LMU Region Upper Address Register */
#define LMU0_RGN1_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100064u)
/** Alias (User Manual Name) for LMU0_RGN1_UA.
* To use register names with standard convension, please use LMU0_RGN1_UA.
*/
#define LMU0_RGNUA1 (LMU0_RGN1_UA)

/* 68, LMU Region Write Access Enable Register A */
#define LMU0_RGN1_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100068u)
/** Alias (User Manual Name) for LMU0_RGN1_ACCENA.
* To use register names with standard convension, please use LMU0_RGN1_ACCENA.
*/
#define LMU0_RGNACCENWA1 (LMU0_RGN1_ACCENA)

/* 6C, LMU Region Write Access Enable Register B */
#define LMU0_RGN1_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810006Cu)
/** Alias (User Manual Name) for LMU0_RGN1_ACCENB.
* To use register names with standard convension, please use LMU0_RGN1_ACCENB.
*/
#define LMU0_RGNACCENWB1 (LMU0_RGN1_ACCENB)

/* 70, LMU Region Lower Address Register */
#define LMU0_RGN2_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100070u)
/** Alias (User Manual Name) for LMU0_RGN2_LA.
* To use register names with standard convension, please use LMU0_RGN2_LA.
*/
#define LMU0_RGNLA2 (LMU0_RGN2_LA)

/* 74, LMU Region Upper Address Register */
#define LMU0_RGN2_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100074u)
/** Alias (User Manual Name) for LMU0_RGN2_UA.
* To use register names with standard convension, please use LMU0_RGN2_UA.
*/
#define LMU0_RGNUA2 (LMU0_RGN2_UA)

/* 78, LMU Region Write Access Enable Register A */
#define LMU0_RGN2_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100078u)
/** Alias (User Manual Name) for LMU0_RGN2_ACCENA.
* To use register names with standard convension, please use LMU0_RGN2_ACCENA.
*/
#define LMU0_RGNACCENWA2 (LMU0_RGN2_ACCENA)

/* 7C, LMU Region Write Access Enable Register B */
#define LMU0_RGN2_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810007Cu)
/** Alias (User Manual Name) for LMU0_RGN2_ACCENB.
* To use register names with standard convension, please use LMU0_RGN2_ACCENB.
*/
#define LMU0_RGNACCENWB2 (LMU0_RGN2_ACCENB)

/* 80, LMU Region Lower Address Register */
#define LMU0_RGN3_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100080u)
/** Alias (User Manual Name) for LMU0_RGN3_LA.
* To use register names with standard convension, please use LMU0_RGN3_LA.
*/
#define LMU0_RGNLA3 (LMU0_RGN3_LA)

/* 84, LMU Region Upper Address Register */
#define LMU0_RGN3_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100084u)
/** Alias (User Manual Name) for LMU0_RGN3_UA.
* To use register names with standard convension, please use LMU0_RGN3_UA.
*/
#define LMU0_RGNUA3 (LMU0_RGN3_UA)

/* 88, LMU Region Write Access Enable Register A */
#define LMU0_RGN3_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100088u)
/** Alias (User Manual Name) for LMU0_RGN3_ACCENA.
* To use register names with standard convension, please use LMU0_RGN3_ACCENA.
*/
#define LMU0_RGNACCENWA3 (LMU0_RGN3_ACCENA)

/* 8C, LMU Region Write Access Enable Register B */
#define LMU0_RGN3_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810008Cu)
/** Alias (User Manual Name) for LMU0_RGN3_ACCENB.
* To use register names with standard convension, please use LMU0_RGN3_ACCENB.
*/
#define LMU0_RGNACCENWB3 (LMU0_RGN3_ACCENB)

/* 90, LMU Region Lower Address Register */
#define LMU0_RGN4_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100090u)
/** Alias (User Manual Name) for LMU0_RGN4_LA.
* To use register names with standard convension, please use LMU0_RGN4_LA.
*/
#define LMU0_RGNLA4 (LMU0_RGN4_LA)

/* 94, LMU Region Upper Address Register */
#define LMU0_RGN4_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100094u)
/** Alias (User Manual Name) for LMU0_RGN4_UA.
* To use register names with standard convension, please use LMU0_RGN4_UA.
*/
#define LMU0_RGNUA4 (LMU0_RGN4_UA)

/* 98, LMU Region Write Access Enable Register A */
#define LMU0_RGN4_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100098u)
/** Alias (User Manual Name) for LMU0_RGN4_ACCENA.
* To use register names with standard convension, please use LMU0_RGN4_ACCENA.
*/
#define LMU0_RGNACCENWA4 (LMU0_RGN4_ACCENA)

/* 9C, LMU Region Write Access Enable Register B */
#define LMU0_RGN4_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810009Cu)
/** Alias (User Manual Name) for LMU0_RGN4_ACCENB.
* To use register names with standard convension, please use LMU0_RGN4_ACCENB.
*/
#define LMU0_RGNACCENWB4 (LMU0_RGN4_ACCENB)

/* A0, LMU Region Lower Address Register */
#define LMU0_RGN5_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000A0u)
/** Alias (User Manual Name) for LMU0_RGN5_LA.
* To use register names with standard convension, please use LMU0_RGN5_LA.
*/
#define LMU0_RGNLA5 (LMU0_RGN5_LA)

/* A4, LMU Region Upper Address Register */
#define LMU0_RGN5_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000A4u)
/** Alias (User Manual Name) for LMU0_RGN5_UA.
* To use register names with standard convension, please use LMU0_RGN5_UA.
*/
#define LMU0_RGNUA5 (LMU0_RGN5_UA)

/* A8, LMU Region Write Access Enable Register A */
#define LMU0_RGN5_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000A8u)
/** Alias (User Manual Name) for LMU0_RGN5_ACCENA.
* To use register names with standard convension, please use LMU0_RGN5_ACCENA.
*/
#define LMU0_RGNACCENWA5 (LMU0_RGN5_ACCENA)

/* AC, LMU Region Write Access Enable Register B */
#define LMU0_RGN5_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000ACu)
/** Alias (User Manual Name) for LMU0_RGN5_ACCENB.
* To use register names with standard convension, please use LMU0_RGN5_ACCENB.
*/
#define LMU0_RGNACCENWB5 (LMU0_RGN5_ACCENB)

/* B0, LMU Region Lower Address Register */
#define LMU0_RGN6_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000B0u)
/** Alias (User Manual Name) for LMU0_RGN6_LA.
* To use register names with standard convension, please use LMU0_RGN6_LA.
*/
#define LMU0_RGNLA6 (LMU0_RGN6_LA)

/* B4, LMU Region Upper Address Register */
#define LMU0_RGN6_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000B4u)
/** Alias (User Manual Name) for LMU0_RGN6_UA.
* To use register names with standard convension, please use LMU0_RGN6_UA.
*/
#define LMU0_RGNUA6 (LMU0_RGN6_UA)

/* B8, LMU Region Write Access Enable Register A */
#define LMU0_RGN6_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000B8u)
/** Alias (User Manual Name) for LMU0_RGN6_ACCENA.
* To use register names with standard convension, please use LMU0_RGN6_ACCENA.
*/
#define LMU0_RGNACCENWA6 (LMU0_RGN6_ACCENA)

/* BC, LMU Region Write Access Enable Register B */
#define LMU0_RGN6_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000BCu)
/** Alias (User Manual Name) for LMU0_RGN6_ACCENB.
* To use register names with standard convension, please use LMU0_RGN6_ACCENB.
*/
#define LMU0_RGNACCENWB6 (LMU0_RGN6_ACCENB)

/* C0, LMU Region Lower Address Register */
#define LMU0_RGN7_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000C0u)
/** Alias (User Manual Name) for LMU0_RGN7_LA.
* To use register names with standard convension, please use LMU0_RGN7_LA.
*/
#define LMU0_RGNLA7 (LMU0_RGN7_LA)

/* C4, LMU Region Upper Address Register */
#define LMU0_RGN7_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000C4u)
/** Alias (User Manual Name) for LMU0_RGN7_UA.
* To use register names with standard convension, please use LMU0_RGN7_UA.
*/
#define LMU0_RGNUA7 (LMU0_RGN7_UA)

/* C8, LMU Region Write Access Enable Register A */
#define LMU0_RGN7_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000C8u)
/** Alias (User Manual Name) for LMU0_RGN7_ACCENA.
* To use register names with standard convension, please use LMU0_RGN7_ACCENA.
*/
#define LMU0_RGNACCENWA7 (LMU0_RGN7_ACCENA)

/* CC, LMU Region Write Access Enable Register B */
#define LMU0_RGN7_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000CCu)
/** Alias (User Manual Name) for LMU0_RGN7_ACCENB.
* To use register names with standard convension, please use LMU0_RGN7_ACCENB.
*/
#define LMU0_RGNACCENWB7 (LMU0_RGN7_ACCENB)

/* D0, LMU Region Lower Address Register */
#define LMU0_RGN8_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000D0u)
/** Alias (User Manual Name) for LMU0_RGN8_LA.
* To use register names with standard convension, please use LMU0_RGN8_LA.
*/
#define LMU0_RGNLA8 (LMU0_RGN8_LA)

/* D4, LMU Region Upper Address Register */
#define LMU0_RGN8_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000D4u)
/** Alias (User Manual Name) for LMU0_RGN8_UA.
* To use register names with standard convension, please use LMU0_RGN8_UA.
*/
#define LMU0_RGNUA8 (LMU0_RGN8_UA)

/* D8, LMU Region Write Access Enable Register A */
#define LMU0_RGN8_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000D8u)
/** Alias (User Manual Name) for LMU0_RGN8_ACCENA.
* To use register names with standard convension, please use LMU0_RGN8_ACCENA.
*/
#define LMU0_RGNACCENWA8 (LMU0_RGN8_ACCENA)

/* DC, LMU Region Write Access Enable Register B */
#define LMU0_RGN8_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000DCu)
/** Alias (User Manual Name) for LMU0_RGN8_ACCENB.
* To use register names with standard convension, please use LMU0_RGN8_ACCENB.
*/
#define LMU0_RGNACCENWB8 (LMU0_RGN8_ACCENB)

/* E0, LMU Region Lower Address Register */
#define LMU0_RGN9_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000E0u)
/** Alias (User Manual Name) for LMU0_RGN9_LA.
* To use register names with standard convension, please use LMU0_RGN9_LA.
*/
#define LMU0_RGNLA9 (LMU0_RGN9_LA)

/* E4, LMU Region Upper Address Register */
#define LMU0_RGN9_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000E4u)
/** Alias (User Manual Name) for LMU0_RGN9_UA.
* To use register names with standard convension, please use LMU0_RGN9_UA.
*/
#define LMU0_RGNUA9 (LMU0_RGN9_UA)

/* E8, LMU Region Write Access Enable Register A */
#define LMU0_RGN9_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000E8u)
/** Alias (User Manual Name) for LMU0_RGN9_ACCENA.
* To use register names with standard convension, please use LMU0_RGN9_ACCENA.
*/
#define LMU0_RGNACCENWA9 (LMU0_RGN9_ACCENA)

/* EC, LMU Region Write Access Enable Register B */
#define LMU0_RGN9_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000ECu)
/** Alias (User Manual Name) for LMU0_RGN9_ACCENB.
* To use register names with standard convension, please use LMU0_RGN9_ACCENB.
*/
#define LMU0_RGNACCENWB9 (LMU0_RGN9_ACCENB)

/* F0, LMU Region Lower Address Register */
#define LMU0_RGN10_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF81000F0u)
/** Alias (User Manual Name) for LMU0_RGN10_LA.
* To use register names with standard convension, please use LMU0_RGN10_LA.
*/
#define LMU0_RGNLA10 (LMU0_RGN10_LA)

/* F4, LMU Region Upper Address Register */
#define LMU0_RGN10_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF81000F4u)
/** Alias (User Manual Name) for LMU0_RGN10_UA.
* To use register names with standard convension, please use LMU0_RGN10_UA.
*/
#define LMU0_RGNUA10 (LMU0_RGN10_UA)

/* F8, LMU Region Write Access Enable Register A */
#define LMU0_RGN10_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF81000F8u)
/** Alias (User Manual Name) for LMU0_RGN10_ACCENA.
* To use register names with standard convension, please use LMU0_RGN10_ACCENA.
*/
#define LMU0_RGNACCENWA10 (LMU0_RGN10_ACCENA)

/* FC, LMU Region Write Access Enable Register B */
#define LMU0_RGN10_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF81000FCu)
/** Alias (User Manual Name) for LMU0_RGN10_ACCENB.
* To use register names with standard convension, please use LMU0_RGN10_ACCENB.
*/
#define LMU0_RGNACCENWB10 (LMU0_RGN10_ACCENB)

/* 100, LMU Region Lower Address Register */
#define LMU0_RGN11_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100100u)
/** Alias (User Manual Name) for LMU0_RGN11_LA.
* To use register names with standard convension, please use LMU0_RGN11_LA.
*/
#define LMU0_RGNLA11 (LMU0_RGN11_LA)

/* 104, LMU Region Upper Address Register */
#define LMU0_RGN11_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100104u)
/** Alias (User Manual Name) for LMU0_RGN11_UA.
* To use register names with standard convension, please use LMU0_RGN11_UA.
*/
#define LMU0_RGNUA11 (LMU0_RGN11_UA)

/* 108, LMU Region Write Access Enable Register A */
#define LMU0_RGN11_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100108u)
/** Alias (User Manual Name) for LMU0_RGN11_ACCENA.
* To use register names with standard convension, please use LMU0_RGN11_ACCENA.
*/
#define LMU0_RGNACCENWA11 (LMU0_RGN11_ACCENA)

/* 10C, LMU Region Write Access Enable Register B */
#define LMU0_RGN11_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810010Cu)
/** Alias (User Manual Name) for LMU0_RGN11_ACCENB.
* To use register names with standard convension, please use LMU0_RGN11_ACCENB.
*/
#define LMU0_RGNACCENWB11 (LMU0_RGN11_ACCENB)

/* 110, LMU Region Lower Address Register */
#define LMU0_RGN12_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100110u)
/** Alias (User Manual Name) for LMU0_RGN12_LA.
* To use register names with standard convension, please use LMU0_RGN12_LA.
*/
#define LMU0_RGNLA12 (LMU0_RGN12_LA)

/* 114, LMU Region Upper Address Register */
#define LMU0_RGN12_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100114u)
/** Alias (User Manual Name) for LMU0_RGN12_UA.
* To use register names with standard convension, please use LMU0_RGN12_UA.
*/
#define LMU0_RGNUA12 (LMU0_RGN12_UA)

/* 118, LMU Region Write Access Enable Register A */
#define LMU0_RGN12_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100118u)
/** Alias (User Manual Name) for LMU0_RGN12_ACCENA.
* To use register names with standard convension, please use LMU0_RGN12_ACCENA.
*/
#define LMU0_RGNACCENWA12 (LMU0_RGN12_ACCENA)

/* 11C, LMU Region Write Access Enable Register B */
#define LMU0_RGN12_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810011Cu)
/** Alias (User Manual Name) for LMU0_RGN12_ACCENB.
* To use register names with standard convension, please use LMU0_RGN12_ACCENB.
*/
#define LMU0_RGNACCENWB12 (LMU0_RGN12_ACCENB)

/* 120, LMU Region Lower Address Register */
#define LMU0_RGN13_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100120u)
/** Alias (User Manual Name) for LMU0_RGN13_LA.
* To use register names with standard convension, please use LMU0_RGN13_LA.
*/
#define LMU0_RGNLA13 (LMU0_RGN13_LA)

/* 124, LMU Region Upper Address Register */
#define LMU0_RGN13_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100124u)
/** Alias (User Manual Name) for LMU0_RGN13_UA.
* To use register names with standard convension, please use LMU0_RGN13_UA.
*/
#define LMU0_RGNUA13 (LMU0_RGN13_UA)

/* 128, LMU Region Write Access Enable Register A */
#define LMU0_RGN13_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100128u)
/** Alias (User Manual Name) for LMU0_RGN13_ACCENA.
* To use register names with standard convension, please use LMU0_RGN13_ACCENA.
*/
#define LMU0_RGNACCENWA13 (LMU0_RGN13_ACCENA)

/* 12C, LMU Region Write Access Enable Register B */
#define LMU0_RGN13_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810012Cu)
/** Alias (User Manual Name) for LMU0_RGN13_ACCENB.
* To use register names with standard convension, please use LMU0_RGN13_ACCENB.
*/
#define LMU0_RGNACCENWB13 (LMU0_RGN13_ACCENB)

/* 130, LMU Region Lower Address Register */
#define LMU0_RGN14_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100130u)
/** Alias (User Manual Name) for LMU0_RGN14_LA.
* To use register names with standard convension, please use LMU0_RGN14_LA.
*/
#define LMU0_RGNLA14 (LMU0_RGN14_LA)

/* 134, LMU Region Upper Address Register */
#define LMU0_RGN14_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100134u)
/** Alias (User Manual Name) for LMU0_RGN14_UA.
* To use register names with standard convension, please use LMU0_RGN14_UA.
*/
#define LMU0_RGNUA14 (LMU0_RGN14_UA)

/* 138, LMU Region Write Access Enable Register A */
#define LMU0_RGN14_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100138u)
/** Alias (User Manual Name) for LMU0_RGN14_ACCENA.
* To use register names with standard convension, please use LMU0_RGN14_ACCENA.
*/
#define LMU0_RGNACCENWA14 (LMU0_RGN14_ACCENA)

/* 13C, LMU Region Write Access Enable Register B */
#define LMU0_RGN14_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810013Cu)
/** Alias (User Manual Name) for LMU0_RGN14_ACCENB.
* To use register names with standard convension, please use LMU0_RGN14_ACCENB.
*/
#define LMU0_RGNACCENWB14 (LMU0_RGN14_ACCENB)

/* 140, LMU Region Lower Address Register */
#define LMU0_RGN15_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_LA*)0xF8100140u)
/** Alias (User Manual Name) for LMU0_RGN15_LA.
* To use register names with standard convension, please use LMU0_RGN15_LA.
*/
#define LMU0_RGNLA15 (LMU0_RGN15_LA)

/* 144, LMU Region Upper Address Register */
#define LMU0_RGN15_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_UA*)0xF8100144u)
/** Alias (User Manual Name) for LMU0_RGN15_UA.
* To use register names with standard convension, please use LMU0_RGN15_UA.
*/
#define LMU0_RGNUA15 (LMU0_RGN15_UA)

/* 148, LMU Region Write Access Enable Register A */
#define LMU0_RGN15_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENA*)0xF8100148u)
/** Alias (User Manual Name) for LMU0_RGN15_ACCENA.
* To use register names with standard convension, please use LMU0_RGN15_ACCENA.
*/
#define LMU0_RGNACCENWA15 (LMU0_RGN15_ACCENA)

/* 14C, LMU Region Write Access Enable Register B */
#define LMU0_RGN15_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCENB*)0xF810014Cu)
/** Alias (User Manual Name) for LMU0_RGN15_ACCENB.
* To use register names with standard convension, please use LMU0_RGN15_ACCENB.
*/
#define LMU0_RGNACCENWB15 (LMU0_RGN15_ACCENB)

/* 158, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN0_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100158u)
/** Alias (User Manual Name) for LMU0_RGNACCEN0_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN0_RA.
*/
#define LMU0_RGNACCENRA0 (LMU0_RGNACCEN0_RA)

/* 15C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN0_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810015Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN0_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN0_RB.
*/
#define LMU0_RGNACCENRB0 (LMU0_RGNACCEN0_RB)

/* 168, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN1_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100168u)
/** Alias (User Manual Name) for LMU0_RGNACCEN1_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN1_RA.
*/
#define LMU0_RGNACCENRA1 (LMU0_RGNACCEN1_RA)

/* 16C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN1_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810016Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN1_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN1_RB.
*/
#define LMU0_RGNACCENRB1 (LMU0_RGNACCEN1_RB)

/* 178, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN2_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100178u)
/** Alias (User Manual Name) for LMU0_RGNACCEN2_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN2_RA.
*/
#define LMU0_RGNACCENRA2 (LMU0_RGNACCEN2_RA)

/* 17C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN2_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810017Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN2_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN2_RB.
*/
#define LMU0_RGNACCENRB2 (LMU0_RGNACCEN2_RB)

/* 188, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN3_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100188u)
/** Alias (User Manual Name) for LMU0_RGNACCEN3_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN3_RA.
*/
#define LMU0_RGNACCENRA3 (LMU0_RGNACCEN3_RA)

/* 18C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN3_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810018Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN3_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN3_RB.
*/
#define LMU0_RGNACCENRB3 (LMU0_RGNACCEN3_RB)

/* 198, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN4_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100198u)
/** Alias (User Manual Name) for LMU0_RGNACCEN4_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN4_RA.
*/
#define LMU0_RGNACCENRA4 (LMU0_RGNACCEN4_RA)

/* 19C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN4_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810019Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN4_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN4_RB.
*/
#define LMU0_RGNACCENRB4 (LMU0_RGNACCEN4_RB)

/* 1A8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN5_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001A8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN5_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN5_RA.
*/
#define LMU0_RGNACCENRA5 (LMU0_RGNACCEN5_RA)

/* 1AC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN5_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001ACu)
/** Alias (User Manual Name) for LMU0_RGNACCEN5_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN5_RB.
*/
#define LMU0_RGNACCENRB5 (LMU0_RGNACCEN5_RB)

/* 1B8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN6_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001B8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN6_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN6_RA.
*/
#define LMU0_RGNACCENRA6 (LMU0_RGNACCEN6_RA)

/* 1BC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN6_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001BCu)
/** Alias (User Manual Name) for LMU0_RGNACCEN6_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN6_RB.
*/
#define LMU0_RGNACCENRB6 (LMU0_RGNACCEN6_RB)

/* 1C8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN7_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001C8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN7_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN7_RA.
*/
#define LMU0_RGNACCENRA7 (LMU0_RGNACCEN7_RA)

/* 1CC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN7_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001CCu)
/** Alias (User Manual Name) for LMU0_RGNACCEN7_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN7_RB.
*/
#define LMU0_RGNACCENRB7 (LMU0_RGNACCEN7_RB)

/* 1D8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN8_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001D8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN8_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN8_RA.
*/
#define LMU0_RGNACCENRA8 (LMU0_RGNACCEN8_RA)

/* 1DC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN8_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001DCu)
/** Alias (User Manual Name) for LMU0_RGNACCEN8_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN8_RB.
*/
#define LMU0_RGNACCENRB8 (LMU0_RGNACCEN8_RB)

/* 1E8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN9_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001E8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN9_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN9_RA.
*/
#define LMU0_RGNACCENRA9 (LMU0_RGNACCEN9_RA)

/* 1EC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN9_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001ECu)
/** Alias (User Manual Name) for LMU0_RGNACCEN9_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN9_RB.
*/
#define LMU0_RGNACCENRB9 (LMU0_RGNACCEN9_RB)

/* 1F8, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN10_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF81001F8u)
/** Alias (User Manual Name) for LMU0_RGNACCEN10_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN10_RA.
*/
#define LMU0_RGNACCENRA10 (LMU0_RGNACCEN10_RA)

/* 1FC, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN10_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF81001FCu)
/** Alias (User Manual Name) for LMU0_RGNACCEN10_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN10_RB.
*/
#define LMU0_RGNACCENRB10 (LMU0_RGNACCEN10_RB)

/* 208, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN11_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100208u)
/** Alias (User Manual Name) for LMU0_RGNACCEN11_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN11_RA.
*/
#define LMU0_RGNACCENRA11 (LMU0_RGNACCEN11_RA)

/* 20C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN11_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810020Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN11_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN11_RB.
*/
#define LMU0_RGNACCENRB11 (LMU0_RGNACCEN11_RB)

/* 218, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN12_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100218u)
/** Alias (User Manual Name) for LMU0_RGNACCEN12_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN12_RA.
*/
#define LMU0_RGNACCENRA12 (LMU0_RGNACCEN12_RA)

/* 21C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN12_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810021Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN12_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN12_RB.
*/
#define LMU0_RGNACCENRB12 (LMU0_RGNACCEN12_RB)

/* 228, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN13_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100228u)
/** Alias (User Manual Name) for LMU0_RGNACCEN13_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN13_RA.
*/
#define LMU0_RGNACCENRA13 (LMU0_RGNACCEN13_RA)

/* 22C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN13_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810022Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN13_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN13_RB.
*/
#define LMU0_RGNACCENRB13 (LMU0_RGNACCEN13_RB)

/* 238, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN14_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100238u)
/** Alias (User Manual Name) for LMU0_RGNACCEN14_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN14_RA.
*/
#define LMU0_RGNACCENRA14 (LMU0_RGNACCEN14_RA)

/* 23C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN14_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810023Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN14_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN14_RB.
*/
#define LMU0_RGNACCENRB14 (LMU0_RGNACCEN14_RB)

/* 248, LMU Region Read Access Enable Register A */
#define LMU0_RGNACCEN15_RA  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RA*)0xF8100248u)
/** Alias (User Manual Name) for LMU0_RGNACCEN15_RA.
* To use register names with standard convension, please use LMU0_RGNACCEN15_RA.
*/
#define LMU0_RGNACCENRA15 (LMU0_RGNACCEN15_RA)

/* 24C, LMU Region Read Access Enable Register B */
#define LMU0_RGNACCEN15_RB  /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGNACCEN_RB*)0xF810024Cu)
/** Alias (User Manual Name) for LMU0_RGNACCEN15_RB.
* To use register names with standard convension, please use LMU0_RGNACCEN15_RB.
*/
#define LMU0_RGNACCENRB15 (LMU0_RGNACCEN15_RB)



/******************************************************************************/

/******************************************************************************/

#endif  /* IFXLMU_REG_H */
