{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555821684864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555821684875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 23:41:24 2019 " "Processing started: Sat Apr 20 23:41:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555821684875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821684875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821684875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555821686195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555821686195 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555821696966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:/final/tianhao6/lab8_provided/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file h:/final/tianhao6/lab8_provided/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555821696966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821696966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT Init adc_sm.sv(24) " "Verilog HDL Declaration information at adc_sm.sv(24): object \"INIT\" differs only in case from object \"Init\" in the same scope" {  } { { "H:/Final/tianhao6/adc_sm.sv" "" { Text "H:/Final/tianhao6/adc_sm.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555821696997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:/final/tianhao6/adc_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file h:/final/tianhao6/adc_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_sm " "Found entity 1: adc_sm" {  } { { "H:/Final/tianhao6/adc_sm.sv" "" { Text "H:/Final/tianhao6/adc_sm.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555821697013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"IS\";  expecting \";\" audio_interface.vhd(7) " "Verilog HDL syntax error at audio_interface.vhd(7) near text: \"IS\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1555821697013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiotest.sv 0 0 " "Found 0 design units, including 0 entities, in source file audiotest.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697013 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or \"'\", or \".\" audio_interface.vhd(2) " "VHDL syntax error at audio_interface.vhd(2) near text \";\";  expecting \"(\", or \"'\", or \".\"" {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or \"'\", or \".\" audio_interface.vhd(3) " "VHDL syntax error at audio_interface.vhd(3) near text \";\";  expecting \"(\", or \"'\", or \".\"" {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 3 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or \"'\", or \".\" audio_interface.vhd(4) " "VHDL syntax error at audio_interface.vhd(4) near text \";\";  expecting \"(\", or \"'\", or \".\"" {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or \"'\", or \".\" audio_interface.vhd(5) " "VHDL syntax error at audio_interface.vhd(5) near text \";\";  expecting \"(\", or \"'\", or \".\"" {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "audio_interface audio_interface.vhd(7) " "Ignored construct audio_interface at audio_interface.vhd(7) due to previous errors" {  } { { "audio_interface.vhd" "" { Text "E:/My_Document/ECE385/Final/test/audio_interface.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file audio_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My_Document/ECE385/Final/test/output_files/test.map.smsg " "Generated suppressed messages file E:/My_Document/ECE385/Final/test/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555821697685 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 20 23:41:37 2019 " "Processing ended: Sat Apr 20 23:41:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555821697685 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555821697685 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555821697685 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555821697685 ""}
