
---------- Begin Simulation Statistics ----------
host_inst_rate                                 124755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333808                       # Number of bytes of host memory used
host_seconds                                   160.31                       # Real time elapsed on the host
host_tick_rate                              614929379                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.098582                       # Number of seconds simulated
sim_ticks                                 98581834000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29062.755960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25860.221826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   102452114500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  91055237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521054                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 95651.431249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 90983.054350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     745028998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2950                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    440267000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4839                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 96889.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672573                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     49510498                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 29209.560480                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 25949.597591                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369792                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    103197143498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598530                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3532992                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  91495504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597327                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.621781                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            636.703378                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 29209.560480                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 25949.597591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369792                       # number of overall hits
system.cpu.dcache.overall_miss_latency   103197143498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598530                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3532992                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  91495504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597327                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524245                       # number of replacements
system.cpu.dcache.sampled_refs                3525095                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                636.703378                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370883                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13534048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 46704.950855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 42637.683966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13528554                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      256597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5494                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    220181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5164                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        73000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2619.274734                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        73000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13534048                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 46704.950855                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 42637.683966                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13528554                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       256597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000406                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5494                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                329                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    220181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5164                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367158                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.984776                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13534048                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 46704.950855                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 42637.683966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13528554                       # number of overall hits
system.cpu.icache.overall_miss_latency      256597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000406                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5494                       # number of overall misses
system.cpu.icache.overall_mshr_hits               329                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    220181000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5165                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.984776                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13528554                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 93090.855064                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    325172221461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3493063                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     84963.470940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 69510.184682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          360                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            312835500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.910935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3682                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       255936500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.910935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3682                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526219                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       84342.368912                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  121491.553303                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2968959                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            47000628500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.158033                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       557260                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    301005                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       31132696500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.072671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  256254                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    115158.324266                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 99983.677911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           105830500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       919                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       91885000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  919                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.792694                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530261                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        84346.445800                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   120755.235904                       # average overall mshr miss latency
system.l2.demand_hits                         2969319                       # number of demand (read+write) hits
system.l2.demand_miss_latency             47313464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.158895                       # miss rate for demand accesses
system.l2.demand_misses                        560942                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     301005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        31388633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.073631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   259936                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.280116                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000359                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4589.416643                       # Average occupied blocks per context
system.l2.occ_blocks::1                      5.884059                       # Average occupied blocks per context
system.l2.overall_accesses                    3530261                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       84346.445800                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  95006.914327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2969319                       # number of overall hits
system.l2.overall_miss_latency            47313464000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.158895                       # miss rate for overall accesses
system.l2.overall_misses                       560942                       # number of overall misses
system.l2.overall_mshr_hits                    301005                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      356560854461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.063094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3752999                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.849876                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2968671                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      9578610                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               2                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     13805707                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3605931                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       621137                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3745139                       # number of replacements
system.l2.sampled_refs                        3749873                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4595.300701                       # Cycle average of tags in use
system.l2.total_refs                          2972500                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 98727746                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4015269                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4200543                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20752                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5243520                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5391577                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53763                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        88727                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     40670893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.253590                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.768420                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     34389317     84.56%     84.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3884335      9.55%     94.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1860914      4.58%     98.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138340      0.34%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91839      0.23%     99.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       120474      0.30%     99.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        65606      0.16%     99.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31341      0.08%     99.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        88727      0.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     40670893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20404                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21905704                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     9.843592                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               9.843592                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     25922469                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        91959                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     34005290                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7687315                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6480652                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2937976                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1453                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       580456                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3999358                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3408266                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591092                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3831915                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3241436                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590479                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167443                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            166830                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             613                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5391577                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3260256                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10604046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35371550                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        318748                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054772                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3260256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4069032                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.359336                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     43608869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.811109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.037597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       36265158     83.16%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936116      2.15%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74644      0.17%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65897      0.15%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3920742      8.99%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55554      0.13%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81905      0.19%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          34537      0.08%     95.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2174316      4.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     43608869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              54827052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2330702                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              362647                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.145055                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4005703                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167443                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12063409                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13661886                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654342                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7893592                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.138790                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14254208                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23301                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      16406597                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8758698                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        21357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       183549                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32628460                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3838260                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        19306                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14278588                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       459467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          769                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2937976                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1041582                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         8642                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32843                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          273                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6247765                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        39453                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.101589                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.101589                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10279092     71.89%     71.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4238      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3842843     26.88%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169317      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14297894                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8925                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000624                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           67      0.75%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5043     56.50%     57.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3815     42.75%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     43608869                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.327867                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.722687                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     33586756     77.02%     77.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7489470     17.17%     94.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1205301      2.76%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1034050      2.37%     99.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       191309      0.44%     99.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86402      0.20%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10866      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4490      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          225      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     43608869                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.145251                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32265812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14297894                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22246329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          585                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31598399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3260336                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3260256                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              80                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66304                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2496                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8758698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       183549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               98435921                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     21905436                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4177959                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8298658                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        26887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          612                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53221814                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33046601                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27492109                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6472102                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2937976                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3994685                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19236165                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7467957                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                984335                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
