# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Projetos_Altera\altera_trn\DE0_NIOS_SDCARD\DE0_TOP.csv
# Generated on: Fri Oct 21 16:11:27 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
BUTTON[2],Input,PIN_F1,1,B1_N0,PIN_F1,3.3-V LVTTL,,,,
BUTTON[1],Input,PIN_G3,1,B1_N0,PIN_G3,3.3-V LVTTL,,,,
BUTTON[0],Input,PIN_H2,1,B1_N1,PIN_H2,3.3-V LVTTL,,,,
CLOCK_50,Input,PIN_G21,6,B6_N1,PIN_G21,3.3-V LVTTL,,,,
CLOCK_50_2,Input,PIN_B12,7,B7_N1,PIN_B12,3.3-V LVTTL,,,,
DRAM_ADDR[12],Output,PIN_C8,8,B8_N0,PIN_C8,3.3-V LVTTL,,,,
DRAM_ADDR[11],Output,PIN_A7,8,B8_N0,PIN_A7,3.3-V LVTTL,,,,
DRAM_ADDR[10],Output,PIN_B4,8,B8_N1,PIN_B4,3.3-V LVTTL,,,,
DRAM_ADDR[9],Output,PIN_B7,8,B8_N0,PIN_B7,3.3-V LVTTL,,,,
DRAM_ADDR[8],Output,PIN_C7,8,B8_N0,PIN_C7,3.3-V LVTTL,,,,
DRAM_ADDR[7],Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,
DRAM_ADDR[6],Output,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,
DRAM_ADDR[5],Output,PIN_C6,8,B8_N1,PIN_C6,3.3-V LVTTL,,,,
DRAM_ADDR[4],Output,PIN_A5,8,B8_N0,PIN_A5,3.3-V LVTTL,,,,
DRAM_ADDR[3],Output,PIN_C3,8,B8_N1,PIN_C3,3.3-V LVTTL,,,,
DRAM_ADDR[2],Output,PIN_B3,8,B8_N1,PIN_B3,3.3-V LVTTL,,,,
DRAM_ADDR[1],Output,PIN_A3,8,B8_N1,PIN_A3,3.3-V LVTTL,,,,
DRAM_ADDR[0],Output,PIN_C4,8,B8_N1,PIN_C4,3.3-V LVTTL,,,,
DRAM_BA_0,Output,PIN_B5,8,B8_N1,PIN_B5,3.3-V LVTTL,,,,
DRAM_BA_1,Output,PIN_A4,8,B8_N1,PIN_A4,3.3-V LVTTL,,,,
DRAM_CAS_N,Output,PIN_G8,8,B8_N1,PIN_G8,3.3-V LVTTL,,,,
DRAM_CKE,Output,PIN_E6,8,B8_N1,PIN_E6,3.3-V LVTTL,,,,
DRAM_CLK,Output,PIN_E5,8,B8_N1,PIN_E5,3.3-V LVTTL,,,,
DRAM_CS_N,Output,PIN_G7,8,B8_N1,PIN_G7,3.3-V LVTTL,,,,
DRAM_DQ[15],Bidir,PIN_F10,8,B8_N1,PIN_F10,3.3-V LVTTL,,,,
DRAM_DQ[14],Bidir,PIN_E10,8,B8_N0,PIN_E10,3.3-V LVTTL,,,,
DRAM_DQ[13],Bidir,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,
DRAM_DQ[12],Bidir,PIN_B10,8,B8_N0,PIN_B10,3.3-V LVTTL,,,,
DRAM_DQ[11],Bidir,PIN_C10,8,B8_N0,PIN_C10,3.3-V LVTTL,,,,
DRAM_DQ[10],Bidir,PIN_A9,8,B8_N0,PIN_A9,3.3-V LVTTL,,,,
DRAM_DQ[9],Bidir,PIN_B9,8,B8_N0,PIN_B9,3.3-V LVTTL,,,,
DRAM_DQ[8],Bidir,PIN_A8,8,B8_N0,PIN_A8,3.3-V LVTTL,,,,
DRAM_DQ[7],Bidir,PIN_F8,8,B8_N1,PIN_F8,3.3-V LVTTL,,,,
DRAM_DQ[6],Bidir,PIN_H9,8,B8_N0,PIN_H9,3.3-V LVTTL,,,,
DRAM_DQ[5],Bidir,PIN_G9,8,B8_N0,PIN_G9,3.3-V LVTTL,,,,
DRAM_DQ[4],Bidir,PIN_F9,8,B8_N1,PIN_F9,3.3-V LVTTL,,,,
DRAM_DQ[3],Bidir,PIN_E9,8,B8_N0,PIN_E9,3.3-V LVTTL,,,,
DRAM_DQ[2],Bidir,PIN_H10,8,B8_N0,PIN_H10,3.3-V LVTTL,,,,
DRAM_DQ[1],Bidir,PIN_G10,8,B8_N0,PIN_G10,3.3-V LVTTL,,,,
DRAM_DQ[0],Bidir,PIN_D10,8,B8_N0,PIN_D10,3.3-V LVTTL,,,,
DRAM_LDQM,Output,PIN_E7,8,B8_N1,PIN_E7,3.3-V LVTTL,,,,
DRAM_RAS_N,Output,PIN_F7,8,B8_N1,PIN_F7,3.3-V LVTTL,,,,
DRAM_UDQM,Output,PIN_B8,8,B8_N0,PIN_B8,3.3-V LVTTL,,,,
DRAM_WE_N,Output,PIN_D6,8,B8_N1,PIN_D6,3.3-V LVTTL,,,,
FL_ADDR[21],Output,PIN_R2,2,B2_N0,PIN_R2,3.3-V LVTTL,,,,
FL_ADDR[20],Output,PIN_P3,2,B2_N0,PIN_P3,3.3-V LVTTL,,,,
FL_ADDR[19],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,
FL_ADDR[18],Output,PIN_M6,2,B2_N0,PIN_M6,3.3-V LVTTL,,,,
FL_ADDR[17],Output,PIN_M5,2,B2_N0,PIN_M5,3.3-V LVTTL,,,,
FL_ADDR[16],Output,PIN_AA2,2,B2_N1,PIN_AA2,3.3-V LVTTL,,,,
FL_ADDR[15],Output,PIN_L6,2,B2_N0,PIN_L6,3.3-V LVTTL,,,,
FL_ADDR[14],Output,PIN_L7,2,B2_N0,PIN_L7,3.3-V LVTTL,,,,
FL_ADDR[13],Output,PIN_M1,2,B2_N0,PIN_M1,3.3-V LVTTL,,,,
FL_ADDR[12],Output,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,
FL_ADDR[11],Output,PIN_M3,2,B2_N0,PIN_M3,3.3-V LVTTL,,,,
FL_ADDR[10],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,
FL_ADDR[9],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,
FL_ADDR[8],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,
FL_ADDR[7],Output,PIN_M4,2,B2_N0,PIN_M4,3.3-V LVTTL,,,,
FL_ADDR[6],Output,PIN_M8,2,B2_N1,PIN_M8,3.3-V LVTTL,,,,
FL_ADDR[5],Output,PIN_N6,2,B2_N0,PIN_N6,3.3-V LVTTL,,,,
FL_ADDR[4],Output,PIN_N5,2,B2_N0,PIN_N5,3.3-V LVTTL,,,,
FL_ADDR[3],Output,PIN_N7,2,B2_N1,PIN_N7,3.3-V LVTTL,,,,
FL_ADDR[2],Output,PIN_P6,2,B2_N1,PIN_P6,3.3-V LVTTL,,,,
FL_ADDR[1],Output,PIN_P5,2,B2_N0,PIN_P5,3.3-V LVTTL,,,,
FL_ADDR[0],Output,PIN_P7,2,B2_N1,PIN_P7,3.3-V LVTTL,,,,
FL_BYTE_N,Output,PIN_AA1,2,B2_N1,PIN_AA1,3.3-V LVTTL,,,,
FL_CE_N,Output,PIN_N8,2,B2_N1,PIN_N8,3.3-V LVTTL,,,,
FL_DQ[15],Bidir,PIN_Y2,2,B2_N1,PIN_Y2,3.3-V LVTTL,,,,
FL_DQ[14],Bidir,PIN_W2,2,B2_N1,PIN_W2,3.3-V LVTTL,,,,
FL_DQ[13],Bidir,PIN_V4,2,B2_N1,PIN_V4,3.3-V LVTTL,,,,
FL_DQ[12],Bidir,PIN_V1,2,B2_N0,PIN_V1,3.3-V LVTTL,,,,
FL_DQ[11],Bidir,PIN_U2,2,B2_N0,PIN_U2,3.3-V LVTTL,,,,
FL_DQ[10],Bidir,PIN_T4,2,B2_N1,PIN_T4,3.3-V LVTTL,,,,
FL_DQ[9],Bidir,PIN_T7,2,B2_N1,PIN_T7,3.3-V LVTTL,,,,
FL_DQ[8],Bidir,PIN_T5,2,B2_N1,PIN_T5,3.3-V LVTTL,,,,
FL_DQ[7],Bidir,PIN_Y1,2,B2_N1,PIN_Y1,3.3-V LVTTL,,,,
FL_DQ[6],Bidir,PIN_W1,2,B2_N1,PIN_W1,3.3-V LVTTL,,,,
FL_DQ[5],Bidir,PIN_V3,2,B2_N1,PIN_V3,3.3-V LVTTL,,,,
FL_DQ[4],Bidir,PIN_V2,2,B2_N0,PIN_V2,3.3-V LVTTL,,,,
FL_DQ[3],Bidir,PIN_U1,2,B2_N0,PIN_U1,3.3-V LVTTL,,,,
FL_DQ[2],Bidir,PIN_R8,2,B2_N1,PIN_R8,3.3-V LVTTL,,,,
FL_DQ[1],Bidir,PIN_P8,2,B2_N1,PIN_P8,3.3-V LVTTL,,,,
FL_DQ[0],Bidir,PIN_R7,2,B2_N1,PIN_R7,3.3-V LVTTL,,,,
FL_OE_N,Output,PIN_R6,2,B2_N1,PIN_R6,3.3-V LVTTL,,,,
FL_RST_N,Output,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,
FL_RY,Input,PIN_M7,2,B2_N0,PIN_M7,3.3-V LVTTL,,,,
FL_WE_N,Output,PIN_P4,2,B2_N0,PIN_P4,3.3-V LVTTL,,,,
FL_WP_N,Output,PIN_T3,2,B2_N1,PIN_T3,3.3-V LVTTL,,,,
GPIO0_CLKIN[1],Input,PIN_AA12,4,B4_N1,PIN_AA12,3.3-V LVTTL,,,,
GPIO0_CLKIN[0],Input,PIN_AB12,4,B4_N1,PIN_AB12,3.3-V LVTTL,,,,
GPIO0_CLKOUT[1],Output,PIN_AA3,3,B3_N1,PIN_AA3,3.3-V LVTTL,,,,
GPIO0_CLKOUT[0],Output,PIN_AB3,3,B3_N1,PIN_AB3,3.3-V LVTTL,,,,
GPIO0_D[31],Bidir,PIN_U7,3,B3_N1,PIN_U7,3.3-V LVTTL,,,,
GPIO0_D[30],Bidir,PIN_V5,3,B3_N1,PIN_V5,3.3-V LVTTL,,,,
GPIO0_D[29],Bidir,PIN_W6,3,B3_N1,PIN_W6,3.3-V LVTTL,,,,
GPIO0_D[28],Bidir,PIN_W7,3,B3_N1,PIN_W7,3.3-V LVTTL,,,,
GPIO0_D[27],Bidir,PIN_V8,3,B3_N0,PIN_V8,3.3-V LVTTL,,,,
GPIO0_D[26],Bidir,PIN_T8,3,B3_N1,PIN_T8,3.3-V LVTTL,,,,
GPIO0_D[25],Bidir,PIN_W10,3,B3_N0,PIN_W10,3.3-V LVTTL,,,,
GPIO0_D[24],Bidir,PIN_Y10,3,B3_N0,PIN_Y10,3.3-V LVTTL,,,,
GPIO0_D[23],Bidir,PIN_V11,3,B3_N0,PIN_V11,3.3-V LVTTL,,,,
GPIO0_D[22],Bidir,PIN_R10,3,B3_N1,PIN_R10,3.3-V LVTTL,,,,
GPIO0_D[21],Bidir,PIN_V12,4,B4_N1,PIN_V12,3.3-V LVTTL,,,,
GPIO0_D[20],Bidir,PIN_U13,4,B4_N0,PIN_U13,3.3-V LVTTL,,,,
GPIO0_D[19],Bidir,PIN_W13,4,B4_N1,PIN_W13,3.3-V LVTTL,,,,
GPIO0_D[18],Bidir,PIN_Y13,4,B4_N1,PIN_Y13,3.3-V LVTTL,,,,
GPIO0_D[17],Bidir,PIN_U14,4,B4_N0,PIN_U14,3.3-V LVTTL,,,,
GPIO0_D[16],Bidir,PIN_V14,4,B4_N0,PIN_V14,3.3-V LVTTL,,,,
GPIO0_D[15],Bidir,PIN_AA4,3,B3_N1,PIN_AA4,3.3-V LVTTL,,,,
GPIO0_D[14],Bidir,PIN_AB4,3,B3_N1,PIN_AB4,3.3-V LVTTL,,,,
GPIO0_D[13],Bidir,PIN_AA5,3,B3_N1,PIN_AA5,3.3-V LVTTL,,,,
GPIO0_D[12],Bidir,PIN_AB5,3,B3_N1,PIN_AB5,3.3-V LVTTL,,,,
GPIO0_D[11],Bidir,PIN_AA8,3,B3_N0,PIN_AA8,3.3-V LVTTL,,,,
GPIO0_D[10],Bidir,PIN_AB8,3,B3_N0,PIN_AB8,3.3-V LVTTL,,,,
GPIO0_D[9],Bidir,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,
GPIO0_D[8],Bidir,PIN_AB10,3,B3_N0,PIN_AB10,3.3-V LVTTL,,,,
GPIO0_D[7],Bidir,PIN_AA13,4,B4_N1,PIN_AA13,3.3-V LVTTL,,,,
GPIO0_D[6],Bidir,PIN_AB13,4,B4_N1,PIN_AB13,3.3-V LVTTL,,,,
GPIO0_D[5],Bidir,PIN_AB14,4,B4_N1,PIN_AB14,3.3-V LVTTL,,,,
GPIO0_D[4],Bidir,PIN_AA14,4,B4_N1,PIN_AA14,3.3-V LVTTL,,,,
GPIO0_D[3],Bidir,PIN_AB15,4,B4_N1,PIN_AB15,3.3-V LVTTL,,,,
GPIO0_D[2],Bidir,PIN_AA15,4,B4_N1,PIN_AA15,3.3-V LVTTL,,,,
GPIO0_D[1],Bidir,PIN_AA16,4,B4_N1,PIN_AA16,3.3-V LVTTL,,,,
GPIO0_D[0],Bidir,PIN_AB16,4,B4_N1,PIN_AB16,3.3-V LVTTL,,,,
GPIO1_CLKIN[1],Input,PIN_AA11,3,B3_N0,PIN_AA11,3.3-V LVTTL,,,,
GPIO1_CLKIN[0],Input,PIN_AB11,3,B3_N0,PIN_AB11,3.3-V LVTTL,,,,
GPIO1_CLKOUT[1],Output,PIN_T16,4,B4_N0,PIN_T16,3.3-V LVTTL,,,,
GPIO1_CLKOUT[0],Output,PIN_R16,4,B4_N0,PIN_R16,3.3-V LVTTL,,,,
GPIO1_D[31],Bidir,PIN_V7,3,B3_N1,PIN_V7,3.3-V LVTTL,,,,
GPIO1_D[30],Bidir,PIN_V6,3,B3_N1,PIN_V6,3.3-V LVTTL,,,,
GPIO1_D[29],Bidir,PIN_U8,3,B3_N1,PIN_U8,3.3-V LVTTL,,,,
GPIO1_D[28],Bidir,PIN_Y7,3,B3_N0,PIN_Y7,3.3-V LVTTL,,,,
GPIO1_D[27],Bidir,PIN_T9,3,B3_N1,PIN_T9,3.3-V LVTTL,,,,
GPIO1_D[26],Bidir,PIN_U9,3,B3_N0,PIN_U9,3.3-V LVTTL,,,,
GPIO1_D[25],Bidir,PIN_T10,3,B3_N0,PIN_T10,3.3-V LVTTL,,,,
GPIO1_D[24],Bidir,PIN_U10,3,B3_N0,PIN_U10,3.3-V LVTTL,,,,
GPIO1_D[23],Bidir,PIN_R12,3,B3_N1,PIN_R12,3.3-V LVTTL,,,,
GPIO1_D[22],Bidir,PIN_R11,3,B3_N1,PIN_R11,3.3-V LVTTL,,,,
GPIO1_D[21],Bidir,PIN_T12,4,B4_N1,PIN_T12,3.3-V LVTTL,,,,
GPIO1_D[20],Bidir,PIN_U12,4,B4_N1,PIN_U12,3.3-V LVTTL,,,,
GPIO1_D[19],Bidir,PIN_R14,4,B4_N0,PIN_R14,3.3-V LVTTL,,,,
GPIO1_D[18],Bidir,PIN_T14,4,B4_N0,PIN_T14,3.3-V LVTTL,,,,
GPIO1_D[17],Bidir,PIN_AB7,3,B3_N0,PIN_AB7,3.3-V LVTTL,,,,
GPIO1_D[16],Bidir,PIN_AA7,3,B3_N0,PIN_AA7,3.3-V LVTTL,,,,
GPIO1_D[15],Bidir,PIN_AA9,3,B3_N0,PIN_AA9,3.3-V LVTTL,,,,
GPIO1_D[14],Bidir,PIN_AB9,3,B3_N0,PIN_AB9,3.3-V LVTTL,,,,
GPIO1_D[13],Bidir,PIN_V15,4,B4_N0,PIN_V15,3.3-V LVTTL,,,,
GPIO1_D[12],Bidir,PIN_W15,4,B4_N0,PIN_W15,3.3-V LVTTL,,,,
GPIO1_D[11],Bidir,PIN_T15,4,B4_N0,PIN_T15,3.3-V LVTTL,,,,
GPIO1_D[10],Bidir,PIN_U15,4,B4_N0,PIN_U15,3.3-V LVTTL,,,,
GPIO1_D[9],Bidir,PIN_W17,4,B4_N0,PIN_W17,3.3-V LVTTL,,,,
GPIO1_D[8],Bidir,PIN_Y17,4,B4_N0,PIN_Y17,3.3-V LVTTL,,,,
GPIO1_D[7],Bidir,PIN_AB17,4,B4_N1,PIN_AB17,3.3-V LVTTL,,,,
GPIO1_D[6],Bidir,PIN_AA17,4,B4_N1,PIN_AA17,3.3-V LVTTL,,,,
GPIO1_D[5],Bidir,PIN_AA18,4,B4_N0,PIN_AA18,3.3-V LVTTL,,,,
GPIO1_D[4],Bidir,PIN_AB18,4,B4_N0,PIN_AB18,3.3-V LVTTL,,,,
GPIO1_D[3],Bidir,PIN_AB19,4,B4_N0,PIN_AB19,3.3-V LVTTL,,,,
GPIO1_D[2],Bidir,PIN_AA19,4,B4_N0,PIN_AA19,3.3-V LVTTL,,,,
GPIO1_D[1],Bidir,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,,,
GPIO1_D[0],Bidir,PIN_AA20,4,B4_N0,PIN_AA20,3.3-V LVTTL,,,,
HEX0_D[6],Output,PIN_F13,7,B7_N1,PIN_F13,3.3-V LVTTL,,,,
HEX0_D[5],Output,PIN_F12,7,B7_N1,PIN_F12,3.3-V LVTTL,,,,
HEX0_D[4],Output,PIN_G12,7,B7_N1,PIN_G12,3.3-V LVTTL,,,,
HEX0_D[3],Output,PIN_H13,7,B7_N1,PIN_H13,3.3-V LVTTL,,,,
HEX0_D[2],Output,PIN_H12,7,B7_N1,PIN_H12,3.3-V LVTTL,,,,
HEX0_D[1],Output,PIN_F11,7,B7_N1,PIN_F11,3.3-V LVTTL,,,,
HEX0_D[0],Output,PIN_E11,7,B7_N1,PIN_E11,3.3-V LVTTL,,,,
HEX0_DP,Output,PIN_D13,7,B7_N1,PIN_D13,3.3-V LVTTL,,,,
HEX1_D[6],Output,PIN_A15,7,B7_N1,PIN_A15,3.3-V LVTTL,,,,
HEX1_D[5],Output,PIN_E14,7,B7_N1,PIN_E14,3.3-V LVTTL,,,,
HEX1_D[4],Output,PIN_B14,7,B7_N1,PIN_B14,3.3-V LVTTL,,,,
HEX1_D[3],Output,PIN_A14,7,B7_N1,PIN_A14,3.3-V LVTTL,,,,
HEX1_D[2],Output,PIN_C13,7,B7_N1,PIN_C13,3.3-V LVTTL,,,,
HEX1_D[1],Output,PIN_B13,7,B7_N1,PIN_B13,3.3-V LVTTL,,,,
HEX1_D[0],Output,PIN_A13,7,B7_N1,PIN_A13,3.3-V LVTTL,,,,
HEX1_DP,Output,PIN_B15,7,B7_N1,PIN_B15,3.3-V LVTTL,,,,
HEX2_D[6],Output,PIN_F14,7,B7_N0,PIN_F14,3.3-V LVTTL,,,,
HEX2_D[5],Output,PIN_B17,7,B7_N1,PIN_B17,3.3-V LVTTL,,,,
HEX2_D[4],Output,PIN_A17,7,B7_N1,PIN_A17,3.3-V LVTTL,,,,
HEX2_D[3],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,
HEX2_D[2],Output,PIN_B16,7,B7_N1,PIN_B16,3.3-V LVTTL,,,,
HEX2_D[1],Output,PIN_A16,7,B7_N1,PIN_A16,3.3-V LVTTL,,,,
HEX2_D[0],Output,PIN_D15,7,B7_N0,PIN_D15,3.3-V LVTTL,,,,
HEX2_DP,Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,
HEX3_D[6],Output,PIN_G15,7,B7_N0,PIN_G15,3.3-V LVTTL,,,,
HEX3_D[5],Output,PIN_D19,7,B7_N0,PIN_D19,3.3-V LVTTL,,,,
HEX3_D[4],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,
HEX3_D[3],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,
HEX3_D[2],Output,PIN_A19,7,B7_N0,PIN_A19,3.3-V LVTTL,,,,
HEX3_D[1],Output,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,
HEX3_D[0],Output,PIN_B18,7,B7_N0,PIN_B18,3.3-V LVTTL,,,,
HEX3_DP,Output,PIN_G16,7,B7_N0,PIN_G16,3.3-V LVTTL,,,,
LCD_BLON,Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,
LCD_DATA[7],Bidir,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,
LCD_DATA[6],Bidir,PIN_D20,6,B6_N0,PIN_D20,3.3-V LVTTL,,,,
LCD_DATA[5],Bidir,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,
LCD_DATA[4],Bidir,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,
LCD_DATA[3],Bidir,PIN_C21,6,B6_N0,PIN_C21,3.3-V LVTTL,,,,
LCD_DATA[2],Bidir,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,
LCD_DATA[1],Bidir,PIN_D21,6,B6_N0,PIN_D21,3.3-V LVTTL,,,,
LCD_DATA[0],Bidir,PIN_D22,6,B6_N0,PIN_D22,3.3-V LVTTL,,,,
LCD_EN,Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,
LCD_RS,Output,PIN_F22,6,B6_N1,PIN_F22,3.3-V LVTTL,,,,
LCD_RW,Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,
LEDG[9],Output,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,
LEDG[8],Output,PIN_B2,1,B1_N0,PIN_B2,3.3-V LVTTL,,,,
LEDG[7],Output,PIN_C2,1,B1_N0,PIN_C2,3.3-V LVTTL,,,,
LEDG[6],Output,PIN_C1,1,B1_N0,PIN_C1,3.3-V LVTTL,,,,
LEDG[5],Output,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,
LEDG[4],Output,PIN_F2,1,B1_N0,PIN_F2,3.3-V LVTTL,,,,
LEDG[3],Output,PIN_H1,1,B1_N1,PIN_H1,3.3-V LVTTL,,,,
LEDG[2],Output,PIN_J3,1,B1_N1,PIN_J3,3.3-V LVTTL,,,,
LEDG[1],Output,PIN_J2,1,B1_N1,PIN_J2,3.3-V LVTTL,,,,
LEDG[0],Output,PIN_J1,1,B1_N1,PIN_J1,3.3-V LVTTL,,,,
PS2_KBCLK,Bidir,PIN_P22,5,B5_N0,PIN_P22,3.3-V LVTTL,,,,
PS2_KBDAT,Bidir,PIN_P21,5,B5_N0,PIN_P21,3.3-V LVTTL,,,,
PS2_MSCLK,Bidir,PIN_R21,5,B5_N0,PIN_R21,3.3-V LVTTL,,,,
PS2_MSDAT,Bidir,PIN_R22,5,B5_N0,PIN_R22,3.3-V LVTTL,,,,
SD_CLK,Output,PIN_Y21,5,B5_N1,PIN_Y21,3.3-V LVTTL,,,,
SD_CMD,Bidir,PIN_Y22,5,B5_N1,PIN_Y22,3.3-V LVTTL,,,,
SD_DAT,Bidir,PIN_AA22,5,B5_N1,PIN_AA22,3.3-V LVTTL,,,,
SD_WP_N,Input,PIN_W20,5,B5_N1,PIN_W20,3.3-V LVTTL,,,,
SW[9],Input,PIN_D2,1,B1_N0,PIN_D2,3.3-V LVTTL,,,,
SW[8],Input,PIN_E4,1,B1_N0,PIN_E4,3.3-V LVTTL,,,,
SW[7],Input,PIN_E3,1,B1_N0,PIN_E3,3.3-V LVTTL,,,,
SW[6],Input,PIN_H7,1,B1_N0,PIN_H7,3.3-V LVTTL,,,,
SW[5],Input,PIN_J7,1,B1_N1,PIN_J7,3.3-V LVTTL,,,,
SW[4],Input,PIN_G5,1,B1_N0,PIN_G5,3.3-V LVTTL,,,,
SW[3],Input,PIN_G4,1,B1_N0,PIN_G4,3.3-V LVTTL,,,,
SW[2],Input,PIN_H6,1,B1_N0,PIN_H6,3.3-V LVTTL,,,,
SW[1],Input,PIN_H5,1,B1_N0,PIN_H5,3.3-V LVTTL,,,,
SW[0],Input,PIN_J6,1,B1_N0,PIN_J6,3.3-V LVTTL,,,,
UART_CTS,Output,PIN_V21,5,B5_N1,PIN_V21,3.3-V LVTTL,,,,
UART_RTS,Input,PIN_V22,5,B5_N1,PIN_V22,3.3-V LVTTL,,,,
UART_RXD,Input,PIN_U22,5,B5_N0,PIN_U22,3.3-V LVTTL,,,,
UART_TXD,Output,PIN_U21,5,B5_N0,PIN_U21,3.3-V LVTTL,,,,
VGA_B[3],Output,PIN_K18,6,B6_N1,PIN_K18,3.3-V LVTTL,,,,
VGA_B[2],Output,PIN_J22,6,B6_N1,PIN_J22,3.3-V LVTTL,,,,
VGA_B[1],Output,PIN_K21,6,B6_N1,PIN_K21,3.3-V LVTTL,,,,
VGA_B[0],Output,PIN_K22,6,B6_N1,PIN_K22,3.3-V LVTTL,,,,
VGA_G[3],Output,PIN_J21,6,B6_N1,PIN_J21,3.3-V LVTTL,,,,
VGA_G[2],Output,PIN_K17,6,B6_N1,PIN_K17,3.3-V LVTTL,,,,
VGA_G[1],Output,PIN_J17,6,B6_N0,PIN_J17,3.3-V LVTTL,,,,
VGA_G[0],Output,PIN_H22,6,B6_N1,PIN_H22,3.3-V LVTTL,,,,
VGA_HS,Output,PIN_L21,6,B6_N1,PIN_L21,3.3-V LVTTL,,,,
VGA_R[3],Output,PIN_H21,6,B6_N1,PIN_H21,3.3-V LVTTL,,,,
VGA_R[2],Output,PIN_H20,6,B6_N0,PIN_H20,3.3-V LVTTL,,,,
VGA_R[1],Output,PIN_H17,6,B6_N0,PIN_H17,3.3-V LVTTL,,,,
VGA_R[0],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,
VGA_VS,Output,PIN_L22,6,B6_N1,PIN_L22,3.3-V LVTTL,,,,
altera_reserved_tck,Input,,,,PIN_L2,,,,,
altera_reserved_tdi,Input,,,,PIN_L5,,,,,
altera_reserved_tdo,Output,,,,PIN_L4,,,,,
altera_reserved_tms,Input,,,,PIN_L1,,,,,
