set ::env(PROJECT_NAME) vga_lcd
set ::env(DESIGN_TOP) vga_enh_top
set ::env(DESIGN_DIR) RTL_Benchmark/controller/vga_lcd/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/controller/vga_lcd/rtl/verilog/vga_lcd_top.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller
