Timing Analyzer report for lab1
Wed Oct 25 23:30:25 2023
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CL'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.700 ns                                       ; DI           ; 7474:inst|9   ; --         ; CL       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.200 ns                                       ; 7474:inst|9  ; Q1            ; CL         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.400 ns                                       ; DI           ; 7474:inst|9   ; --         ; CL       ; 0            ;
; Clock Setup: 'CL'            ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; 7474:inst1|9 ; 7474:inst1|10 ; CL         ; CL       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1K30TC144-1      ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CL              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CL'                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; 7474:inst|9  ; 7474:inst|10  ; CL         ; CL       ; None                        ; None                      ; 0.500 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; 7474:inst|10 ; 7474:inst1|9  ; CL         ; CL       ; None                        ; None                      ; 0.500 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; 7474:inst1|9 ; 7474:inst1|10 ; CL         ; CL       ; None                        ; None                      ; 0.500 ns                ;
+-------+------------------------------------------------+--------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 0.700 ns   ; DI   ; 7474:inst|9 ; CL       ;
+-------+--------------+------------+------+-------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 7.200 ns   ; 7474:inst|9   ; Q1 ; CL         ;
; N/A   ; None         ; 6.200 ns   ; 7474:inst1|10 ; Q4 ; CL         ;
; N/A   ; None         ; 6.200 ns   ; 7474:inst1|9  ; Q3 ; CL         ;
; N/A   ; None         ; 6.100 ns   ; 7474:inst|10  ; Q2 ; CL         ;
+-------+--------------+------------+---------------+----+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; 0.400 ns  ; DI   ; 7474:inst|9 ; CL       ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Oct 25 23:30:25 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CL" is an undefined clock
Info: Clock "CL" Internal fmax is restricted to 250.0 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.500 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
            Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 0.500 ns; Loc. = LC3_D5; Fanout = 2; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.400 ns ( 80.00 % )
            Info: Total interconnect delay = 0.100 ns ( 20.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CL" to destination register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'CL'
                Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_D5; Fanout = 2; REG Node = '7474:inst|10'
                Info: Total cell delay = 1.300 ns ( 86.67 % )
                Info: Total interconnect delay = 0.200 ns ( 13.33 % )
            Info: - Longest clock path from clock "CL" to source register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'CL'
                Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
                Info: Total cell delay = 1.300 ns ( 86.67 % )
                Info: Total interconnect delay = 0.200 ns ( 13.33 % )
        Info: + Micro clock to output delay of source is 0.300 ns
        Info: + Micro setup delay of destination is 0.400 ns
Info: tsu for register "7474:inst|9" (data pin = "DI", clock pin = "CL") is 0.700 ns
    Info: + Longest pin to register delay is 1.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'DI'
        Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.700 ns ( 94.44 % )
        Info: Total interconnect delay = 0.100 ns ( 5.56 % )
    Info: + Micro setup delay of destination is 0.400 ns
    Info: - Shortest clock path from clock "CL" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
Info: tco from clock "CL" to destination pin "Q1" through register "7474:inst|9" is 7.200 ns
    Info: + Longest clock path from clock "CL" to source register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Longest register to pin delay is 5.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: 2: + IC(1.600 ns) + CELL(3.800 ns) = 5.400 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 3.800 ns ( 70.37 % )
        Info: Total interconnect delay = 1.600 ns ( 29.63 % )
Info: th for register "7474:inst|9" (data pin = "DI", clock pin = "CL") is 0.400 ns
    Info: + Longest clock path from clock "CL" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: + Micro hold delay of destination is 0.700 ns
    Info: - Shortest pin to register delay is 1.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'DI'
        Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC2_D5; Fanout = 2; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.700 ns ( 94.44 % )
        Info: Total interconnect delay = 0.100 ns ( 5.56 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Oct 25 23:30:25 2023
    Info: Elapsed time: 00:00:00


