INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/Requantize_EfficientNet/Requantize_EfficientNet.srcs/sources_1/imports/src/DFRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/Requantize_EfficientNet/Requantize_EfficientNet.srcs/sources_1/imports/src/requantize16_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module requantize16_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/vivado/Requantize_EfficientNet/Requantize_EfficientNet.srcs/sources_1/imports/src/requantize16_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module requantize16_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_requantize16
WARNING: [VRFC 10-3380] identifier 'OUT_ZP' is used before its declaration [D:/A.Code_code/Lab_Project/EfficientNet/Requantize/address/golden_full_fused/Verilog/tb/tb.sv:76]
