#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 10:40:17 2020
# Process ID: 9576
# Current directory: D:/A08/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14060 D:\A08\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: D:/A08/ADC-Interface/ADC_Demo/vivado.log
# Journal file: D:/A08/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/A08/ADC-Interface/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/A08/ADC-Interface/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 705.176 ; gain = 115.168
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_Demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_Demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/Wave_Ram/Wave_Ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wave_Ram
INFO: [VRFC 10-311] analyzing module Wave_Ram_bindec
INFO: [VRFC 10-311] analyzing module Wave_Ram_bindec_0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2dvi_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ClockGen
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_2
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_4
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge_5
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync_6
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync__parameterized1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_3
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_rgb2dvi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Freq_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Freq_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Wave_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wave_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 886e8a4fd10e457ea86fd572585bfb75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_Demo_behav xil_defaultlib.ADC_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'aRst_n' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Trigger_Gate' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:81]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 18 for port 'Period' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:46]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 21 for port 'Period' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:66]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'addrb' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:75]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 18 for port 'Offset' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=55.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync_6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge_5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync__parameteriz...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.rgb2dvi_0_ClockGen
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_0
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_1
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_2
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_3
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_4
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge
Compiling module xil_defaultlib.rgb2dvi_0_rgb2dvi
Compiling module xil_defaultlib.rgb2dvi_0
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.Freq_Cal
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.Wave_Ram_bindec
Compiling module xil_defaultlib.Wave_Ram_bindec_0
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_mux__parame...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_top
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Wave_Ram
Compiling module xil_defaultlib.Driver_ADC
Compiling module xil_defaultlib.Wave_Generator
Compiling module xil_defaultlib.ADC_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_Demo_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim/xsim.dir/ADC_Demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 10:41:26 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 986.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_Demo_behav -key {Behavioral:sim_1:Functional:ADC_Demo} -tclbatch {ADC_Demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ADC_Demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_Demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 986.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:41:59 2020...
