{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 17:31:03 2013 " "Info: Processing started: Sun Nov 24 17:31:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicTesting -c LogicTesting " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LogicTesting -c LogicTesting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/testfornumbersfirst.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/testfornumbersfirst.v" { { "Info" "ISGN_ENTITY_NAME" "1 testfornumbersfirst " "Info (12023): Found entity 1: testfornumbersfirst" {  } { { "/Testing for logic/testfornumbersfirst.v" "" { Text "/Testing for logic/testfornumbersfirst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/testforletters.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/testforletters.v" { { "Info" "ISGN_ENTITY_NAME" "1 testforletters " "Info (12023): Found entity 1: testforletters" {  } { { "/Testing for logic/testforletters.v" "" { Text "/Testing for logic/testforletters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/test.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info (12023): Found entity 1: test" {  } { { "/Testing for logic/test.v" "" { Text "/Testing for logic/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/ps2controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/ps2controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info (12023): Found entity 1: PS2_Controller" {  } { { "/Testing for logic/ps2controller.v" "" { Text "/Testing for logic/ps2controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/hex_to_sevenseg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/hex_to_sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "/Testing for logic/hex_to_sevenSeg.v" "" { Text "/Testing for logic/hex_to_sevenSeg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/data in.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/data in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info (12023): Found entity 1: Altera_UP_PS2_Data_In" {  } { { "/Testing for logic/data in.v" "" { Text "/Testing for logic/data in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/command out.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/command out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info (12023): Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "/Testing for logic/COMMAND OUT.v" "" { Text "/Testing for logic/COMMAND OUT.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testing for logic/checkforinput.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /testing for logic/checkforinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkforinput " "Info (12023): Found entity 1: checkforinput" {  } { { "/Testing for logic/checkforinput.v" "" { Text "/Testing for logic/checkforinput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test2.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Info (12023): Found entity 1: test2" {  } { { "/test2.v" "" { Text "/test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" /LogicTesting.v(50) " "Error (10170): Verilog HDL syntax error at /LogicTesting.v(50) near text \"(\";  expecting \";\"" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" /LogicTesting.v(50) " "Error (10170): Verilog HDL syntax error at /LogicTesting.v(50) near text \")\";  expecting \";\"" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" /LogicTesting.v(51) " "Error (10170): Verilog HDL syntax error at /LogicTesting.v(51) near text \"(\";  expecting \";\"" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "KEY /LogicTesting.v(51) " "Error (10149): Verilog HDL Declaration error at /LogicTesting.v(51): identifier \"KEY\" is already declared in the present scope" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PS2_CLK /LogicTesting.v(51) " "Error (10149): Verilog HDL Declaration error at /LogicTesting.v(51): identifier \"PS2_CLK\" is already declared in the present scope" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PS2_DAT /LogicTesting.v(51) " "Error (10149): Verilog HDL Declaration error at /LogicTesting.v(51): identifier \"PS2_DAT\" is already declared in the present scope" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "store_the_firstletter /LogicTesting.v(51) " "Error (10149): Verilog HDL Declaration error at /LogicTesting.v(51): identifier \"store_the_firstletter\" is already declared in the present scope" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" /LogicTesting.v(51) " "Error (10170): Verilog HDL syntax error at /LogicTesting.v(51) near text \")\";  expecting \";\"" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LogicTesting /LogicTesting.v(12) " "Warning (10238): Verilog Module Declaration warning at /LogicTesting.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LogicTesting\"" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LogicTesting /LogicTesting.v(1) " "Error (10112): Ignored design unit \"LogicTesting\" at /LogicTesting.v(1) due to previous errors" {  } { { "/LogicTesting.v" "" { Text "/LogicTesting.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logictesting.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file /logictesting.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Error: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 17:31:03 2013 " "Error: Processing ended: Sun Nov 24 17:31:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
