// Seed: 4263346354
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input tri  id_2
);
  assign id_4 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output wor id_8
);
  tri1 id_10, id_11, id_12;
  wire id_13;
  module_0(
      id_0, id_4, id_1
  );
  nor (id_7, id_1, id_5, id_4, id_3, id_13, id_12, id_11, id_10, id_0, id_6);
  assign id_12 = 1;
  integer id_14;
endmodule
