<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: hypermap.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>hypermap.c</h1><a href="../../d8/d2/axp64_2hypermap_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1989  Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1992  Digital Equipment Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">   hypermap.c</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    This module contains the routines which map physical pages into</span>
00013 <span class="comment">    reserved PTEs within hyper space for AXP64 systems.</span>
00014 <span class="comment"></span>
00015 <span class="comment">Author:</span>
00016 <span class="comment"></span>
00017 <span class="comment">    Lou Perazzoli (loup) 5-Apr-1989</span>
00018 <span class="comment">    Joe Notarangelo 23-Apr-1992   ALPHA version from MIPS version</span>
00019 <span class="comment"></span>
00020 <span class="comment">Revision History:</span>
00021 <span class="comment"></span>
00022 <span class="comment">    Chao Chen 21-Aug-1995 Fixed accessing pages above 1 gig problem through</span>
00023 <span class="comment">                          hyperspace.</span>
00024 <span class="comment"></span>
00025 <span class="comment">--*/</span>
00026 
00027 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00028 
00029 PVOID
<a name="l00030"></a><a class="code" href="../../d8/d2/axp64_2hypermap_8c.html#a0">00030</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a0">MiMapPageInHyperSpace</a> (
00031     IN PFN_NUMBER PageFrameIndex,
00032     IN PKIRQL OldIrql
00033     )
00034 
00035 <span class="comment">/*++</span>
00036 <span class="comment"></span>
00037 <span class="comment">Routine Description:</span>
00038 <span class="comment"></span>
00039 <span class="comment">    This routine returns the physical address of the page.</span>
00040 <span class="comment"></span>
00041 <span class="comment">    ************************************</span>
00042 <span class="comment">    *                                  *</span>
00043 <span class="comment">    * Returns with a spin lock held!!! *</span>
00044 <span class="comment">    *                                  *</span>
00045 <span class="comment">    ************************************</span>
00046 <span class="comment"></span>
00047 <span class="comment">Arguments:</span>
00048 <span class="comment"></span>
00049 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00050 <span class="comment"></span>
00051 <span class="comment">Return Value:</span>
00052 <span class="comment"></span>
00053 <span class="comment">    Returns the address where the requested page was mapped.</span>
00054 <span class="comment"></span>
00055 <span class="comment">    RETURNS WITH THE HYPERSPACE SPIN LOCK HELD!!!!</span>
00056 <span class="comment"></span>
00057 <span class="comment">    The routine MiUnmapHyperSpaceMap MUST be called to release the lock!!!!</span>
00058 <span class="comment"></span>
00059 <span class="comment">Environment:</span>
00060 <span class="comment"></span>
00061 <span class="comment">    kernel mode.</span>
00062 <span class="comment"></span>
00063 <span class="comment">--*/</span>
00064 
00065 {
00066 
00067     <span class="comment">//</span>
00068     <span class="comment">// On AXP64 systems all pages can be mapped physically using the 43-bit</span>
00069     <span class="comment">// super page address range.</span>
00070     <span class="comment">//</span>
00071 
00072     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a>(PageFrameIndex != 0);
00073 
00074     <a class="code" href="../../d4/d8/mi_8h.html#a148">LOCK_HYPERSPACE</a>(OldIrql);
00075 
00076     <span class="keywordflow">return</span> KSEG_ADDRESS(PageFrameIndex);
00077 }
00078 
00079 PVOID
<a name="l00080"></a><a class="code" href="../../d4/d8/mi_8h.html#a806">00080</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a1">MiMapImageHeaderInHyperSpace</a> (
00081     IN PFN_NUMBER PageFrameIndex
00082     )
00083 
00084 <span class="comment">/*++</span>
00085 <span class="comment"></span>
00086 <span class="comment">Routine Description:</span>
00087 <span class="comment"></span>
00088 <span class="comment">    The physical address of the specified page is returned.</span>
00089 <span class="comment"></span>
00090 <span class="comment">Arguments:</span>
00091 <span class="comment"></span>
00092 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00093 <span class="comment"></span>
00094 <span class="comment">Return Value:</span>
00095 <span class="comment"></span>
00096 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00097 <span class="comment">    mapped.</span>
00098 <span class="comment"></span>
00099 <span class="comment">Environment:</span>
00100 <span class="comment"></span>
00101 <span class="comment">    Kernel mode.</span>
00102 <span class="comment"></span>
00103 <span class="comment">--*/</span>
00104 
00105 {
00106     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00107     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00108     KIRQL OldIrql;
00109 
00110 <span class="preprocessor">#if DBG</span>
00111 <span class="preprocessor"></span>
00112     <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00113         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00114         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00115     }
00116 
00117 <span class="preprocessor">#endif //DBG</span>
00118 <span class="preprocessor"></span>
00119     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00120 
00121     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a>(OldIrql);
00122 
00123     <span class="keywordflow">while</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0) {
00124 
00125         <span class="comment">//</span>
00126         <span class="comment">// If there is no event specified, set one up.</span>
00127         <span class="comment">//</span>
00128 
00129         <span class="keywordflow">if</span> (<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> == (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00130 
00131             <span class="comment">//</span>
00132             <span class="comment">// Set the global event into the field and wait for it.</span>
00133             <span class="comment">//</span>
00134 
00135             <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = &amp;<a class="code" href="../../d4/d8/mi_8h.html#a681">MmImageMappingPteEvent</a>;
00136         }
00137 
00138         <span class="comment">//</span>
00139         <span class="comment">// Release the PFN lock and wait on the event in an</span>
00140         <span class="comment">// atomic operation.</span>
00141         <span class="comment">//</span>
00142 
00143         <a class="code" href="../../d4/d9/ke_8h.html#a28">KeEnterCriticalRegion</a>();
00144 
00145         <a class="code" href="../../d4/d8/mi_8h.html#a132">UNLOCK_PFN_AND_THEN_WAIT</a>(OldIrql);
00146 
00147         <a class="code" href="../../d1/d7/wait_8c.html#a4">KeWaitForSingleObject</a>(<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>,
00148                               <a class="code" href="../../d6/d7/halmips_8h.html#a455">Executive</a>,
00149                               <a class="code" href="../../d6/d7/halmips_8h.html#a456">KernelMode</a>,
00150                               <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00151                               (PLARGE_INTEGER)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>);
00152 
00153         <a class="code" href="../../d4/d9/ke_8h.html#a29">KeLeaveCriticalRegion</a>();
00154 
00155         <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00156     }
00157 
00158     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long == 0);
00159 
00160     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00161     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00162 
00163     *PointerPte = TempPte;
00164 
00165     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00166 
00167     <span class="keywordflow">return</span> (PVOID)<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00168 }
00169 
00170 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00171"></a><a class="code" href="../../d8/d2/axp64_2hypermap_8c.html#a2">00171</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a2">MiUnmapImageHeaderInHyperSpace</a> (
00172     VOID
00173     )
00174 
00175 <span class="comment">/*++</span>
00176 <span class="comment"></span>
00177 <span class="comment">Routine Description:</span>
00178 <span class="comment"></span>
00179 <span class="comment">    This procedure unmaps the PTE reserved for mapping the image</span>
00180 <span class="comment">    header, flushes the TB, and, if the WaitingForImageMapping field</span>
00181 <span class="comment">    is not NULL, sets the specified event.</span>
00182 <span class="comment"></span>
00183 <span class="comment">    On ALPHA, no action is required as the super-page address of the page</span>
00184 <span class="comment">    was used.</span>
00185 <span class="comment"></span>
00186 <span class="comment">Arguments:</span>
00187 <span class="comment"></span>
00188 <span class="comment">    None.</span>
00189 <span class="comment"></span>
00190 <span class="comment">Return Value:</span>
00191 <span class="comment"></span>
00192 <span class="comment">    None.</span>
00193 <span class="comment"></span>
00194 <span class="comment">Environment:</span>
00195 <span class="comment"></span>
00196 <span class="comment">    Kernel mode.</span>
00197 <span class="comment"></span>
00198 <span class="comment">--*/</span>
00199 
00200 {
00201 
00202     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00203     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00204     KIRQL OldIrql;
00205     <a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a> <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>;
00206 
00207     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a>(<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00208 
00209     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00210 
00211     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00212 
00213     <span class="comment">//</span>
00214     <span class="comment">// Capture the current state of the event field and clear it out.</span>
00215     <span class="comment">//</span>
00216 
00217     <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> = <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>;
00218 
00219     <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00220 
00221     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0);
00222 
00223     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00224                      (PHARDWARE_PTE)PointerPte, TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard);
00225 
00226     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00227 
00228     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> != (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00229 
00230         <span class="comment">//</span>
00231         <span class="comment">// If there was an event specified, set the event.</span>
00232         <span class="comment">//</span>
00233 
00234         <a class="code" href="../../d2/d8/eventobj_8c.html#a5">KePulseEvent</a> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>, 0, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00235     }
00236 
00237     <span class="keywordflow">return</span>;
00238 }
00239 
00240 PVOID
<a name="l00241"></a><a class="code" href="../../d4/d8/mi_8h.html#a811">00241</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a3">MiMapPageToZeroInHyperSpace</a> (
00242     IN PFN_NUMBER PageFrameIndex
00243     )
00244 
00245 <span class="comment">/*++</span>
00246 <span class="comment"></span>
00247 <span class="comment">Routine Description:</span>
00248 <span class="comment"></span>
00249 <span class="comment">    This procedure maps the specified page frame into the 43-bit super</span>
00250 <span class="comment">    page address range.</span>
00251 <span class="comment"></span>
00252 <span class="comment">Arguments:</span>
00253 <span class="comment"></span>
00254 <span class="comment">    PageFrameIndex - Supplies the page frame to map.</span>
00255 <span class="comment"></span>
00256 <span class="comment">Return Value:</span>
00257 <span class="comment"></span>
00258 <span class="comment">    The 43-bit super address of the respective page is returned as the</span>
00259 <span class="comment">    function value.</span>
00260 <span class="comment"></span>
00261 <span class="comment">--*/</span>
00262 
00263 {
00264 
00265     <span class="comment">//</span>
00266     <span class="comment">// On AXP64 systems all pages can be mapped physically using the 43-bit</span>
00267     <span class="comment">// super page address range.</span>
00268     <span class="comment">//</span>
00269 
00270     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a>(PageFrameIndex != 0);
00271 
00272     <a class="code" href="../../d4/d8/mi_8h.html#a136">MM_PFN_LOCK_ASSERT</a>();
00273 
00274     <span class="keywordflow">return</span> KSEG_ADDRESS(PageFrameIndex);
00275 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:18 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
