ARM GAS  /tmp/cc9auaz1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB130:
  27              		.file 1 "../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c"
   1:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
   2:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   ******************************************************************************
   3:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @file    stm32f3xx_hal_rcc_ex.c
   4:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following 
   7:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *  
  10:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   ******************************************************************************
  11:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @attention
  12:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
  13:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  14:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
  16:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
  21:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   ******************************************************************************
  22:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */ 
  23:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  24:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #include "stm32f3xx_hal.h"
  26:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  27:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @addtogroup STM32F3xx_HAL_Driver
  28:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
  29:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  30:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  31:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
ARM GAS  /tmp/cc9auaz1.s 			page 2


  32:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  33:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver.
  35:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
  36:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  37:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  38:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  40:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  41:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  42:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  * @{
  43:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  */
  44:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
  45:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @}
  46:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  47:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  48:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  49:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  50:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  51:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34) || de
  52:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_TIM1SW) || defined(RCC_CFGR3_TIM2SW) || defined(RCC_CFGR3_TIM8SW) || defined(
  53:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_TIM16SW) || defined(RCC_CFGR3_TIM17SW) || defined(RCC_CFGR3_TIM20SW) || defin
  54:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_HRTIM1SW)
  55:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  56:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
  57:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  58:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** static uint32_t RCC_GetPLLCLKFreq(void);
  59:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  60:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
  61:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @}
  62:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  63:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRExx || RCC_CFGR3_TIMxSW || RCC_CFGR3_HRTIM1SW || RCC
  64:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  65:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  66:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
  67:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  68:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
  69:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions 
  70:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief    Extended Peripheral Control functions
  71:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
  72:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** @verbatim   
  73:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  ===============================================================================
  74:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  75:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  ===============================================================================  
  76:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     [..]
  77:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
  78:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     frequencies.
  79:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     [..] 
  80:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  81:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in  
  82:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including 
  83:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  84:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
  85:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** @endverbatim
  86:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
  87:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
  88:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc9auaz1.s 			page 3


  89:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
  90:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  91:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  92:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  93:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks
  94:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         (ADC, CEC, I2C, I2S, SDADC, HRTIM, TIM, USART, RTC and USB).
  95:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
  96:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select 
  97:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in  
  98:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including 
  99:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         the backup registers) and RCC_BDCR register are set to their reset values.
 100:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
 101:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @note   When the TIMx clock source is APB clock, so the TIMx clock is APB clock or 
 102:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         APB clock x 2 depending on the APB prescaler.
 103:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
 104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *
 105:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @retval HAL status
 106:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
 107:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** {
  28              		.loc 1 108 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 72
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 92B0     		sub	sp, sp, #72
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 80
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 109:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
  44              		.loc 1 109 0
  45 0008 0023     		movs	r3, #0
  46 000a 3B64     		str	r3, [r7, #64]
 110:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint32_t temp_reg = 0U;
  47              		.loc 1 110 0
  48 000c 0023     		movs	r3, #0
  49 000e FB63     		str	r3, [r7, #60]
 111:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 112:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Check the parameters */
 113:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 114:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 115:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 116:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  50              		.loc 1 116 0
  51 0010 7B68     		ldr	r3, [r7, #4]
  52 0012 1B68     		ldr	r3, [r3]
  53 0014 03F48033 		and	r3, r3, #65536
  54 0018 002B     		cmp	r3, #0
  55 001a 00F0D780 		beq	.L2
  56              	.LBB20:
ARM GAS  /tmp/cc9auaz1.s 			page 4


 117:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 118:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 119:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 120:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 121:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  57              		.loc 1 121 0
  58 001e 0023     		movs	r3, #0
  59 0020 87F84730 		strb	r3, [r7, #71]
 122:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 123:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the 
 124:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        power domain is done. */
 125:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 126:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  60              		.loc 1 126 0
  61 0024 4E4B     		ldr	r3, .L32
  62 0026 DB69     		ldr	r3, [r3, #28]
  63 0028 03F08053 		and	r3, r3, #268435456
  64 002c 002B     		cmp	r3, #0
  65 002e 0ED1     		bne	.L3
  66              	.LBB21:
 127:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 128:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 128 0
  68 0030 4B4A     		ldr	r2, .L32
  69 0032 4B4B     		ldr	r3, .L32
  70 0034 DB69     		ldr	r3, [r3, #28]
  71 0036 43F08053 		orr	r3, r3, #268435456
  72 003a D361     		str	r3, [r2, #28]
  73 003c 484B     		ldr	r3, .L32
  74 003e DB69     		ldr	r3, [r3, #28]
  75 0040 03F08053 		and	r3, r3, #268435456
  76 0044 BB60     		str	r3, [r7, #8]
  77 0046 BB68     		ldr	r3, [r7, #8]
  78              	.LBE21:
 129:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  79              		.loc 1 129 0
  80 0048 0123     		movs	r3, #1
  81 004a 87F84730 		strb	r3, [r7, #71]
  82              	.L3:
 130:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 131:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 132:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  83              		.loc 1 132 0
  84 004e 454B     		ldr	r3, .L32+4
  85 0050 1B68     		ldr	r3, [r3]
  86 0052 03F48073 		and	r3, r3, #256
  87 0056 002B     		cmp	r3, #0
  88 0058 18D1     		bne	.L4
 133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 134:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 135:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
  89              		.loc 1 135 0
  90 005a 424A     		ldr	r2, .L32+4
  91 005c 414B     		ldr	r3, .L32+4
  92 005e 1B68     		ldr	r3, [r3]
  93 0060 43F48073 		orr	r3, r3, #256
  94 0064 1360     		str	r3, [r2]
ARM GAS  /tmp/cc9auaz1.s 			page 5


 136:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 137:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 138:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
  95              		.loc 1 138 0
  96 0066 FFF7FEFF 		bl	HAL_GetTick
  97 006a 3864     		str	r0, [r7, #64]
 139:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 140:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  98              		.loc 1 140 0
  99 006c 08E0     		b	.L5
 100              	.L7:
 141:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 142:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 101              		.loc 1 142 0
 102 006e FFF7FEFF 		bl	HAL_GetTick
 103 0072 0246     		mov	r2, r0
 104 0074 3B6C     		ldr	r3, [r7, #64]
 105 0076 D31A     		subs	r3, r2, r3
 106 0078 642B     		cmp	r3, #100
 107 007a 01D9     		bls	.L5
 143:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 144:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 108              		.loc 1 144 0
 109 007c 0323     		movs	r3, #3
 110 007e 69E1     		b	.L6
 111              	.L5:
 140:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 112              		.loc 1 140 0
 113 0080 384B     		ldr	r3, .L32+4
 114 0082 1B68     		ldr	r3, [r3]
 115 0084 03F48073 		and	r3, r3, #256
 116 0088 002B     		cmp	r3, #0
 117 008a F0D0     		beq	.L7
 118              	.L4:
 145:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 146:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 147:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 148:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 149:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 150:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 119              		.loc 1 150 0
 120 008c 344B     		ldr	r3, .L32
 121 008e 1B6A     		ldr	r3, [r3, #32]
 122 0090 03F44073 		and	r3, r3, #768
 123 0094 FB63     		str	r3, [r7, #60]
 151:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 124              		.loc 1 151 0
 125 0096 FB6B     		ldr	r3, [r7, #60]
 126 0098 002B     		cmp	r3, #0
 127 009a 00F08480 		beq	.L8
 128              		.loc 1 151 0 is_stmt 0 discriminator 1
 129 009e 7B68     		ldr	r3, [r7, #4]
 130 00a0 5B68     		ldr	r3, [r3, #4]
 131 00a2 03F44072 		and	r2, r3, #768
 132 00a6 FB6B     		ldr	r3, [r7, #60]
 133 00a8 9A42     		cmp	r2, r3
 134 00aa 7CD0     		beq	.L8
ARM GAS  /tmp/cc9auaz1.s 			page 6


 152:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 153:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Store the content of BDCR register before the reset of Backup Domain */
 154:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 135              		.loc 1 154 0 is_stmt 1
 136 00ac 2C4B     		ldr	r3, .L32
 137 00ae 1B6A     		ldr	r3, [r3, #32]
 138 00b0 23F44073 		bic	r3, r3, #768
 139 00b4 FB63     		str	r3, [r7, #60]
 140 00b6 4FF48033 		mov	r3, #65536
 141 00ba 3B63     		str	r3, [r7, #48]
 142              	.LBB22:
 143              	.LBB23:
 144              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  /tmp/cc9auaz1.s 			page 7


  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc9auaz1.s 			page 8


 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc9auaz1.s 			page 9


 159:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
ARM GAS  /tmp/cc9auaz1.s 			page 10


 216:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc9auaz1.s 			page 11


 273:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  /tmp/cc9auaz1.s 			page 12


 330:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
ARM GAS  /tmp/cc9auaz1.s 			page 13


 387:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc9auaz1.s 			page 14


 444:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
ARM GAS  /tmp/cc9auaz1.s 			page 15


 501:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
ARM GAS  /tmp/cc9auaz1.s 			page 16


 558:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
ARM GAS  /tmp/cc9auaz1.s 			page 17


 615:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
ARM GAS  /tmp/cc9auaz1.s 			page 18


 672:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  /tmp/cc9auaz1.s 			page 19


 729:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc9auaz1.s 			page 20


 786:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
ARM GAS  /tmp/cc9auaz1.s 			page 21


 843:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc9auaz1.s 			page 22


 900:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:../Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:../Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
ARM GAS  /tmp/cc9auaz1.s 			page 23


 957:../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:../Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 145              		.loc 2 988 0
 146 00bc 3B6B     		ldr	r3, [r7, #48]
 147              		.syntax unified
 148              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 149 00be 93FAA3F3 		rbit r3, r3
 150              	@ 0 "" 2
 151              		.thumb
 152              		.syntax unified
 153 00c2 FB62     		str	r3, [r7, #44]
 989:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 154              		.loc 2 1001 0
 155 00c4 FB6A     		ldr	r3, [r7, #44]
 156              	.LBE23:
ARM GAS  /tmp/cc9auaz1.s 			page 24


 157              	.LBE22:
 155:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 156:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 158              		.loc 1 156 0
 159 00c6 B3FA83F3 		clz	r3, r3
 160 00ca DBB2     		uxtb	r3, r3
 161 00cc 1A46     		mov	r2, r3
 162 00ce 264B     		ldr	r3, .L32+8
 163 00d0 1344     		add	r3, r3, r2
 164 00d2 9B00     		lsls	r3, r3, #2
 165 00d4 1A46     		mov	r2, r3
 166 00d6 0123     		movs	r3, #1
 167 00d8 1360     		str	r3, [r2]
 168 00da 4FF48033 		mov	r3, #65536
 169 00de BB63     		str	r3, [r7, #56]
 170              	.LBB24:
 171              	.LBB25:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 172              		.loc 2 988 0
 173 00e0 BB6B     		ldr	r3, [r7, #56]
 174              		.syntax unified
 175              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 176 00e2 93FAA3F3 		rbit r3, r3
 177              	@ 0 "" 2
 178              		.thumb
 179              		.syntax unified
 180 00e6 7B63     		str	r3, [r7, #52]
 181              		.loc 2 1001 0
 182 00e8 7B6B     		ldr	r3, [r7, #52]
 183              	.LBE25:
 184              	.LBE24:
 157:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 185              		.loc 1 157 0
 186 00ea B3FA83F3 		clz	r3, r3
 187 00ee DBB2     		uxtb	r3, r3
 188 00f0 1A46     		mov	r2, r3
 189 00f2 1D4B     		ldr	r3, .L32+8
 190 00f4 1344     		add	r3, r3, r2
 191 00f6 9B00     		lsls	r3, r3, #2
 192 00f8 1A46     		mov	r2, r3
 193 00fa 0023     		movs	r3, #0
 194 00fc 1360     		str	r3, [r2]
 158:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Restore the Content of BDCR register */
 159:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       RCC->BDCR = temp_reg;
 195              		.loc 1 159 0
 196 00fe 184A     		ldr	r2, .L32
 197 0100 FB6B     		ldr	r3, [r7, #60]
 198 0102 1362     		str	r3, [r2, #32]
 160:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 161:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Wait for LSERDY if LSE was enabled */
 162:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 199              		.loc 1 162 0
 200 0104 FB6B     		ldr	r3, [r7, #60]
 201 0106 03F00103 		and	r3, r3, #1
 202 010a 002B     		cmp	r3, #0
 203 010c 4BD0     		beq	.L8
 163:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc9auaz1.s 			page 25


 164:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Get Start Tick */
 165:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 204              		.loc 1 165 0
 205 010e FFF7FEFF 		bl	HAL_GetTick
 206 0112 3864     		str	r0, [r7, #64]
 166:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         
 167:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */  
 168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 207              		.loc 1 168 0
 208 0114 0AE0     		b	.L11
 209              	.L18:
 169:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 170:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****             if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 210              		.loc 1 170 0
 211 0116 FFF7FEFF 		bl	HAL_GetTick
 212 011a 0246     		mov	r2, r0
 213 011c 3B6C     		ldr	r3, [r7, #64]
 214 011e D31A     		subs	r3, r2, r3
 215 0120 41F28832 		movw	r2, #5000
 216 0124 9342     		cmp	r3, r2
 217 0126 01D9     		bls	.L11
 171:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           {
 172:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 218              		.loc 1 172 0
 219 0128 0323     		movs	r3, #3
 220 012a 13E1     		b	.L6
 221              	.L11:
 222 012c 0223     		movs	r3, #2
 223 012e BB62     		str	r3, [r7, #40]
 224              	.LBB26:
 225              	.LBB27:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 226              		.loc 2 988 0
 227 0130 BB6A     		ldr	r3, [r7, #40]
 228              		.syntax unified
 229              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 230 0132 93FAA3F3 		rbit r3, r3
 231              	@ 0 "" 2
 232              		.thumb
 233              		.syntax unified
 234 0136 7B62     		str	r3, [r7, #36]
 235 0138 0223     		movs	r3, #2
 236 013a 3B62     		str	r3, [r7, #32]
 237              	.LBE27:
 238              	.LBE26:
 239              	.LBB28:
 240              	.LBB29:
 241 013c 3B6A     		ldr	r3, [r7, #32]
 242              		.syntax unified
 243              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 244 013e 93FAA3F3 		rbit r3, r3
 245              	@ 0 "" 2
 246              		.thumb
 247              		.syntax unified
 248 0142 FB61     		str	r3, [r7, #28]
 249              		.loc 2 1001 0
 250 0144 FB69     		ldr	r3, [r7, #28]
ARM GAS  /tmp/cc9auaz1.s 			page 26


 251              	.LBE29:
 252              	.LBE28:
 168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 253              		.loc 1 168 0
 254 0146 B3FA83F3 		clz	r3, r3
 255 014a DBB2     		uxtb	r3, r3
 256 014c 5B09     		lsrs	r3, r3, #5
 257 014e DBB2     		uxtb	r3, r3
 258 0150 43F00203 		orr	r3, r3, #2
 259 0154 DBB2     		uxtb	r3, r3
 260 0156 022B     		cmp	r3, #2
 261 0158 08D1     		bne	.L14
 168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 262              		.loc 1 168 0 is_stmt 0 discriminator 4
 263 015a 014B     		ldr	r3, .L32
 264 015c 1B6A     		ldr	r3, [r3, #32]
 265 015e 0DE0     		b	.L15
 266              	.L33:
 267              		.align	2
 268              	.L32:
 269 0160 00100240 		.word	1073876992
 270 0164 00700040 		.word	1073770496
 271 0168 00819010 		.word	277905664
 272              	.L14:
 273 016c 0223     		movs	r3, #2
 274 016e BB61     		str	r3, [r7, #24]
 275              	.LBB30:
 276              	.LBB31:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 277              		.loc 2 988 0 is_stmt 1 discriminator 5
 278 0170 BB69     		ldr	r3, [r7, #24]
 279              		.syntax unified
 280              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 281 0172 93FAA3F3 		rbit r3, r3
 282              	@ 0 "" 2
 283              		.thumb
 284              		.syntax unified
 285 0176 7B61     		str	r3, [r7, #20]
 286              	.LBE31:
 287              	.LBE30:
 168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 288              		.loc 1 168 0 discriminator 5
 289 0178 784B     		ldr	r3, .L34
 290 017a 5B6A     		ldr	r3, [r3, #36]
 291              	.L15:
 292 017c 0222     		movs	r2, #2
 293 017e 3A61     		str	r2, [r7, #16]
 294              	.LBB32:
 295              	.LBB33:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 296              		.loc 2 988 0 discriminator 11
 297 0180 3A69     		ldr	r2, [r7, #16]
 298              		.syntax unified
 299              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 300 0182 92FAA2F2 		rbit r2, r2
 301              	@ 0 "" 2
 302              		.thumb
ARM GAS  /tmp/cc9auaz1.s 			page 27


 303              		.syntax unified
 304 0186 FA60     		str	r2, [r7, #12]
 305              		.loc 2 1001 0 discriminator 11
 306 0188 FA68     		ldr	r2, [r7, #12]
 307              	.LBE33:
 308              	.LBE32:
 168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 309              		.loc 1 168 0 discriminator 11
 310 018a B2FA82F2 		clz	r2, r2
 311 018e D2B2     		uxtb	r2, r2
 312 0190 42F04002 		orr	r2, r2, #64
 313 0194 D2B2     		uxtb	r2, r2
 314 0196 02F01F02 		and	r2, r2, #31
 315 019a 0121     		movs	r1, #1
 316 019c 01FA02F2 		lsl	r2, r1, r2
 317 01a0 1340     		ands	r3, r3, r2
 318 01a2 002B     		cmp	r3, #0
 319 01a4 B7D0     		beq	.L18
 320              	.L8:
 173:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           }      
 174:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }  
 175:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 176:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 177:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 321              		.loc 1 177 0
 322 01a6 6D49     		ldr	r1, .L34
 323 01a8 6C4B     		ldr	r3, .L34
 324 01aa 1B6A     		ldr	r3, [r3, #32]
 325 01ac 23F44072 		bic	r2, r3, #768
 326 01b0 7B68     		ldr	r3, [r7, #4]
 327 01b2 5B68     		ldr	r3, [r3, #4]
 328 01b4 1343     		orrs	r3, r3, r2
 329 01b6 0B62     		str	r3, [r1, #32]
 178:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 179:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 180:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 330              		.loc 1 180 0
 331 01b8 97F84730 		ldrb	r3, [r7, #71]	@ zero_extendqisi2
 332 01bc 012B     		cmp	r3, #1
 333 01be 05D1     		bne	.L2
 181:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 182:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 334              		.loc 1 182 0
 335 01c0 664A     		ldr	r2, .L34
 336 01c2 664B     		ldr	r3, .L34
 337 01c4 DB69     		ldr	r3, [r3, #28]
 338 01c6 23F08053 		bic	r3, r3, #268435456
 339 01ca D361     		str	r3, [r2, #28]
 340              	.L2:
 341              	.LBE20:
 183:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 184:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 185:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 186:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 187:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 342              		.loc 1 187 0
 343 01cc 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc9auaz1.s 			page 28


 344 01ce 1B68     		ldr	r3, [r3]
 345 01d0 03F00103 		and	r3, r3, #1
 346 01d4 002B     		cmp	r3, #0
 347 01d6 08D0     		beq	.L19
 188:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 189:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 190:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 191:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 192:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 193:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 348              		.loc 1 193 0
 349 01d8 6049     		ldr	r1, .L34
 350 01da 604B     		ldr	r3, .L34
 351 01dc 1B6B     		ldr	r3, [r3, #48]
 352 01de 23F00302 		bic	r2, r3, #3
 353 01e2 7B68     		ldr	r3, [r7, #4]
 354 01e4 9B68     		ldr	r3, [r3, #8]
 355 01e6 1343     		orrs	r3, r3, r2
 356 01e8 0B63     		str	r3, [r1, #48]
 357              	.L19:
 194:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 195:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 196:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART2SW)
 197:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/ 
 198:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 358              		.loc 1 198 0
 359 01ea 7B68     		ldr	r3, [r7, #4]
 360 01ec 1B68     		ldr	r3, [r3]
 361 01ee 03F00203 		and	r3, r3, #2
 362 01f2 002B     		cmp	r3, #0
 363 01f4 08D0     		beq	.L20
 199:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 200:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 201:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 202:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 203:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 204:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 364              		.loc 1 204 0
 365 01f6 5949     		ldr	r1, .L34
 366 01f8 584B     		ldr	r3, .L34
 367 01fa 1B6B     		ldr	r3, [r3, #48]
 368 01fc 23F44032 		bic	r2, r3, #196608
 369 0200 7B68     		ldr	r3, [r7, #4]
 370 0202 DB68     		ldr	r3, [r3, #12]
 371 0204 1343     		orrs	r3, r3, r2
 372 0206 0B63     		str	r3, [r1, #48]
 373              	.L20:
 205:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 206:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART2SW */
 207:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 208:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART3SW)
 209:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ USART3 Configuration ------------------------*/ 
 210:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 374              		.loc 1 210 0
 375 0208 7B68     		ldr	r3, [r7, #4]
 376 020a 1B68     		ldr	r3, [r3]
 377 020c 03F00403 		and	r3, r3, #4
ARM GAS  /tmp/cc9auaz1.s 			page 29


 378 0210 002B     		cmp	r3, #0
 379 0212 08D0     		beq	.L21
 211:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 212:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 213:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 214:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 215:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 216:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 380              		.loc 1 216 0
 381 0214 5149     		ldr	r1, .L34
 382 0216 514B     		ldr	r3, .L34
 383 0218 1B6B     		ldr	r3, [r3, #48]
 384 021a 23F44022 		bic	r2, r3, #786432
 385 021e 7B68     		ldr	r3, [r7, #4]
 386 0220 1B69     		ldr	r3, [r3, #16]
 387 0222 1343     		orrs	r3, r3, r2
 388 0224 0B63     		str	r3, [r1, #48]
 389              	.L21:
 217:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 218:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART3SW */
 219:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 220:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/ 
 221:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 390              		.loc 1 221 0
 391 0226 7B68     		ldr	r3, [r7, #4]
 392 0228 1B68     		ldr	r3, [r3]
 393 022a 03F02003 		and	r3, r3, #32
 394 022e 002B     		cmp	r3, #0
 395 0230 08D0     		beq	.L22
 222:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 223:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 224:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 225:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 226:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 227:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 396              		.loc 1 227 0
 397 0232 4A49     		ldr	r1, .L34
 398 0234 494B     		ldr	r3, .L34
 399 0236 1B6B     		ldr	r3, [r3, #48]
 400 0238 23F01002 		bic	r2, r3, #16
 401 023c 7B68     		ldr	r3, [r7, #4]
 402 023e DB69     		ldr	r3, [r3, #28]
 403 0240 1343     		orrs	r3, r3, r2
 404 0242 0B63     		str	r3, [r1, #48]
 405              	.L22:
 228:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 229:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 230:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE)\
 231:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC)\
 232:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302x8)                        \
 233:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F373xC)
 234:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration ------------------------*/ 
 235:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 406              		.loc 1 235 0
 407 0244 7B68     		ldr	r3, [r7, #4]
 408 0246 1B68     		ldr	r3, [r3]
 409 0248 03F40033 		and	r3, r3, #131072
ARM GAS  /tmp/cc9auaz1.s 			page 30


 410 024c 002B     		cmp	r3, #0
 411 024e 08D0     		beq	.L23
 236:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 237:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 238:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 239:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 240:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the USB clock source */
 241:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 412              		.loc 1 241 0
 413 0250 4249     		ldr	r1, .L34
 414 0252 424B     		ldr	r3, .L34
 415 0254 5B68     		ldr	r3, [r3, #4]
 416 0256 23F48002 		bic	r2, r3, #4194304
 417 025a 7B68     		ldr	r3, [r7, #4]
 418 025c 9B6B     		ldr	r3, [r3, #56]
 419 025e 1343     		orrs	r3, r3, r2
 420 0260 4B60     		str	r3, [r1, #4]
 421              	.L23:
 242:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 243:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 244:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || */
 245:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || */
 246:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302x8                || */
 247:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F373xC                   */
 248:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 249:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 250:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 251:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 252:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F373xC) || defined(STM32F378xx)
 253:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 254:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ I2C2 Configuration ------------------------*/ 
 255:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 422              		.loc 1 255 0
 423 0262 7B68     		ldr	r3, [r7, #4]
 424 0264 1B68     		ldr	r3, [r3]
 425 0266 03F04003 		and	r3, r3, #64
 426 026a 002B     		cmp	r3, #0
 427 026c 08D0     		beq	.L24
 256:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 257:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 258:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 259:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 260:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 261:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 428              		.loc 1 261 0
 429 026e 3B49     		ldr	r1, .L34
 430 0270 3A4B     		ldr	r3, .L34
 431 0272 1B6B     		ldr	r3, [r3, #48]
 432 0274 23F02002 		bic	r2, r3, #32
 433 0278 7B68     		ldr	r3, [r7, #4]
 434 027a 1B6A     		ldr	r3, [r3, #32]
 435 027c 1343     		orrs	r3, r3, r2
 436 027e 0B63     		str	r3, [r1, #48]
 437              	.L24:
 262:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 263:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 264:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
ARM GAS  /tmp/cc9auaz1.s 			page 31


 265:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 266:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx || */
 267:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F373xC || STM32F378xx                   */
 268:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 269:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 270:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 271:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 272:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ I2C3 Configuration ------------------------*/ 
 273:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 274:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 275:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 276:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 277:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 278:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 279:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 280:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 281:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 282:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
 283:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 284:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 285:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)
 286:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 287:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ UART4 Configuration ------------------------*/ 
 288:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 438              		.loc 1 288 0
 439 0280 7B68     		ldr	r3, [r7, #4]
 440 0282 1B68     		ldr	r3, [r3]
 441 0284 03F00803 		and	r3, r3, #8
 442 0288 002B     		cmp	r3, #0
 443 028a 08D0     		beq	.L25
 289:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 290:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 291:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 292:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 293:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 294:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 444              		.loc 1 294 0
 445 028c 3349     		ldr	r1, .L34
 446 028e 334B     		ldr	r3, .L34
 447 0290 1B6B     		ldr	r3, [r3, #48]
 448 0292 23F44012 		bic	r2, r3, #3145728
 449 0296 7B68     		ldr	r3, [r7, #4]
 450 0298 5B69     		ldr	r3, [r3, #20]
 451 029a 1343     		orrs	r3, r3, r2
 452 029c 0B63     		str	r3, [r1, #48]
 453              	.L25:
 295:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 296:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 297:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ UART5 Configuration ------------------------*/ 
 298:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 454              		.loc 1 298 0
 455 029e 7B68     		ldr	r3, [r7, #4]
 456 02a0 1B68     		ldr	r3, [r3]
 457 02a2 03F01003 		and	r3, r3, #16
 458 02a6 002B     		cmp	r3, #0
 459 02a8 08D0     		beq	.L26
 299:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/cc9auaz1.s 			page 32


 300:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 301:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 302:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 303:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 304:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 460              		.loc 1 304 0
 461 02aa 2C49     		ldr	r1, .L34
 462 02ac 2B4B     		ldr	r3, .L34
 463 02ae 1B6B     		ldr	r3, [r3, #48]
 464 02b0 23F44002 		bic	r2, r3, #12582912
 465 02b4 7B68     		ldr	r3, [r7, #4]
 466 02b6 9B69     		ldr	r3, [r3, #24]
 467 02b8 1343     		orrs	r3, r3, r2
 468 02ba 0B63     		str	r3, [r1, #48]
 469              	.L26:
 305:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 306:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 307:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 308:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx    */
 309:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 310:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 311:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 312:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 313:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ I2S Configuration ------------------------*/ 
 314:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 470              		.loc 1 314 0
 471 02bc 7B68     		ldr	r3, [r7, #4]
 472 02be 1B68     		ldr	r3, [r3]
 473 02c0 03F40073 		and	r3, r3, #512
 474 02c4 002B     		cmp	r3, #0
 475 02c6 08D0     		beq	.L27
 315:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 316:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 317:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 318:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 319:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the I2S clock source */
 320:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 476              		.loc 1 320 0
 477 02c8 2449     		ldr	r1, .L34
 478 02ca 244B     		ldr	r3, .L34
 479 02cc 5B68     		ldr	r3, [r3, #4]
 480 02ce 23F40002 		bic	r2, r3, #8388608
 481 02d2 7B68     		ldr	r3, [r7, #4]
 482 02d4 DB6A     		ldr	r3, [r3, #44]
 483 02d6 1343     		orrs	r3, r3, r2
 484 02d8 4B60     		str	r3, [r1, #4]
 485              	.L27:
 321:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 322:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 323:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 324:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 325:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
 326:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 327:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 328:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 329:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ ADC1 clock Configuration ------------------*/ 
 330:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
ARM GAS  /tmp/cc9auaz1.s 			page 33


 331:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 332:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 333:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
 334:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 335:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the ADC1 clock source */
 336:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 337:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 338:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 339:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */
 340:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 341:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 342:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 343:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
 344:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 345:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
 346:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 486              		.loc 1 346 0
 487 02da 7B68     		ldr	r3, [r7, #4]
 488 02dc 1B68     		ldr	r3, [r3]
 489 02de 03F08003 		and	r3, r3, #128
 490 02e2 002B     		cmp	r3, #0
 491 02e4 08D0     		beq	.L28
 347:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 348:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 349:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 350:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 351:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the ADC12 clock source */
 352:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 492              		.loc 1 352 0
 493 02e6 1D49     		ldr	r1, .L34
 494 02e8 1C4B     		ldr	r3, .L34
 495 02ea DB6A     		ldr	r3, [r3, #44]
 496 02ec 23F4F872 		bic	r2, r3, #496
 497 02f0 7B68     		ldr	r3, [r7, #4]
 498 02f2 5B6A     		ldr	r3, [r3, #36]
 499 02f4 1343     		orrs	r3, r3, r2
 500 02f6 CB62     		str	r3, [r1, #44]
 501              	.L28:
 353:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 354:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 355:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 356:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 357:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303x8 || STM32F334x8 || STM32F328xx    */    
 358:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 359:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F303xE) || defined(STM32F398xx)\
 360:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F303xC) || defined(STM32F358xx)
 361:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 362:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
 363:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 502              		.loc 1 363 0
 503 02f8 7B68     		ldr	r3, [r7, #4]
 504 02fa 1B68     		ldr	r3, [r3]
 505 02fc 03F48073 		and	r3, r3, #256
 506 0300 002B     		cmp	r3, #0
 507 0302 08D0     		beq	.L29
 364:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 365:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /tmp/cc9auaz1.s 			page 34


 366:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
 367:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 368:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the ADC34 clock source */
 369:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 508              		.loc 1 369 0
 509 0304 1549     		ldr	r1, .L34
 510 0306 154B     		ldr	r3, .L34
 511 0308 DB6A     		ldr	r3, [r3, #44]
 512 030a 23F47852 		bic	r2, r3, #15872
 513 030e 7B68     		ldr	r3, [r7, #4]
 514 0310 9B6A     		ldr	r3, [r3, #40]
 515 0312 1343     		orrs	r3, r3, r2
 516 0314 CB62     		str	r3, [r1, #44]
 517              	.L29:
 370:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 371:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 372:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx || */
 373:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303xC || STM32F358xx    */
 374:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 375:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F373xC) || defined(STM32F378xx)
 376:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 377:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ ADC1 clock Configuration ------------------*/ 
 378:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 379:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 380:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 381:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
 382:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 383:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the ADC1 clock source */
 384:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 385:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 386:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 387:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F373xC || STM32F378xx */
 388:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 389:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 390:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 391:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 392:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 393:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 394:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM1 clock Configuration ----------------*/ 
 395:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 518              		.loc 1 395 0
 519 0316 7B68     		ldr	r3, [r7, #4]
 520 0318 1B68     		ldr	r3, [r3]
 521 031a 03F48053 		and	r3, r3, #4096
 522 031e 002B     		cmp	r3, #0
 523 0320 08D0     		beq	.L30
 396:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 397:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 398:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 399:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 400:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the TIM1 clock source */
 401:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 524              		.loc 1 401 0
 525 0322 0E49     		ldr	r1, .L34
 526 0324 0D4B     		ldr	r3, .L34
 527 0326 1B6B     		ldr	r3, [r3, #48]
 528 0328 23F48072 		bic	r2, r3, #256
ARM GAS  /tmp/cc9auaz1.s 			page 35


 529 032c 7B68     		ldr	r3, [r7, #4]
 530 032e 1B6B     		ldr	r3, [r3, #48]
 531 0330 1343     		orrs	r3, r3, r2
 532 0332 0B63     		str	r3, [r1, #48]
 533              	.L30:
 402:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 403:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 404:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 405:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 406:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
 407:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
 408:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 409:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F303xE) || defined(STM32F398xx)\
 410:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(STM32F303xC) || defined(STM32F358xx)
 411:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 412:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM8 clock Configuration ----------------*/ 
 413:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 534              		.loc 1 413 0
 535 0334 7B68     		ldr	r3, [r7, #4]
 536 0336 1B68     		ldr	r3, [r3]
 537 0338 03F40053 		and	r3, r3, #8192
 538 033c 002B     		cmp	r3, #0
 539 033e 08D0     		beq	.L31
 414:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 415:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 416:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
 417:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 418:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the TIM8 clock source */
 419:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 540              		.loc 1 419 0
 541 0340 0649     		ldr	r1, .L34
 542 0342 064B     		ldr	r3, .L34
 543 0344 1B6B     		ldr	r3, [r3, #48]
 544 0346 23F40072 		bic	r2, r3, #512
 545 034a 7B68     		ldr	r3, [r7, #4]
 546 034c 5B6B     		ldr	r3, [r3, #52]
 547 034e 1343     		orrs	r3, r3, r2
 548 0350 0B63     		str	r3, [r1, #48]
 549              	.L31:
 420:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 421:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 422:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx || */
 423:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303xC || STM32F358xx    */
 424:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 425:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 426:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 427:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM15 clock Configuration ----------------*/ 
 428:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 429:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 430:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 431:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 432:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 433:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the TIM15 clock source */
 434:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 435:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 436:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 437:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM16 clock Configuration ----------------*/ 
ARM GAS  /tmp/cc9auaz1.s 			page 36


 438:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 439:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 440:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 441:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
 442:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 443:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the TIM16 clock source */
 444:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 445:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 446:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 447:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM17 clock Configuration ----------------*/ 
 448:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 449:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 450:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 451:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
 452:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 453:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the TIM17 clock source */
 454:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 455:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 456:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 457:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */
 458:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 459:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F334x8)
 460:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 461:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
 462:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 463:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 464:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 465:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 466:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 467:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
 468:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 469:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 470:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 471:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F334x8 */
 472:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 473:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F373xC) || defined(STM32F378xx)
 474:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 475:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ SDADC clock Configuration -------------------*/ 
 476:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 477:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 478:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 479:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
 480:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 481:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the SDADC clock prescaler */
 482:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 483:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 484:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 485:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ CEC clock Configuration -------------------*/ 
 486:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 487:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 488:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 489:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 490:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 491:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 492:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 493:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 494:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc9auaz1.s 			page 37


 495:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F373xC || STM32F378xx */
 496:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 497:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
 498:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 499:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM2 clock Configuration -------------------*/ 
 500:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 501:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 502:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 503:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
 504:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 505:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 506:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 507:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 508:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 509:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM3 clock Configuration -------------------*/ 
 510:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 511:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 512:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 513:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
 514:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 515:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 516:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 517:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 518:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 519:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM15 clock Configuration ------------------*/ 
 520:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 521:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 522:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 523:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 524:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 525:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 526:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 527:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 528:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 529:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM16 clock Configuration ------------------*/ 
 530:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 531:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 532:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 533:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
 534:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 535:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 536:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 537:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 538:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 539:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM17 clock Configuration ------------------*/ 
 540:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 541:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 542:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 543:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
 544:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 545:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 546:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 547:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 548:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 549:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx */  
 550:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 551:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F303xE) || defined(STM32F398xx)
ARM GAS  /tmp/cc9auaz1.s 			page 38


 552:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /*------------------------------ TIM20 clock Configuration ------------------*/ 
 553:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 554:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 555:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Check the parameters */
 556:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
 557:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     
 558:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 559:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 560:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
 561:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx */  
 562:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 563:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 564:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   return HAL_OK;
 550              		.loc 1 564 0
 551 0352 0023     		movs	r3, #0
 552              	.L6:
 565:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** }
 553              		.loc 1 565 0
 554 0354 1846     		mov	r0, r3
 555 0356 4837     		adds	r7, r7, #72
 556              	.LCFI3:
 557              		.cfi_def_cfa_offset 8
 558 0358 BD46     		mov	sp, r7
 559              	.LCFI4:
 560              		.cfi_def_cfa_register 13
 561              		@ sp needed
 562 035a 80BD     		pop	{r7, pc}
 563              	.L35:
 564              		.align	2
 565              	.L34:
 566 035c 00100240 		.word	1073876992
 567              		.cfi_endproc
 568              	.LFE130:
 570              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 571              		.align	1
 572              		.global	HAL_RCCEx_GetPeriphCLKConfig
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	HAL_RCCEx_GetPeriphCLKConfig:
 579              	.LFB131:
 566:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 567:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
 568:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal
 569:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * RCC configuration registers.
 570:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 571:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks
 572:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         (ADC, CEC, I2C, I2S, SDADC, HRTIM, TIM, USART, RTC and USB clocks).
 573:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @retval None
 574:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
 575:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 576:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** {
 580              		.loc 1 576 0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 8
 583              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc9auaz1.s 			page 39


 584              		@ link register save eliminated.
 585 0000 80B4     		push	{r7}
 586              	.LCFI5:
 587              		.cfi_def_cfa_offset 4
 588              		.cfi_offset 7, -4
 589 0002 83B0     		sub	sp, sp, #12
 590              	.LCFI6:
 591              		.cfi_def_cfa_offset 16
 592 0004 00AF     		add	r7, sp, #0
 593              	.LCFI7:
 594              		.cfi_def_cfa_register 7
 595 0006 7860     		str	r0, [r7, #4]
 577:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 578:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Common part first */
 579:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART2SW) && defined(RCC_CFGR3_USART3SW)
 580:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK
 596              		.loc 1 580 0
 597 0008 7B68     		ldr	r3, [r7, #4]
 598 000a 464A     		ldr	r2, .L37
 599 000c 1A60     		str	r2, [r3]
 581:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC;
 582:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #else
 583:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | \
 584:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC;
 585:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART2SW && RCC_CFGR3_USART3SW */
 586:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 587:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the RTC configuration --------------------------------------------*/
 588:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE();
 600              		.loc 1 588 0
 601 000e 464B     		ldr	r3, .L37+4
 602 0010 1B6A     		ldr	r3, [r3, #32]
 603 0012 03F44072 		and	r2, r3, #768
 604 0016 7B68     		ldr	r3, [r7, #4]
 605 0018 5A60     		str	r2, [r3, #4]
 589:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the USART1 clock configuration --------------------------------------------*/
 590:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 606              		.loc 1 590 0
 607 001a 434B     		ldr	r3, .L37+4
 608 001c 1B6B     		ldr	r3, [r3, #48]
 609 001e 03F00302 		and	r2, r3, #3
 610 0022 7B68     		ldr	r3, [r7, #4]
 611 0024 9A60     		str	r2, [r3, #8]
 591:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART2SW)
 592:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the USART2 clock configuration -----------------------------------------*/
 593:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 612              		.loc 1 593 0
 613 0026 404B     		ldr	r3, .L37+4
 614 0028 1B6B     		ldr	r3, [r3, #48]
 615 002a 03F44032 		and	r2, r3, #196608
 616 002e 7B68     		ldr	r3, [r7, #4]
 617 0030 DA60     		str	r2, [r3, #12]
 594:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART2SW */
 595:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART3SW)
 596:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****    /* Get the USART3 clock configuration -----------------------------------------*/
 597:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 618              		.loc 1 597 0
 619 0032 3D4B     		ldr	r3, .L37+4
ARM GAS  /tmp/cc9auaz1.s 			page 40


 620 0034 1B6B     		ldr	r3, [r3, #48]
 621 0036 03F44022 		and	r2, r3, #786432
 622 003a 7B68     		ldr	r3, [r7, #4]
 623 003c 1A61     		str	r2, [r3, #16]
 598:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART3SW */
 599:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the I2C1 clock configuration -----------------------------------------*/
 600:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 624              		.loc 1 600 0
 625 003e 3A4B     		ldr	r3, .L37+4
 626 0040 1B6B     		ldr	r3, [r3, #48]
 627 0042 03F01002 		and	r2, r3, #16
 628 0046 7B68     		ldr	r3, [r7, #4]
 629 0048 DA61     		str	r2, [r3, #28]
 601:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 602:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE)\
 603:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC)\
 604:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302x8)                        \
 605:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F373xC)
 606:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 607:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 630              		.loc 1 607 0
 631 004a 7B68     		ldr	r3, [r7, #4]
 632 004c 1B68     		ldr	r3, [r3]
 633 004e 43F40032 		orr	r2, r3, #131072
 634 0052 7B68     		ldr	r3, [r7, #4]
 635 0054 1A60     		str	r2, [r3]
 608:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the USB clock configuration -----------------------------------------*/
 609:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->USBClockSelection = __HAL_RCC_GET_USB_SOURCE();
 636              		.loc 1 609 0
 637 0056 344B     		ldr	r3, .L37+4
 638 0058 5B68     		ldr	r3, [r3, #4]
 639 005a 03F48002 		and	r2, r3, #4194304
 640 005e 7B68     		ldr	r3, [r7, #4]
 641 0060 9A63     		str	r2, [r3, #56]
 610:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 611:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || */
 612:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || */
 613:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302x8                || */
 614:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F373xC                   */
 615:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 616:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 617:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 618:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 619:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F373xC) || defined(STM32F378xx)
 620:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 621:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C2;
 642              		.loc 1 621 0
 643 0062 7B68     		ldr	r3, [r7, #4]
 644 0064 1B68     		ldr	r3, [r3]
 645 0066 43F04002 		orr	r2, r3, #64
 646 006a 7B68     		ldr	r3, [r7, #4]
 647 006c 1A60     		str	r2, [r3]
 622:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the I2C2 clock configuration -----------------------------------------*/
 623:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 648              		.loc 1 623 0
 649 006e 2E4B     		ldr	r3, .L37+4
 650 0070 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/cc9auaz1.s 			page 41


 651 0072 03F02002 		and	r2, r3, #32
 652 0076 7B68     		ldr	r3, [r7, #4]
 653 0078 1A62     		str	r2, [r3, #32]
 624:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 625:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 626:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 627:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx || */
 628:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F373xC || STM32F378xx                   */
 629:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 630:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 631:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 632:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 633:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 634:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the I2C3 clock configuration -----------------------------------------*/
 635:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 636:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 637:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 638:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
 639:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 640:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 641:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC) ||defined(STM32F358xx)
 642:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 643:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= (RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5);
 654              		.loc 1 643 0
 655 007a 7B68     		ldr	r3, [r7, #4]
 656 007c 1B68     		ldr	r3, [r3]
 657 007e 43F01802 		orr	r2, r3, #24
 658 0082 7B68     		ldr	r3, [r7, #4]
 659 0084 1A60     		str	r2, [r3]
 644:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the UART4 clock configuration -----------------------------------------*/
 645:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 660              		.loc 1 645 0
 661 0086 284B     		ldr	r3, .L37+4
 662 0088 1B6B     		ldr	r3, [r3, #48]
 663 008a 03F44012 		and	r2, r3, #3145728
 664 008e 7B68     		ldr	r3, [r7, #4]
 665 0090 5A61     		str	r2, [r3, #20]
 646:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the UART5 clock configuration -----------------------------------------*/
 647:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 666              		.loc 1 647 0
 667 0092 254B     		ldr	r3, .L37+4
 668 0094 1B6B     		ldr	r3, [r3, #48]
 669 0096 03F44002 		and	r2, r3, #12582912
 670 009a 7B68     		ldr	r3, [r7, #4]
 671 009c 9A61     		str	r2, [r3, #24]
 648:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 649:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 650:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx */
 651:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 652:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 653:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 654:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 655:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 656:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S;
 672              		.loc 1 656 0
 673 009e 7B68     		ldr	r3, [r7, #4]
 674 00a0 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc9auaz1.s 			page 42


 675 00a2 43F40072 		orr	r2, r3, #512
 676 00a6 7B68     		ldr	r3, [r7, #4]
 677 00a8 1A60     		str	r2, [r3]
 657:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the I2S clock configuration -----------------------------------------*/
 658:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2S_SOURCE();
 678              		.loc 1 658 0
 679 00aa 1F4B     		ldr	r3, .L37+4
 680 00ac 5B68     		ldr	r3, [r3, #4]
 681 00ae 03F40002 		and	r2, r3, #8388608
 682 00b2 7B68     		ldr	r3, [r7, #4]
 683 00b4 DA62     		str	r2, [r3, #44]
 659:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 660:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 661:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 662:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx || */
 663:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 664:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 665:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F373xC) || defined(STM32F378xx)
 666:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       
 667:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC1;
 668:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the ADC1 clock configuration -----------------------------------------*/
 669:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Adc1ClockSelection = __HAL_RCC_GET_ADC1_SOURCE();
 670:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 671:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F301x8 || STM32F302x8 || STM32F318xx || */
 672:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F373xC || STM32F378xx                   */
 673:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 674:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 675:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 676:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
 677:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 678:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC12;
 684              		.loc 1 678 0
 685 00b6 7B68     		ldr	r3, [r7, #4]
 686 00b8 1B68     		ldr	r3, [r3]
 687 00ba 43F08002 		orr	r2, r3, #128
 688 00be 7B68     		ldr	r3, [r7, #4]
 689 00c0 1A60     		str	r2, [r3]
 679:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the ADC1 & ADC2 clock configuration -----------------------------------------*/
 680:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Adc12ClockSelection = __HAL_RCC_GET_ADC12_SOURCE();
 690              		.loc 1 680 0
 691 00c2 194B     		ldr	r3, .L37+4
 692 00c4 DB6A     		ldr	r3, [r3, #44]
 693 00c6 03F4F872 		and	r2, r3, #496
 694 00ca 7B68     		ldr	r3, [r7, #4]
 695 00cc 5A62     		str	r2, [r3, #36]
 681:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 682:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 683:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 684:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303x8 || STM32F334x8 || STM32F328xx    */
 685:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 686:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F303xE) || defined(STM32F398xx)\
 687:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F303xC) || defined(STM32F358xx)
 688:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 689:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC34;
 696              		.loc 1 689 0
 697 00ce 7B68     		ldr	r3, [r7, #4]
 698 00d0 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc9auaz1.s 			page 43


 699 00d2 43F48072 		orr	r2, r3, #256
 700 00d6 7B68     		ldr	r3, [r7, #4]
 701 00d8 1A60     		str	r2, [r3]
 690:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****    /* Get the ADC3 & ADC4 clock configuration -----------------------------------------*/
 691:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Adc34ClockSelection = __HAL_RCC_GET_ADC34_SOURCE();
 702              		.loc 1 691 0
 703 00da 134B     		ldr	r3, .L37+4
 704 00dc DB6A     		ldr	r3, [r3, #44]
 705 00de 03F47852 		and	r2, r3, #15872
 706 00e2 7B68     		ldr	r3, [r7, #4]
 707 00e4 9A62     		str	r2, [r3, #40]
 692:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 693:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx || */
 694:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303xC || STM32F358xx    */
 695:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 696:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 697:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 698:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 699:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 700:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 701:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM1;
 708              		.loc 1 701 0
 709 00e6 7B68     		ldr	r3, [r7, #4]
 710 00e8 1B68     		ldr	r3, [r3]
 711 00ea 43F48052 		orr	r2, r3, #4096
 712 00ee 7B68     		ldr	r3, [r7, #4]
 713 00f0 1A60     		str	r2, [r3]
 702:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM1 clock configuration -----------------------------------------*/
 703:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim1ClockSelection = __HAL_RCC_GET_TIM1_SOURCE();
 714              		.loc 1 703 0
 715 00f2 0D4B     		ldr	r3, .L37+4
 716 00f4 1B6B     		ldr	r3, [r3, #48]
 717 00f6 03F48072 		and	r2, r3, #256
 718 00fa 7B68     		ldr	r3, [r7, #4]
 719 00fc 1A63     		str	r2, [r3, #48]
 704:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 705:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
 706:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F302xC || STM32F303xC || STM32F358xx || */
 707:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
 708:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
 709:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 710:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F303xE) || defined(STM32F398xx)\
 711:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     || defined(STM32F303xC) || defined(STM32F358xx)
 712:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 713:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM8;
 720              		.loc 1 713 0
 721 00fe 7B68     		ldr	r3, [r7, #4]
 722 0100 1B68     		ldr	r3, [r3]
 723 0102 43F40052 		orr	r2, r3, #8192
 724 0106 7B68     		ldr	r3, [r7, #4]
 725 0108 1A60     		str	r2, [r3]
 714:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM8 clock configuration -----------------------------------------*/
 715:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim8ClockSelection = __HAL_RCC_GET_TIM8_SOURCE();
 726              		.loc 1 715 0
 727 010a 074B     		ldr	r3, .L37+4
 728 010c 1B6B     		ldr	r3, [r3, #48]
 729 010e 03F40072 		and	r2, r3, #512
ARM GAS  /tmp/cc9auaz1.s 			page 44


 730 0112 7B68     		ldr	r3, [r7, #4]
 731 0114 5A63     		str	r2, [r3, #52]
 716:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 717:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx || */
 718:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****        /* STM32F303xC || STM32F358xx    */
 719:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 720:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 721:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 722:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= (RCC_PERIPHCLK_TIM15 | RCC_PERIPHCLK_TIM16 | RCC_PERIPHCLK
 723:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM15 clock configuration -----------------------------------------*/
 724:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection = __HAL_RCC_GET_TIM15_SOURCE();
 725:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM16 clock configuration -----------------------------------------*/
 726:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim16ClockSelection = __HAL_RCC_GET_TIM16_SOURCE();
 727:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM17 clock configuration -----------------------------------------*/
 728:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim17ClockSelection = __HAL_RCC_GET_TIM17_SOURCE();
 729:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 730:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */
 731:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 732:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F334x8)
 733:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 734:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
 735:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock configuration -----------------------------------------*/
 736:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection = __HAL_RCC_GET_HRTIM1_SOURCE();
 737:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 738:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F334x8 */
 739:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 740:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F373xC) || defined(STM32F378xx)
 741:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 742:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SDADC;
 743:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the SDADC clock configuration -----------------------------------------*/
 744:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->SdadcClockSelection = __HAL_RCC_GET_SDADC_SOURCE();
 745:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 746:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_CEC;
 747:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the CEC clock configuration -----------------------------------------*/
 748:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 749:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 750:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F373xC || STM32F378xx */
 751:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 752:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
 753:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 754:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM2;
 755:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM2 clock configuration -----------------------------------------*/
 756:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim2ClockSelection = __HAL_RCC_GET_TIM2_SOURCE();
 757:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 758:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM34;
 759:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM3 clock configuration -----------------------------------------*/
 760:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim34ClockSelection = __HAL_RCC_GET_TIM34_SOURCE();
 761:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 762:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM15;
 763:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM15 clock configuration -----------------------------------------*/
 764:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection = __HAL_RCC_GET_TIM15_SOURCE();
 765:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 766:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM16;
 767:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM16 clock configuration -----------------------------------------*/
 768:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim16ClockSelection = __HAL_RCC_GET_TIM16_SOURCE();
 769:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 770:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM17;
ARM GAS  /tmp/cc9auaz1.s 			page 45


 771:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM17 clock configuration -----------------------------------------*/
 772:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim17ClockSelection = __HAL_RCC_GET_TIM17_SOURCE();
 773:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 774:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx */
 775:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 776:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined (STM32F303xE) || defined(STM32F398xx)
 777:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_TIM20;
 778:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Get the TIM20 clock configuration -----------------------------------------*/
 779:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   PeriphClkInit->Tim20ClockSelection = __HAL_RCC_GET_TIM20_SOURCE();
 780:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* STM32F303xE || STM32F398xx */
 781:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** }
 732              		.loc 1 781 0
 733 0116 00BF     		nop
 734 0118 0C37     		adds	r7, r7, #12
 735              	.LCFI8:
 736              		.cfi_def_cfa_offset 4
 737 011a BD46     		mov	sp, r7
 738              	.LCFI9:
 739              		.cfi_def_cfa_register 13
 740              		@ sp needed
 741 011c 5DF8047B 		ldr	r7, [sp], #4
 742              	.LCFI10:
 743              		.cfi_restore 7
 744              		.cfi_def_cfa_offset 0
 745 0120 7047     		bx	lr
 746              	.L38:
 747 0122 00BF     		.align	2
 748              	.L37:
 749 0124 27000100 		.word	65575
 750 0128 00100240 		.word	1073876992
 751              		.cfi_endproc
 752              	.LFE131:
 754              		.section	.rodata
 755              		.align	2
 756              	.LC0:
 757 0000 0100     		.short	1
 758 0002 0200     		.short	2
 759 0004 0400     		.short	4
 760 0006 0600     		.short	6
 761 0008 0800     		.short	8
 762 000a 0A00     		.short	10
 763 000c 0C00     		.short	12
 764 000e 1000     		.short	16
 765 0010 2000     		.short	32
 766 0012 4000     		.short	64
 767 0014 8000     		.short	128
 768 0016 0001     		.short	256
 769 0018 0001     		.short	256
 770 001a 0001     		.short	256
 771 001c 0001     		.short	256
 772 001e 0001     		.short	256
 773              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 774              		.align	1
 775              		.global	HAL_RCCEx_GetPeriphCLKFreq
 776              		.syntax unified
 777              		.thumb
 778              		.thumb_func
ARM GAS  /tmp/cc9auaz1.s 			page 46


 779              		.fpu fpv4-sp-d16
 781              	HAL_RCCEx_GetPeriphCLKFreq:
 782              	.LFB132:
 782:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 783:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
 784:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @brief  Returns the peripheral clock frequency
 785:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @note   Returns 0 if peripheral clock is unknown or 0xDEADDEAD if not applicable.
 786:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 787:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 788:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
 789:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 790:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
 791:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F301x8
 792:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 793:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 794:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 795:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC1    ADC1 peripheral clock
 796:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 797:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
 798:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 799:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 800:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 801:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F302x8
 802:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 803:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 804:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 805:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 806:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC1    ADC1 peripheral clock
 807:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 808:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
 809:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 810:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 811:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 812:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F302xC
 813:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 814:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 815:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 816:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 817:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 818:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 819:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 820:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 821:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 822:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 823:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F302xE
 824:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 825:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 826:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 827:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 828:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 829:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 830:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 831:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 832:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 833:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 834:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM2    TIM2 peripheral clock
 835:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
ARM GAS  /tmp/cc9auaz1.s 			page 47


 836:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 837:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 838:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
 839:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 840:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F303x8
 841:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 842:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 843:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 844:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F303xC
 845:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 846:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 847:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 848:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 849:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 850:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 851:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 852:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 853:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC34   ADC34 peripheral clock
 854:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 855:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM8    TIM8 peripheral clock
 856:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 857:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F303xE
 858:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 859:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 860:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 861:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 862:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 863:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 864:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 865:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 866:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 867:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC34   ADC34 peripheral clock
 868:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 869:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM2    TIM2 peripheral clock
 870:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM8    TIM8 peripheral clock
 871:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
 872:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 873:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 874:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM20   TIM20 peripheral clock
 875:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
 876:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 877:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F318xx
 878:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 879:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 880:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 881:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC1    ADC1 peripheral clock
 882:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 883:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
 884:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 885:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 886:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 887:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F328xx
 888:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 889:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 890:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 891:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 892:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F334x8
ARM GAS  /tmp/cc9auaz1.s 			page 48


 893:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 894:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 895:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_HRTIM1  HRTIM1 peripheral clock
 896:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 897:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F358xx
 898:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 899:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 900:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 901:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 902:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 903:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 904:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC34   ADC34 peripheral clock
 905:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 906:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM8    TIM8 peripheral clock
 907:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 908:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F373xC
 909:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 910:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 911:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 912:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock
 913:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC1    ADC1 peripheral clock
 914:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDADC   SDADC peripheral clock
 915:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock
 916:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 917:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F378xx
 918:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 919:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 920:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 921:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC1    ADC1 peripheral clock
 922:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDADC   SDADC peripheral clock
 923:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock
 924:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 925:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @if STM32F398xx
 926:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 927:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 928:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4   UART4 peripheral clock
 929:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5   UART5 peripheral clock
 930:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock
 931:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3    I2C3 peripheral clock
 932:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S     I2S peripheral clock
 933:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12   ADC12 peripheral clock
 934:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC34   ADC34 peripheral clock
 935:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock
 936:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM2    TIM2 peripheral clock
 937:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM8    TIM8 peripheral clock
 938:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock
 939:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM16   TIM16 peripheral clock
 940:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM17   TIM17 peripheral clock
 941:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM20   TIM20 peripheral clock
 942:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
 943:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   @endif
 944:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 945:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
 946:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 947:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** {
 783              		.loc 1 947 0
 784              		.cfi_startproc
ARM GAS  /tmp/cc9auaz1.s 			page 49


 785              		@ args = 0, pretend = 0, frame = 64
 786              		@ frame_needed = 1, uses_anonymous_args = 0
 787 0000 B0B5     		push	{r4, r5, r7, lr}
 788              	.LCFI11:
 789              		.cfi_def_cfa_offset 16
 790              		.cfi_offset 4, -16
 791              		.cfi_offset 5, -12
 792              		.cfi_offset 7, -8
 793              		.cfi_offset 14, -4
 794 0002 90B0     		sub	sp, sp, #64
 795              	.LCFI12:
 796              		.cfi_def_cfa_offset 80
 797 0004 00AF     		add	r7, sp, #0
 798              	.LCFI13:
 799              		.cfi_def_cfa_register 7
 800 0006 7860     		str	r0, [r7, #4]
 948:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* frequency == 0 : means that no available frequency for the peripheral */
 949:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 801              		.loc 1 949 0
 802 0008 0023     		movs	r3, #0
 803 000a FB63     		str	r3, [r7, #60]
 950:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 951:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 804              		.loc 1 951 0
 805 000c 0023     		movs	r3, #0
 806 000e BB63     		str	r3, [r7, #56]
 952:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 953:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U,
 807              		.loc 1 953 0
 808 0010 AB4B     		ldr	r3, .L115
 809 0012 07F10804 		add	r4, r7, #8
 810 0016 1D46     		mov	r5, r3
 811 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 812 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 813 001c 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 814 0020 84E80F00 		stm	r4, {r0, r1, r2, r3}
 954:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */
 955:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR_SDPRE)
 956:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint8_t sdadc_prescaler_table[16] = { 2U,  4U,  6U, 8U, 10U, 12U, 14U, 16U, 20U, 24U, 28U, 32U, 3
 957:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR_SDPRE */
 958:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 959:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   /* Check the parameters */
 960:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 961:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   
 962:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   switch (PeriphClk)
 815              		.loc 1 962 0
 816 0024 7B68     		ldr	r3, [r7, #4]
 817 0026 402B     		cmp	r3, #64
 818 0028 00F07B81 		beq	.L41
 819 002c 402B     		cmp	r3, #64
 820 002e 14D8     		bhi	.L42
 821 0030 042B     		cmp	r3, #4
 822 0032 00F0C280 		beq	.L43
 823 0036 042B     		cmp	r3, #4
 824 0038 05D8     		bhi	.L44
 825 003a 012B     		cmp	r3, #1
 826 003c 5ED0     		beq	.L45
ARM GAS  /tmp/cc9auaz1.s 			page 50


 827 003e 022B     		cmp	r3, #2
 828 0040 00F08A80 		beq	.L46
 963:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 964:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 965:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 966:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 967:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 968:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 969:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready and if RTC clock selection is LSE */
 970:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 971:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 972:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 973:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 974:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSI is ready and if RTC clock selection is LSI */
 975:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 976:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 977:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 978:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 979:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 980:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 981:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 982:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
 983:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 984:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
 985:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 986:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 987:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
 988:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 989:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 990:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 991:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK1 */
 992:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_USART1CLKSOURCE_PCLK2)
 993:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 994:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 995:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 996:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 997:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #else
 998:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK1)
 999:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1000:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1001:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1002:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_USART1CLKSOURCE_PCLK2 */
1003:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
1004:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1005:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1006:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1007:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1008:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
1009:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
1010:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1011:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1012:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1013:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
1014:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1015:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1016:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1017:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc9auaz1.s 			page 51


1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1019:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1020:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART2SW)
1021:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
1022:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1023:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
1024:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
1025:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1026:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
1027:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
1028:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1029:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1030:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1031:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
1032:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1033:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1034:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1035:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1036:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
1037:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
1038:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1039:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1040:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1041:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
1042:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1043:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1044:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1045:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1047:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1048:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART2SW */
1049:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_USART3SW)
1050:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART3:
1051:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1052:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current USART3 source */
1053:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART3_SOURCE();
1054:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1055:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART3 clock selection is PCLK1 */
1056:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
1057:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1058:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1059:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1060:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART3 clock selection is HSI */
1061:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1062:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1063:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1064:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1065:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if USART3 clock selection is SYSCLK */
1066:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
1067:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1068:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1069:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1070:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART3 clock selection is LSE */
1071:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1072:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1073:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1074:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc9auaz1.s 			page 52


1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****      break;
1076:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1077:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_USART3SW */
1078:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_UART4SW)
1079:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_UART4:
1080:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1081:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current UART4 source */
1082:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART4_SOURCE();
1083:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1084:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if UART4 clock selection is PCLK1 */
1085:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
1086:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1087:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1088:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1089:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if UART4 clock selection is HSI */
1090:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1091:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1092:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1093:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1094:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if UART4 clock selection is SYSCLK */
1095:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
1096:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1097:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1098:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1099:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if UART4 clock selection is LSE */
1100:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1101:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1102:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1103:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1105:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1106:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_UART4SW */
1107:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_UART5SW)
1108:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_UART5:
1109:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1110:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current UART5 source */
1111:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART5_SOURCE();
1112:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1113:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if UART5 clock selection is PCLK1 */
1114:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
1115:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1116:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1117:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1118:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if UART5 clock selection is HSI */
1119:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1120:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1121:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1122:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1123:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if UART5 clock selection is SYSCLK */
1124:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
1125:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1126:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1127:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1128:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if UART5 clock selection is LSE */
1129:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1130:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1131:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
ARM GAS  /tmp/cc9auaz1.s 			page 53


1132:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1134:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1135:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_UART5SW */
1136:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
1137:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1138:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
1139:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1140:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1141:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
1142:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1143:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1144:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1145:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1146:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
1147:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
1148:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1149:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1150:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1151:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1152:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1153:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_I2C2SW)
1154:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
1155:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1156:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current I2C2 source */
1157:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1158:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1159:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C2 clock selection is HSI */
1160:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1161:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1162:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1163:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1164:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if I2C2 clock selection is SYSCLK */
1165:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
1166:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1167:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1168:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1169:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1170:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1171:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_I2C2SW */
1172:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_I2C3SW)
1173:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
1174:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1175:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
1176:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1177:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1178:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
1179:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1180:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1181:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1182:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1183:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
1184:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
1185:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1186:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1187:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1188:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc9auaz1.s 			page 54


1189:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1190:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_I2C3SW */
1191:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR_I2SSRC)
1192:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2S:
1193:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1194:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current I2S source */
1195:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
1196:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1197:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin */
1198:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2SCLKSOURCE_EXT)
1199:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1200:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* External clock used. Frequency cannot be returned.*/
1201:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = 0xDEADDEADU;
1202:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1203:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if I2S clock selection is SYSCLK */
1204:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2SCLKSOURCE_SYSCLK)
1205:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1206:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1207:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1208:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1209:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1210:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR_I2SSRC */
1211:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR_USBPRE)
1212:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
1213:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1214:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready */
1215:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1216:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1217:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Get the current USB source */
1218:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USB_SOURCE();
1219:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1220:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Check if USB clock selection is not divided */
1221:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         if (srcclk == RCC_USBCLKSOURCE_PLL)
1222:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
1223:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = RCC_GetPLLCLKFreq();
1224:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
1225:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Check if USB clock selection is divided by 1.5 */
1226:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         else /* RCC_USBCLKSOURCE_PLL_DIV1_5 */
1227:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
1228:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = (RCC_GetPLLCLKFreq() * 3U) / 2U;
1229:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
1230:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1231:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1232:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1233:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR_USBPRE */
1234:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR_ADCPRE)
1235:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_ADC1:
1236:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1237:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current ADC1 source */
1238:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC1_SOURCE();
1239:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADC1PRES)
1240:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if ADC1 clock selection is AHB */
1241:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_ADC1PLLCLK_OFF)
1242:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1243:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = SystemCoreClock;
1244:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1245:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* PLL clock has been selected */
ARM GAS  /tmp/cc9auaz1.s 			page 55


1246:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else
1247:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1248:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Check if PLL is ready */
1249:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1250:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
1251:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           /* Frequency is the PLL frequency divided by ADC prescaler (1U/2U/4U/6U/8U/10U/12U/16U/32
1252:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_
1253:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
1254:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1255:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #else /* RCC_CFGR_ADCPRE */
1256:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* ADC1 is set to PLCK2 frequency divided by 2U/4U/6U/8U */
1257:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       frequency = HAL_RCC_GetPCLK2Freq() / (((srcclk  >> POSITION_VAL(RCC_CFGR_ADCPRE)) + 1U) * 2U)
1258:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADC1PRES */
1259:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1260:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1261:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR_ADCPRE */
1262:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADCPRE12)
1263:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_ADC12:
1264:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1265:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current ADC12 source */
1266:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC12_SOURCE();
1267:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if ADC12 clock selection is AHB */
1268:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_ADC12PLLCLK_OFF)
1269:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1270:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = SystemCoreClock;
1271:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1272:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* PLL clock has been selected */
1273:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else
1274:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1275:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Check if PLL is ready */
1276:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1277:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
1278:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           /* Frequency is the PLL frequency divided by ADC prescaler (1U/2U/4U/6/8U/10U/12U/16U/32U
1279:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_
1280:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
1281:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1282:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1283:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1284:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADCPRE12 */
1285:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADCPRE34)
1286:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_ADC34:
1287:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1288:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current ADC34 source */
1289:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC34_SOURCE();
1290:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if ADC34 clock selection is AHB */
1291:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if (srcclk == RCC_ADC34PLLCLK_OFF)
1292:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1293:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = SystemCoreClock;
1294:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1295:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* PLL clock has been selected */
1296:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else
1297:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1298:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         /* Check if PLL is ready */
1299:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1300:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
1301:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           /* Frequency is the PLL frequency divided by ADC prescaler (1U/2U/4U/6U/8U/10U/12U/16U/32
1302:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****           frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_
ARM GAS  /tmp/cc9auaz1.s 			page 56


1303:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
1304:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1305:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1306:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1307:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR2_ADCPRE34 */
1308:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM1SW)
1309:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM1:
1310:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1311:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM1 source */
1312:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM1_SOURCE();
1313:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1314:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM1 clock selection is PLL */
1315:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1316:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1317:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1318:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1319:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM1 clock selection is SYSCLK */
1320:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM1CLK_HCLK)
1321:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1322:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1323:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1324:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1325:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1326:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM1SW */
1327:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM2SW)
1328:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM2:
1329:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1330:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM2 source */
1331:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM2_SOURCE();
1332:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1333:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM2 clock selection is PLL */
1334:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM2CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1335:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1336:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1337:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1338:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM2 clock selection is SYSCLK */
1339:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM2CLK_HCLK)
1340:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1341:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1342:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1343:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1344:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1345:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM2SW */
1346:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM8SW)
1347:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM8:
1348:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1349:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM8 source */
1350:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM8_SOURCE();
1351:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1352:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM8 clock selection is PLL */
1353:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM8CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1354:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1355:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1356:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1357:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM8 clock selection is SYSCLK */
1358:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM8CLK_HCLK)
1359:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc9auaz1.s 			page 57


1360:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1361:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1362:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1363:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1364:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM8SW */
1365:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM15SW)
1366:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM15:
1367:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1368:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM15 source */
1369:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM15_SOURCE();
1370:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1371:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM15 clock selection is PLL */
1372:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM15CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1373:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1374:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1375:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1376:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM15 clock selection is SYSCLK */
1377:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM15CLK_HCLK)
1378:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1379:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1380:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1381:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1382:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1383:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM15SW */
1384:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM16SW)
1385:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM16:
1386:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1387:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM16 source */
1388:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM16_SOURCE();
1389:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1390:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM16 clock selection is PLL */
1391:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM16CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1392:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1393:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1394:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1395:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM16 clock selection is SYSCLK */
1396:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM16CLK_HCLK)
1397:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1398:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1399:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1400:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1401:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1402:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM16SW */
1403:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM17SW)
1404:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM17:
1405:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1406:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM17 source */
1407:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM17_SOURCE();
1408:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1409:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM17 clock selection is PLL */
1410:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM17CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1411:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1412:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1413:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1414:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM17 clock selection is SYSCLK */
1415:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM17CLK_HCLK)
1416:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc9auaz1.s 			page 58


1417:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1418:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1419:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1420:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1421:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM17SW */
1422:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM20SW)
1423:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM20:
1424:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1425:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM20 source */
1426:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM20_SOURCE();
1427:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1428:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM20 clock selection is PLL */
1429:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1430:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1431:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1432:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1433:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM20 clock selection is SYSCLK */
1434:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM20CLK_HCLK)
1435:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1436:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1437:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1438:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1439:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1440:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM20SW */
1441:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_TIM34SW)
1442:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_TIM34:
1443:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1444:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current TIM34 source */
1445:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_TIM34_SOURCE();
1446:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1447:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if TIM34 clock selection is PLL */
1448:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1449:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1450:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1451:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1452:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if TIM34 clock selection is SYSCLK */
1453:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_TIM34CLK_HCLK)
1454:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1455:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1456:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1457:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1458:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1459:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_TIM34SW */
1460:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_HRTIM1SW)
1461:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_HRTIM1:
1462:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1463:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current HRTIM1 source */
1464:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_HRTIM1_SOURCE();
1465:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1466:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if PLL is ready and if HRTIM1 clock selection is PLL */
1467:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_HRTIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
1468:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1469:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = RCC_GetPLLCLKFreq();
1470:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1471:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HRTIM1 clock selection is SYSCLK */
1472:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if (srcclk == RCC_HRTIM1CLK_HCLK)
1473:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc9auaz1.s 			page 59


1474:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = SystemCoreClock;
1475:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1476:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****      break;
1477:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1478:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_HRTIM1SW */
1479:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR_SDPRE)
1480:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_SDADC:
1481:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1482:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current SDADC source */
1483:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SDADC_SOURCE();
1484:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Frequency is the system frequency divided by SDADC prescaler (2U/4U/6U/8U/10U/12U/14U/16U/
1485:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       frequency = SystemCoreClock / sdadc_prescaler_table[(srcclk >> POSITION_VAL(RCC_CFGR_SDPRE)) 
1486:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1487:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1488:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR_SDPRE */
1489:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR3_CECSW)
1490:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_CEC:
1491:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1492:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Get the current CEC source */
1493:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_CEC_SOURCE();
1494:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1495:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if CEC clock selection is HSI */
1496:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       if ((srcclk == RCC_CECCLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1497:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1498:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1499:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1500:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if CEC clock selection is LSE */
1501:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_CECCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1502:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
1503:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1504:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
1505:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
1506:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1507:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR3_CECSW */
1508:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   default: 
1509:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     {
1510:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       break;
 829              		.loc 1 1510 0
 830 0044 6AE2     		b	.L61
 831              	.L44:
 962:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 832              		.loc 1 962 0
 833 0046 102B     		cmp	r3, #16
 834 0048 00F01981 		beq	.L47
 835 004c 202B     		cmp	r3, #32
 836 004e 00F04F81 		beq	.L48
 837 0052 082B     		cmp	r3, #8
 838 0054 00F0E280 		beq	.L49
 839              		.loc 1 1510 0
 840 0058 60E2     		b	.L61
 841              	.L42:
 962:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 842              		.loc 1 962 0
 843 005a B3F5805F 		cmp	r3, #4096
 844 005e 00F00C82 		beq	.L50
 845 0062 B3F5805F 		cmp	r3, #4096
 846 0066 0BD8     		bhi	.L51
ARM GAS  /tmp/cc9auaz1.s 			page 60


 847 0068 B3F5807F 		cmp	r3, #256
 848 006c 00F0D581 		beq	.L52
 849 0070 B3F5007F 		cmp	r3, #512
 850 0074 00F06E81 		beq	.L53
 851 0078 802B     		cmp	r3, #128
 852 007a 00F09D81 		beq	.L54
 853              		.loc 1 1510 0
 854 007e 4DE2     		b	.L61
 855              	.L51:
 962:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
 856              		.loc 1 962 0
 857 0080 B3F5803F 		cmp	r3, #65536
 858 0084 08D0     		beq	.L55
 859 0086 B3F5003F 		cmp	r3, #131072
 860 008a 00F07781 		beq	.L56
 861 008e B3F5005F 		cmp	r3, #8192
 862 0092 00F00D82 		beq	.L57
 863              		.loc 1 1510 0
 864 0096 41E2     		b	.L61
 865              	.L55:
 967:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 866              		.loc 1 967 0
 867 0098 8A4B     		ldr	r3, .L115+4
 868 009a 1B6A     		ldr	r3, [r3, #32]
 869 009c 03F44073 		and	r3, r3, #768
 870 00a0 BB63     		str	r3, [r7, #56]
 970:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 871              		.loc 1 970 0
 872 00a2 BB6B     		ldr	r3, [r7, #56]
 873 00a4 B3F5807F 		cmp	r3, #256
 874 00a8 09D1     		bne	.L58
 970:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 875              		.loc 1 970 0 is_stmt 0 discriminator 1
 876 00aa 864B     		ldr	r3, .L115+4
 877 00ac 1B6A     		ldr	r3, [r3, #32]
 878 00ae 03F00203 		and	r3, r3, #2
 879 00b2 022B     		cmp	r3, #2
 880 00b4 03D1     		bne	.L58
 972:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 881              		.loc 1 972 0 is_stmt 1
 882 00b6 4FF40043 		mov	r3, #32768
 883 00ba FB63     		str	r3, [r7, #60]
 884 00bc 1DE0     		b	.L59
 885              	.L58:
 975:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 886              		.loc 1 975 0
 887 00be BB6B     		ldr	r3, [r7, #56]
 888 00c0 B3F5007F 		cmp	r3, #512
 889 00c4 09D1     		bne	.L60
 975:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 890              		.loc 1 975 0 is_stmt 0 discriminator 1
 891 00c6 7F4B     		ldr	r3, .L115+4
 892 00c8 5B6A     		ldr	r3, [r3, #36]
 893 00ca 03F00203 		and	r3, r3, #2
 894 00ce 022B     		cmp	r3, #2
 895 00d0 03D1     		bne	.L60
 977:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc9auaz1.s 			page 61


 896              		.loc 1 977 0 is_stmt 1
 897 00d2 49F64043 		movw	r3, #40000
 898 00d6 FB63     		str	r3, [r7, #60]
 899 00d8 0FE0     		b	.L59
 900              	.L60:
 980:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 901              		.loc 1 980 0
 902 00da BB6B     		ldr	r3, [r7, #56]
 903 00dc B3F5407F 		cmp	r3, #768
 904 00e0 40F00182 		bne	.L101
 980:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 905              		.loc 1 980 0 is_stmt 0 discriminator 1
 906 00e4 774B     		ldr	r3, .L115+4
 907 00e6 1B68     		ldr	r3, [r3]
 908 00e8 03F40033 		and	r3, r3, #131072
 909 00ec B3F5003F 		cmp	r3, #131072
 910 00f0 40F0F981 		bne	.L101
 982:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 911              		.loc 1 982 0 is_stmt 1
 912 00f4 744B     		ldr	r3, .L115+8
 913 00f6 FB63     		str	r3, [r7, #60]
 984:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 914              		.loc 1 984 0
 915 00f8 F5E1     		b	.L101
 916              	.L59:
 917 00fa F4E1     		b	.L101
 918              	.L45:
 989:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 919              		.loc 1 989 0
 920 00fc 714B     		ldr	r3, .L115+4
 921 00fe 1B6B     		ldr	r3, [r3, #48]
 922 0100 03F00303 		and	r3, r3, #3
 923 0104 BB63     		str	r3, [r7, #56]
 993:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 924              		.loc 1 993 0
 925 0106 BB6B     		ldr	r3, [r7, #56]
 926 0108 002B     		cmp	r3, #0
 927 010a 03D1     		bne	.L62
 995:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 928              		.loc 1 995 0
 929 010c FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 930 0110 F863     		str	r0, [r7, #60]
1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 931              		.loc 1 1018 0
 932 0112 EAE1     		b	.L102
 933              	.L62:
1004:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 934              		.loc 1 1004 0
 935 0114 BB6B     		ldr	r3, [r7, #56]
 936 0116 032B     		cmp	r3, #3
 937 0118 08D1     		bne	.L64
1004:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 938              		.loc 1 1004 0 is_stmt 0 discriminator 1
 939 011a 6A4B     		ldr	r3, .L115+4
 940 011c 1B68     		ldr	r3, [r3]
 941 011e 03F00203 		and	r3, r3, #2
 942 0122 022B     		cmp	r3, #2
ARM GAS  /tmp/cc9auaz1.s 			page 62


 943 0124 02D1     		bne	.L64
1006:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 944              		.loc 1 1006 0 is_stmt 1
 945 0126 694B     		ldr	r3, .L115+12
 946 0128 FB63     		str	r3, [r7, #60]
1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 947              		.loc 1 1018 0
 948 012a DEE1     		b	.L102
 949              	.L64:
1009:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 950              		.loc 1 1009 0
 951 012c BB6B     		ldr	r3, [r7, #56]
 952 012e 012B     		cmp	r3, #1
 953 0130 03D1     		bne	.L65
1011:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 954              		.loc 1 1011 0
 955 0132 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 956 0136 F863     		str	r0, [r7, #60]
1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 957              		.loc 1 1018 0
 958 0138 D7E1     		b	.L102
 959              	.L65:
1014:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 960              		.loc 1 1014 0
 961 013a BB6B     		ldr	r3, [r7, #56]
 962 013c 022B     		cmp	r3, #2
 963 013e 40F0D481 		bne	.L102
1014:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 964              		.loc 1 1014 0 is_stmt 0 discriminator 1
 965 0142 604B     		ldr	r3, .L115+4
 966 0144 1B6A     		ldr	r3, [r3, #32]
 967 0146 03F00203 		and	r3, r3, #2
 968 014a 022B     		cmp	r3, #2
 969 014c 40F0CD81 		bne	.L102
1016:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 970              		.loc 1 1016 0 is_stmt 1
 971 0150 4FF40043 		mov	r3, #32768
 972 0154 FB63     		str	r3, [r7, #60]
1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 973              		.loc 1 1018 0
 974 0156 C8E1     		b	.L102
 975              	.L46:
1024:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 976              		.loc 1 1024 0
 977 0158 5A4B     		ldr	r3, .L115+4
 978 015a 1B6B     		ldr	r3, [r3, #48]
 979 015c 03F44033 		and	r3, r3, #196608
 980 0160 BB63     		str	r3, [r7, #56]
1027:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 981              		.loc 1 1027 0
 982 0162 BB6B     		ldr	r3, [r7, #56]
 983 0164 002B     		cmp	r3, #0
 984 0166 03D1     		bne	.L66
1029:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 985              		.loc 1 1029 0
 986 0168 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 987 016c F863     		str	r0, [r7, #60]
ARM GAS  /tmp/cc9auaz1.s 			page 63


1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 988              		.loc 1 1046 0
 989 016e BEE1     		b	.L103
 990              	.L66:
1032:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 991              		.loc 1 1032 0
 992 0170 BB6B     		ldr	r3, [r7, #56]
 993 0172 B3F5403F 		cmp	r3, #196608
 994 0176 08D1     		bne	.L68
1032:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 995              		.loc 1 1032 0 is_stmt 0 discriminator 1
 996 0178 524B     		ldr	r3, .L115+4
 997 017a 1B68     		ldr	r3, [r3]
 998 017c 03F00203 		and	r3, r3, #2
 999 0180 022B     		cmp	r3, #2
 1000 0182 02D1     		bne	.L68
1034:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1001              		.loc 1 1034 0 is_stmt 1
 1002 0184 514B     		ldr	r3, .L115+12
 1003 0186 FB63     		str	r3, [r7, #60]
1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1004              		.loc 1 1046 0
 1005 0188 B1E1     		b	.L103
 1006              	.L68:
1037:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1007              		.loc 1 1037 0
 1008 018a BB6B     		ldr	r3, [r7, #56]
 1009 018c B3F5803F 		cmp	r3, #65536
 1010 0190 03D1     		bne	.L69
1039:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1011              		.loc 1 1039 0
 1012 0192 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1013 0196 F863     		str	r0, [r7, #60]
1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1014              		.loc 1 1046 0
 1015 0198 A9E1     		b	.L103
 1016              	.L69:
1042:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1017              		.loc 1 1042 0
 1018 019a BB6B     		ldr	r3, [r7, #56]
 1019 019c B3F5003F 		cmp	r3, #131072
 1020 01a0 40F0A581 		bne	.L103
1042:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1021              		.loc 1 1042 0 is_stmt 0 discriminator 1
 1022 01a4 474B     		ldr	r3, .L115+4
 1023 01a6 1B6A     		ldr	r3, [r3, #32]
 1024 01a8 03F00203 		and	r3, r3, #2
 1025 01ac 022B     		cmp	r3, #2
 1026 01ae 40F09E81 		bne	.L103
1044:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1027              		.loc 1 1044 0 is_stmt 1
 1028 01b2 4FF40043 		mov	r3, #32768
 1029 01b6 FB63     		str	r3, [r7, #60]
1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1030              		.loc 1 1046 0
 1031 01b8 99E1     		b	.L103
 1032              	.L43:
ARM GAS  /tmp/cc9auaz1.s 			page 64


1053:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1033              		.loc 1 1053 0
 1034 01ba 424B     		ldr	r3, .L115+4
 1035 01bc 1B6B     		ldr	r3, [r3, #48]
 1036 01be 03F44023 		and	r3, r3, #786432
 1037 01c2 BB63     		str	r3, [r7, #56]
1056:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1038              		.loc 1 1056 0
 1039 01c4 BB6B     		ldr	r3, [r7, #56]
 1040 01c6 002B     		cmp	r3, #0
 1041 01c8 03D1     		bne	.L70
1058:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1042              		.loc 1 1058 0
 1043 01ca FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1044 01ce F863     		str	r0, [r7, #60]
1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1045              		.loc 1 1075 0
 1046 01d0 8FE1     		b	.L104
 1047              	.L70:
1061:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1048              		.loc 1 1061 0
 1049 01d2 BB6B     		ldr	r3, [r7, #56]
 1050 01d4 B3F5402F 		cmp	r3, #786432
 1051 01d8 08D1     		bne	.L72
1061:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1052              		.loc 1 1061 0 is_stmt 0 discriminator 1
 1053 01da 3A4B     		ldr	r3, .L115+4
 1054 01dc 1B68     		ldr	r3, [r3]
 1055 01de 03F00203 		and	r3, r3, #2
 1056 01e2 022B     		cmp	r3, #2
 1057 01e4 02D1     		bne	.L72
1063:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1058              		.loc 1 1063 0 is_stmt 1
 1059 01e6 394B     		ldr	r3, .L115+12
 1060 01e8 FB63     		str	r3, [r7, #60]
1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1061              		.loc 1 1075 0
 1062 01ea 82E1     		b	.L104
 1063              	.L72:
1066:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1064              		.loc 1 1066 0
 1065 01ec BB6B     		ldr	r3, [r7, #56]
 1066 01ee B3F5802F 		cmp	r3, #262144
 1067 01f2 03D1     		bne	.L73
1068:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1068              		.loc 1 1068 0
 1069 01f4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1070 01f8 F863     		str	r0, [r7, #60]
1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1071              		.loc 1 1075 0
 1072 01fa 7AE1     		b	.L104
 1073              	.L73:
1071:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1074              		.loc 1 1071 0
 1075 01fc BB6B     		ldr	r3, [r7, #56]
 1076 01fe B3F5002F 		cmp	r3, #524288
 1077 0202 40F07681 		bne	.L104
ARM GAS  /tmp/cc9auaz1.s 			page 65


1071:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1078              		.loc 1 1071 0 is_stmt 0 discriminator 1
 1079 0206 2F4B     		ldr	r3, .L115+4
 1080 0208 1B6A     		ldr	r3, [r3, #32]
 1081 020a 03F00203 		and	r3, r3, #2
 1082 020e 022B     		cmp	r3, #2
 1083 0210 40F06F81 		bne	.L104
1073:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1084              		.loc 1 1073 0 is_stmt 1
 1085 0214 4FF40043 		mov	r3, #32768
 1086 0218 FB63     		str	r3, [r7, #60]
1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1087              		.loc 1 1075 0
 1088 021a 6AE1     		b	.L104
 1089              	.L49:
1082:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1090              		.loc 1 1082 0
 1091 021c 294B     		ldr	r3, .L115+4
 1092 021e 1B6B     		ldr	r3, [r3, #48]
 1093 0220 03F44013 		and	r3, r3, #3145728
 1094 0224 BB63     		str	r3, [r7, #56]
1085:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1095              		.loc 1 1085 0
 1096 0226 BB6B     		ldr	r3, [r7, #56]
 1097 0228 002B     		cmp	r3, #0
 1098 022a 03D1     		bne	.L74
1087:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1099              		.loc 1 1087 0
 1100 022c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1101 0230 F863     		str	r0, [r7, #60]
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1102              		.loc 1 1104 0
 1103 0232 60E1     		b	.L105
 1104              	.L74:
1090:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1105              		.loc 1 1090 0
 1106 0234 BB6B     		ldr	r3, [r7, #56]
 1107 0236 B3F5401F 		cmp	r3, #3145728
 1108 023a 08D1     		bne	.L76
1090:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1109              		.loc 1 1090 0 is_stmt 0 discriminator 1
 1110 023c 214B     		ldr	r3, .L115+4
 1111 023e 1B68     		ldr	r3, [r3]
 1112 0240 03F00203 		and	r3, r3, #2
 1113 0244 022B     		cmp	r3, #2
 1114 0246 02D1     		bne	.L76
1092:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1115              		.loc 1 1092 0 is_stmt 1
 1116 0248 204B     		ldr	r3, .L115+12
 1117 024a FB63     		str	r3, [r7, #60]
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1118              		.loc 1 1104 0
 1119 024c 53E1     		b	.L105
 1120              	.L76:
1095:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1121              		.loc 1 1095 0
 1122 024e BB6B     		ldr	r3, [r7, #56]
ARM GAS  /tmp/cc9auaz1.s 			page 66


 1123 0250 B3F5801F 		cmp	r3, #1048576
 1124 0254 03D1     		bne	.L77
1097:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1125              		.loc 1 1097 0
 1126 0256 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1127 025a F863     		str	r0, [r7, #60]
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1128              		.loc 1 1104 0
 1129 025c 4BE1     		b	.L105
 1130              	.L77:
1100:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1131              		.loc 1 1100 0
 1132 025e BB6B     		ldr	r3, [r7, #56]
 1133 0260 B3F5001F 		cmp	r3, #2097152
 1134 0264 40F04781 		bne	.L105
1100:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1135              		.loc 1 1100 0 is_stmt 0 discriminator 1
 1136 0268 164B     		ldr	r3, .L115+4
 1137 026a 1B6A     		ldr	r3, [r3, #32]
 1138 026c 03F00203 		and	r3, r3, #2
 1139 0270 022B     		cmp	r3, #2
 1140 0272 40F04081 		bne	.L105
1102:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1141              		.loc 1 1102 0 is_stmt 1
 1142 0276 4FF40043 		mov	r3, #32768
 1143 027a FB63     		str	r3, [r7, #60]
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1144              		.loc 1 1104 0
 1145 027c 3BE1     		b	.L105
 1146              	.L47:
1111:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1147              		.loc 1 1111 0
 1148 027e 114B     		ldr	r3, .L115+4
 1149 0280 1B6B     		ldr	r3, [r3, #48]
 1150 0282 03F44003 		and	r3, r3, #12582912
 1151 0286 BB63     		str	r3, [r7, #56]
1114:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1152              		.loc 1 1114 0
 1153 0288 BB6B     		ldr	r3, [r7, #56]
 1154 028a 002B     		cmp	r3, #0
 1155 028c 03D1     		bne	.L78
1116:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1156              		.loc 1 1116 0
 1157 028e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1158 0292 F863     		str	r0, [r7, #60]
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1159              		.loc 1 1133 0
 1160 0294 31E1     		b	.L106
 1161              	.L78:
1119:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1162              		.loc 1 1119 0
 1163 0296 BB6B     		ldr	r3, [r7, #56]
 1164 0298 B3F5400F 		cmp	r3, #12582912
 1165 029c 08D1     		bne	.L80
1119:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1166              		.loc 1 1119 0 is_stmt 0 discriminator 1
 1167 029e 094B     		ldr	r3, .L115+4
ARM GAS  /tmp/cc9auaz1.s 			page 67


 1168 02a0 1B68     		ldr	r3, [r3]
 1169 02a2 03F00203 		and	r3, r3, #2
 1170 02a6 022B     		cmp	r3, #2
 1171 02a8 02D1     		bne	.L80
1121:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1172              		.loc 1 1121 0 is_stmt 1
 1173 02aa 084B     		ldr	r3, .L115+12
 1174 02ac FB63     		str	r3, [r7, #60]
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1175              		.loc 1 1133 0
 1176 02ae 24E1     		b	.L106
 1177              	.L80:
1124:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1178              		.loc 1 1124 0
 1179 02b0 BB6B     		ldr	r3, [r7, #56]
 1180 02b2 B3F5800F 		cmp	r3, #4194304
 1181 02b6 0BD1     		bne	.L81
1126:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1182              		.loc 1 1126 0
 1183 02b8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1184 02bc F863     		str	r0, [r7, #60]
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1185              		.loc 1 1133 0
 1186 02be 1CE1     		b	.L106
 1187              	.L116:
 1188              		.align	2
 1189              	.L115:
 1190 02c0 00000000 		.word	.LC0
 1191 02c4 00100240 		.word	1073876992
 1192 02c8 90D00300 		.word	250000
 1193 02cc 00127A00 		.word	8000000
 1194              	.L81:
1129:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1195              		.loc 1 1129 0
 1196 02d0 BB6B     		ldr	r3, [r7, #56]
 1197 02d2 B3F5000F 		cmp	r3, #8388608
 1198 02d6 40F01081 		bne	.L106
1129:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1199              		.loc 1 1129 0 is_stmt 0 discriminator 1
 1200 02da 934B     		ldr	r3, .L117
 1201 02dc 1B6A     		ldr	r3, [r3, #32]
 1202 02de 03F00203 		and	r3, r3, #2
 1203 02e2 022B     		cmp	r3, #2
 1204 02e4 40F00981 		bne	.L106
1131:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1205              		.loc 1 1131 0 is_stmt 1
 1206 02e8 4FF40043 		mov	r3, #32768
 1207 02ec FB63     		str	r3, [r7, #60]
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1208              		.loc 1 1133 0
 1209 02ee 04E1     		b	.L106
 1210              	.L48:
1139:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1211              		.loc 1 1139 0
 1212 02f0 8D4B     		ldr	r3, .L117
 1213 02f2 1B6B     		ldr	r3, [r3, #48]
 1214 02f4 03F01003 		and	r3, r3, #16
ARM GAS  /tmp/cc9auaz1.s 			page 68


 1215 02f8 BB63     		str	r3, [r7, #56]
1142:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1216              		.loc 1 1142 0
 1217 02fa BB6B     		ldr	r3, [r7, #56]
 1218 02fc 002B     		cmp	r3, #0
 1219 02fe 08D1     		bne	.L82
1142:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1220              		.loc 1 1142 0 is_stmt 0 discriminator 1
 1221 0300 894B     		ldr	r3, .L117
 1222 0302 1B68     		ldr	r3, [r3]
 1223 0304 03F00203 		and	r3, r3, #2
 1224 0308 022B     		cmp	r3, #2
 1225 030a 02D1     		bne	.L82
1144:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1226              		.loc 1 1144 0 is_stmt 1
 1227 030c 874B     		ldr	r3, .L117+4
 1228 030e FB63     		str	r3, [r7, #60]
1151:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1229              		.loc 1 1151 0
 1230 0310 F5E0     		b	.L107
 1231              	.L82:
1147:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1232              		.loc 1 1147 0
 1233 0312 BB6B     		ldr	r3, [r7, #56]
 1234 0314 102B     		cmp	r3, #16
 1235 0316 40F0F280 		bne	.L107
1149:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1236              		.loc 1 1149 0
 1237 031a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1238 031e F863     		str	r0, [r7, #60]
1151:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1239              		.loc 1 1151 0
 1240 0320 EDE0     		b	.L107
 1241              	.L41:
1157:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1242              		.loc 1 1157 0
 1243 0322 814B     		ldr	r3, .L117
 1244 0324 1B6B     		ldr	r3, [r3, #48]
 1245 0326 03F02003 		and	r3, r3, #32
 1246 032a BB63     		str	r3, [r7, #56]
1160:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1247              		.loc 1 1160 0
 1248 032c BB6B     		ldr	r3, [r7, #56]
 1249 032e 002B     		cmp	r3, #0
 1250 0330 08D1     		bne	.L84
1160:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1251              		.loc 1 1160 0 is_stmt 0 discriminator 1
 1252 0332 7D4B     		ldr	r3, .L117
 1253 0334 1B68     		ldr	r3, [r3]
 1254 0336 03F00203 		and	r3, r3, #2
 1255 033a 022B     		cmp	r3, #2
 1256 033c 02D1     		bne	.L84
1162:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1257              		.loc 1 1162 0 is_stmt 1
 1258 033e 7B4B     		ldr	r3, .L117+4
 1259 0340 FB63     		str	r3, [r7, #60]
1169:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc9auaz1.s 			page 69


 1260              		.loc 1 1169 0
 1261 0342 DEE0     		b	.L108
 1262              	.L84:
1165:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1263              		.loc 1 1165 0
 1264 0344 BB6B     		ldr	r3, [r7, #56]
 1265 0346 202B     		cmp	r3, #32
 1266 0348 40F0DB80 		bne	.L108
1167:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1267              		.loc 1 1167 0
 1268 034c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1269 0350 F863     		str	r0, [r7, #60]
1169:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1270              		.loc 1 1169 0
 1271 0352 D6E0     		b	.L108
 1272              	.L53:
1195:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1273              		.loc 1 1195 0
 1274 0354 744B     		ldr	r3, .L117
 1275 0356 5B68     		ldr	r3, [r3, #4]
 1276 0358 03F40003 		and	r3, r3, #8388608
 1277 035c BB63     		str	r3, [r7, #56]
1198:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1278              		.loc 1 1198 0
 1279 035e BB6B     		ldr	r3, [r7, #56]
 1280 0360 B3F5000F 		cmp	r3, #8388608
 1281 0364 02D1     		bne	.L86
1201:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1282              		.loc 1 1201 0
 1283 0366 724B     		ldr	r3, .L117+8
 1284 0368 FB63     		str	r3, [r7, #60]
1208:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1285              		.loc 1 1208 0
 1286 036a CCE0     		b	.L109
 1287              	.L86:
1204:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1288              		.loc 1 1204 0
 1289 036c BB6B     		ldr	r3, [r7, #56]
 1290 036e 002B     		cmp	r3, #0
 1291 0370 40F0C980 		bne	.L109
1206:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1292              		.loc 1 1206 0
 1293 0374 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1294 0378 F863     		str	r0, [r7, #60]
1208:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1295              		.loc 1 1208 0
 1296 037a C4E0     		b	.L109
 1297              	.L56:
1215:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1298              		.loc 1 1215 0
 1299 037c 6A4B     		ldr	r3, .L117
 1300 037e 1B68     		ldr	r3, [r3]
 1301 0380 03F00073 		and	r3, r3, #33554432
 1302 0384 B3F1007F 		cmp	r3, #33554432
 1303 0388 40F0BF80 		bne	.L110
1218:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1304              		.loc 1 1218 0
ARM GAS  /tmp/cc9auaz1.s 			page 70


 1305 038c 664B     		ldr	r3, .L117
 1306 038e 5B68     		ldr	r3, [r3, #4]
 1307 0390 03F48003 		and	r3, r3, #4194304
 1308 0394 BB63     		str	r3, [r7, #56]
1221:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 1309              		.loc 1 1221 0
 1310 0396 BB6B     		ldr	r3, [r7, #56]
 1311 0398 B3F5800F 		cmp	r3, #4194304
 1312 039c 03D1     		bne	.L89
1223:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1313              		.loc 1 1223 0
 1314 039e FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1315 03a2 F863     		str	r0, [r7, #60]
1231:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1316              		.loc 1 1231 0
 1317 03a4 B1E0     		b	.L110
 1318              	.L89:
1228:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1319              		.loc 1 1228 0
 1320 03a6 FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1321 03aa 0246     		mov	r2, r0
 1322 03ac 1346     		mov	r3, r2
 1323 03ae 5B00     		lsls	r3, r3, #1
 1324 03b0 1344     		add	r3, r3, r2
 1325 03b2 5B08     		lsrs	r3, r3, #1
 1326 03b4 FB63     		str	r3, [r7, #60]
1231:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1327              		.loc 1 1231 0
 1328 03b6 A8E0     		b	.L110
 1329              	.L54:
1266:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if ADC12 clock selection is AHB */
 1330              		.loc 1 1266 0
 1331 03b8 5B4B     		ldr	r3, .L117
 1332 03ba DB6A     		ldr	r3, [r3, #44]
 1333 03bc 03F4F873 		and	r3, r3, #496
 1334 03c0 BB63     		str	r3, [r7, #56]
1268:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1335              		.loc 1 1268 0
 1336 03c2 BB6B     		ldr	r3, [r7, #56]
 1337 03c4 002B     		cmp	r3, #0
 1338 03c6 03D1     		bne	.L90
1270:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1339              		.loc 1 1270 0
 1340 03c8 5A4B     		ldr	r3, .L117+12
 1341 03ca 1B68     		ldr	r3, [r3]
 1342 03cc FB63     		str	r3, [r7, #60]
1282:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1343              		.loc 1 1282 0
 1344 03ce 9EE0     		b	.L111
 1345              	.L90:
1276:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 1346              		.loc 1 1276 0
 1347 03d0 554B     		ldr	r3, .L117
 1348 03d2 1B68     		ldr	r3, [r3]
 1349 03d4 03F00073 		and	r3, r3, #33554432
 1350 03d8 B3F1007F 		cmp	r3, #33554432
 1351 03dc 40F09780 		bne	.L111
ARM GAS  /tmp/cc9auaz1.s 			page 71


1279:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1352              		.loc 1 1279 0
 1353 03e0 FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1354 03e4 0246     		mov	r2, r0
 1355 03e6 4FF4F873 		mov	r3, #496
 1356 03ea 7B63     		str	r3, [r7, #52]
 1357              	.LBB34:
 1358              	.LBB35:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1359              		.loc 2 988 0
 1360 03ec 7B6B     		ldr	r3, [r7, #52]
 1361              		.syntax unified
 1362              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1363 03ee 93FAA3F3 		rbit r3, r3
 1364              	@ 0 "" 2
 1365              		.thumb
 1366              		.syntax unified
 1367 03f2 3B63     		str	r3, [r7, #48]
 1368              		.loc 2 1001 0
 1369 03f4 3B6B     		ldr	r3, [r7, #48]
 1370              	.LBE35:
 1371              	.LBE34:
1279:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1372              		.loc 1 1279 0
 1373 03f6 B3FA83F3 		clz	r3, r3
 1374 03fa DBB2     		uxtb	r3, r3
 1375 03fc 1946     		mov	r1, r3
 1376 03fe BB6B     		ldr	r3, [r7, #56]
 1377 0400 CB40     		lsrs	r3, r3, r1
 1378 0402 03F00F03 		and	r3, r3, #15
 1379 0406 5B00     		lsls	r3, r3, #1
 1380 0408 07F14001 		add	r1, r7, #64
 1381 040c 0B44     		add	r3, r3, r1
 1382 040e 33F8383C 		ldrh	r3, [r3, #-56]
 1383 0412 B2FBF3F3 		udiv	r3, r2, r3
 1384 0416 FB63     		str	r3, [r7, #60]
1282:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1385              		.loc 1 1282 0
 1386 0418 79E0     		b	.L111
 1387              	.L52:
1289:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       /* Check if ADC34 clock selection is AHB */
 1388              		.loc 1 1289 0
 1389 041a 434B     		ldr	r3, .L117
 1390 041c DB6A     		ldr	r3, [r3, #44]
 1391 041e 03F47853 		and	r3, r3, #15872
 1392 0422 BB63     		str	r3, [r7, #56]
1291:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1393              		.loc 1 1291 0
 1394 0424 BB6B     		ldr	r3, [r7, #56]
 1395 0426 002B     		cmp	r3, #0
 1396 0428 03D1     		bne	.L93
1293:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1397              		.loc 1 1293 0
 1398 042a 424B     		ldr	r3, .L117+12
 1399 042c 1B68     		ldr	r3, [r3]
 1400 042e FB63     		str	r3, [r7, #60]
1305:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc9auaz1.s 			page 72


 1401              		.loc 1 1305 0
 1402 0430 6FE0     		b	.L112
 1403              	.L93:
1299:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         {
 1404              		.loc 1 1299 0
 1405 0432 3D4B     		ldr	r3, .L117
 1406 0434 1B68     		ldr	r3, [r3]
 1407 0436 03F00073 		and	r3, r3, #33554432
 1408 043a B3F1007F 		cmp	r3, #33554432
 1409 043e 68D1     		bne	.L112
1302:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1410              		.loc 1 1302 0
 1411 0440 FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1412 0444 0246     		mov	r2, r0
 1413 0446 4FF47853 		mov	r3, #15872
 1414 044a FB62     		str	r3, [r7, #44]
 1415              	.LBB36:
 1416              	.LBB37:
 988:../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1417              		.loc 2 988 0
 1418 044c FB6A     		ldr	r3, [r7, #44]
 1419              		.syntax unified
 1420              	@ 988 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1421 044e 93FAA3F3 		rbit r3, r3
 1422              	@ 0 "" 2
 1423              		.thumb
 1424              		.syntax unified
 1425 0452 BB62     		str	r3, [r7, #40]
 1426              		.loc 2 1001 0
 1427 0454 BB6A     		ldr	r3, [r7, #40]
 1428              	.LBE37:
 1429              	.LBE36:
1302:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****         }
 1430              		.loc 1 1302 0
 1431 0456 B3FA83F3 		clz	r3, r3
 1432 045a DBB2     		uxtb	r3, r3
 1433 045c 1946     		mov	r1, r3
 1434 045e BB6B     		ldr	r3, [r7, #56]
 1435 0460 CB40     		lsrs	r3, r3, r1
 1436 0462 03F00F03 		and	r3, r3, #15
 1437 0466 5B00     		lsls	r3, r3, #1
 1438 0468 07F14001 		add	r1, r7, #64
 1439 046c 0B44     		add	r3, r3, r1
 1440 046e 33F8383C 		ldrh	r3, [r3, #-56]
 1441 0472 B2FBF3F3 		udiv	r3, r2, r3
 1442 0476 FB63     		str	r3, [r7, #60]
1305:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1443              		.loc 1 1305 0
 1444 0478 4BE0     		b	.L112
 1445              	.L50:
1312:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1446              		.loc 1 1312 0
 1447 047a 2B4B     		ldr	r3, .L117
 1448 047c 1B6B     		ldr	r3, [r3, #48]
 1449 047e 03F48073 		and	r3, r3, #256
 1450 0482 BB63     		str	r3, [r7, #56]
1315:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc9auaz1.s 			page 73


 1451              		.loc 1 1315 0
 1452 0484 BB6B     		ldr	r3, [r7, #56]
 1453 0486 B3F5807F 		cmp	r3, #256
 1454 048a 0AD1     		bne	.L96
1315:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1455              		.loc 1 1315 0 is_stmt 0 discriminator 1
 1456 048c 264B     		ldr	r3, .L117
 1457 048e 1B68     		ldr	r3, [r3]
 1458 0490 03F00073 		and	r3, r3, #33554432
 1459 0494 B3F1007F 		cmp	r3, #33554432
 1460 0498 03D1     		bne	.L96
1317:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1461              		.loc 1 1317 0 is_stmt 1
 1462 049a FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1463 049e F863     		str	r0, [r7, #60]
1324:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1464              		.loc 1 1324 0
 1465 04a0 39E0     		b	.L113
 1466              	.L96:
1320:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1467              		.loc 1 1320 0
 1468 04a2 BB6B     		ldr	r3, [r7, #56]
 1469 04a4 002B     		cmp	r3, #0
 1470 04a6 36D1     		bne	.L113
1322:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1471              		.loc 1 1322 0
 1472 04a8 224B     		ldr	r3, .L117+12
 1473 04aa 1B68     		ldr	r3, [r3]
 1474 04ac FB63     		str	r3, [r7, #60]
1324:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1475              		.loc 1 1324 0
 1476 04ae 32E0     		b	.L113
 1477              	.L57:
1350:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
 1478              		.loc 1 1350 0
 1479 04b0 1D4B     		ldr	r3, .L117
 1480 04b2 1B6B     		ldr	r3, [r3, #48]
 1481 04b4 03F40073 		and	r3, r3, #512
 1482 04b8 BB63     		str	r3, [r7, #56]
1353:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1483              		.loc 1 1353 0
 1484 04ba BB6B     		ldr	r3, [r7, #56]
 1485 04bc B3F5007F 		cmp	r3, #512
 1486 04c0 0AD1     		bne	.L98
1353:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1487              		.loc 1 1353 0 is_stmt 0 discriminator 1
 1488 04c2 194B     		ldr	r3, .L117
 1489 04c4 1B68     		ldr	r3, [r3]
 1490 04c6 03F00073 		and	r3, r3, #33554432
 1491 04ca B3F1007F 		cmp	r3, #33554432
 1492 04ce 03D1     		bne	.L98
1355:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1493              		.loc 1 1355 0 is_stmt 1
 1494 04d0 FFF7FEFF 		bl	RCC_GetPLLCLKFreq
 1495 04d4 F863     		str	r0, [r7, #60]
1362:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1496              		.loc 1 1362 0
ARM GAS  /tmp/cc9auaz1.s 			page 74


 1497 04d6 20E0     		b	.L114
 1498              	.L98:
1358:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       {
 1499              		.loc 1 1358 0
 1500 04d8 BB6B     		ldr	r3, [r7, #56]
 1501 04da 002B     		cmp	r3, #0
 1502 04dc 1DD1     		bne	.L114
1360:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****       }
 1503              		.loc 1 1360 0
 1504 04de 154B     		ldr	r3, .L117+12
 1505 04e0 1B68     		ldr	r3, [r3]
 1506 04e2 FB63     		str	r3, [r7, #60]
1362:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1507              		.loc 1 1362 0
 1508 04e4 19E0     		b	.L114
 1509              	.L101:
 984:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1510              		.loc 1 984 0
 1511 04e6 00BF     		nop
 1512 04e8 18E0     		b	.L61
 1513              	.L102:
1018:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1514              		.loc 1 1018 0
 1515 04ea 00BF     		nop
 1516 04ec 16E0     		b	.L61
 1517              	.L103:
1046:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1518              		.loc 1 1046 0
 1519 04ee 00BF     		nop
 1520 04f0 14E0     		b	.L61
 1521              	.L104:
1075:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1522              		.loc 1 1075 0
 1523 04f2 00BF     		nop
 1524 04f4 12E0     		b	.L61
 1525              	.L105:
1104:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1526              		.loc 1 1104 0
 1527 04f6 00BF     		nop
 1528 04f8 10E0     		b	.L61
 1529              	.L106:
1133:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1530              		.loc 1 1133 0
 1531 04fa 00BF     		nop
 1532 04fc 0EE0     		b	.L61
 1533              	.L107:
1151:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1534              		.loc 1 1151 0
 1535 04fe 00BF     		nop
 1536 0500 0CE0     		b	.L61
 1537              	.L108:
1169:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1538              		.loc 1 1169 0
 1539 0502 00BF     		nop
 1540 0504 0AE0     		b	.L61
 1541              	.L109:
1208:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc9auaz1.s 			page 75


 1542              		.loc 1 1208 0
 1543 0506 00BF     		nop
 1544 0508 08E0     		b	.L61
 1545              	.L110:
1231:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1546              		.loc 1 1231 0
 1547 050a 00BF     		nop
 1548 050c 06E0     		b	.L61
 1549              	.L111:
1282:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1550              		.loc 1 1282 0
 1551 050e 00BF     		nop
 1552 0510 04E0     		b	.L61
 1553              	.L112:
1305:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1554              		.loc 1 1305 0
 1555 0512 00BF     		nop
 1556 0514 02E0     		b	.L61
 1557              	.L113:
1324:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1558              		.loc 1 1324 0
 1559 0516 00BF     		nop
 1560 0518 00E0     		b	.L61
 1561              	.L114:
1362:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
 1562              		.loc 1 1362 0
 1563 051a 00BF     		nop
 1564              	.L61:
1511:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     }
1512:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
1513:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   return(frequency);
 1565              		.loc 1 1513 0
 1566 051c FB6B     		ldr	r3, [r7, #60]
1514:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** }
 1567              		.loc 1 1514 0
 1568 051e 1846     		mov	r0, r3
 1569 0520 4037     		adds	r7, r7, #64
 1570              	.LCFI14:
 1571              		.cfi_def_cfa_offset 16
 1572 0522 BD46     		mov	sp, r7
 1573              	.LCFI15:
 1574              		.cfi_def_cfa_register 13
 1575              		@ sp needed
 1576 0524 B0BD     		pop	{r4, r5, r7, pc}
 1577              	.L118:
 1578 0526 00BF     		.align	2
 1579              	.L117:
 1580 0528 00100240 		.word	1073876992
 1581 052c 00127A00 		.word	8000000
 1582 0530 ADDEADDE 		.word	-559030611
 1583 0534 00000000 		.word	SystemCoreClock
 1584              		.cfi_endproc
 1585              	.LFE132:
 1587              		.section	.text.RCC_GetPLLCLKFreq,"ax",%progbits
 1588              		.align	1
 1589              		.syntax unified
 1590              		.thumb
ARM GAS  /tmp/cc9auaz1.s 			page 76


 1591              		.thumb_func
 1592              		.fpu fpv4-sp-d16
 1594              	RCC_GetPLLCLKFreq:
 1595              	.LFB133:
1515:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1516:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
1517:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @}
1518:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
1519:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1520:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /**
1521:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @}
1522:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
1523:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1524:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1525:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34) || de
1526:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_TIM1SW) || defined(RCC_CFGR3_TIM2SW) || defined(RCC_CFGR3_TIM8SW) || defined(
1527:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_TIM16SW) || defined(RCC_CFGR3_TIM17SW) || defined(RCC_CFGR3_TIM20SW) || defin
1528:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****  || defined(RCC_CFGR3_HRTIM1SW)
1529:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1530:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
1531:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   * @{
1532:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   */
1533:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** static uint32_t RCC_GetPLLCLKFreq(void)
1534:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** {
 1596              		.loc 1 1534 0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 16
 1599              		@ frame_needed = 1, uses_anonymous_args = 0
 1600              		@ link register save eliminated.
 1601 0000 80B4     		push	{r7}
 1602              	.LCFI16:
 1603              		.cfi_def_cfa_offset 4
 1604              		.cfi_offset 7, -4
 1605 0002 85B0     		sub	sp, sp, #20
 1606              	.LCFI17:
 1607              		.cfi_def_cfa_offset 24
 1608 0004 00AF     		add	r7, sp, #0
 1609              	.LCFI18:
 1610              		.cfi_def_cfa_register 7
1535:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   uint32_t pllmul = 0U, pllsource = 0U, prediv = 0U, pllclk = 0U;
 1611              		.loc 1 1535 0
 1612 0006 0023     		movs	r3, #0
 1613 0008 BB60     		str	r3, [r7, #8]
 1614 000a 0023     		movs	r3, #0
 1615 000c 7B60     		str	r3, [r7, #4]
 1616 000e 0023     		movs	r3, #0
 1617 0010 3B60     		str	r3, [r7]
 1618 0012 0023     		movs	r3, #0
 1619 0014 FB60     		str	r3, [r7, #12]
1536:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1537:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 1620              		.loc 1 1537 0
 1621 0016 164B     		ldr	r3, .L123
 1622 0018 5B68     		ldr	r3, [r3, #4]
 1623 001a 03F47013 		and	r3, r3, #3932160
 1624 001e BB60     		str	r3, [r7, #8]
1538:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   pllmul = ( pllmul >> 18U) + 2U;
ARM GAS  /tmp/cc9auaz1.s 			page 77


 1625              		.loc 1 1538 0
 1626 0020 BB68     		ldr	r3, [r7, #8]
 1627 0022 9B0C     		lsrs	r3, r3, #18
 1628 0024 0233     		adds	r3, r3, #2
 1629 0026 BB60     		str	r3, [r7, #8]
1539:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 1630              		.loc 1 1539 0
 1631 0028 114B     		ldr	r3, .L123
 1632 002a 5B68     		ldr	r3, [r3, #4]
 1633 002c 03F48033 		and	r3, r3, #65536
 1634 0030 7B60     		str	r3, [r7, #4]
1540:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1541:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if (pllsource != RCC_PLLSOURCE_HSI)
 1635              		.loc 1 1541 0
 1636 0032 7B68     		ldr	r3, [r7, #4]
 1637 0034 002B     		cmp	r3, #0
 1638 0036 0ED0     		beq	.L120
1542:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
1543:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 1639              		.loc 1 1543 0
 1640 0038 0D4B     		ldr	r3, .L123
 1641 003a DB6A     		ldr	r3, [r3, #44]
 1642 003c 03F00F03 		and	r3, r3, #15
 1643 0040 0133     		adds	r3, r3, #1
 1644 0042 3B60     		str	r3, [r7]
1544:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
1545:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     pllclk = (HSE_VALUE/prediv) * pllmul;
 1645              		.loc 1 1545 0
 1646 0044 0B4A     		ldr	r2, .L123+4
 1647 0046 3B68     		ldr	r3, [r7]
 1648 0048 B2FBF3F3 		udiv	r3, r2, r3
 1649 004c BA68     		ldr	r2, [r7, #8]
 1650 004e 02FB03F3 		mul	r3, r2, r3
 1651 0052 FB60     		str	r3, [r7, #12]
 1652 0054 04E0     		b	.L121
 1653              	.L120:
1546:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
1547:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   else
1548:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
1549:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* HSI used as PLL clock source : PLLCLK = HSI/2U * PLLMUL */
1550:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     pllclk = (HSI_VALUE >> 1U) * pllmul;
 1654              		.loc 1 1550 0
 1655 0056 BB68     		ldr	r3, [r7, #8]
 1656 0058 074A     		ldr	r2, .L123+8
 1657 005a 02FB03F3 		mul	r3, r2, r3
 1658 005e FB60     		str	r3, [r7, #12]
 1659              	.L121:
1551:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
1552:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #else
1553:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
1554:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
1555:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
1556:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
1557:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     pllclk = (HSE_VALUE/prediv) * pllmul;
1558:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
1559:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   else
1560:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/cc9auaz1.s 			page 78


1561:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1562:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****     pllclk = (HSI_VALUE/prediv) * pllmul;
1563:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   }
1564:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1565:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** 
1566:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c ****   return pllclk;
 1660              		.loc 1 1566 0
 1661 0060 FB68     		ldr	r3, [r7, #12]
1567:../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc_ex.c **** }
 1662              		.loc 1 1567 0
 1663 0062 1846     		mov	r0, r3
 1664 0064 1437     		adds	r7, r7, #20
 1665              	.LCFI19:
 1666              		.cfi_def_cfa_offset 4
 1667 0066 BD46     		mov	sp, r7
 1668              	.LCFI20:
 1669              		.cfi_def_cfa_register 13
 1670              		@ sp needed
 1671 0068 5DF8047B 		ldr	r7, [sp], #4
 1672              	.LCFI21:
 1673              		.cfi_restore 7
 1674              		.cfi_def_cfa_offset 0
 1675 006c 7047     		bx	lr
 1676              	.L124:
 1677 006e 00BF     		.align	2
 1678              	.L123:
 1679 0070 00100240 		.word	1073876992
 1680 0074 00127A00 		.word	8000000
 1681 0078 00093D00 		.word	4000000
 1682              		.cfi_endproc
 1683              	.LFE133:
 1685              		.text
 1686              	.Letext0:
 1687              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 1688              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 1689              		.file 5 "../Drivers/CMSIS/Include/core_cm4.h"
 1690              		.file 6 "../Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1691              		.file 7 "../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1692              		.file 8 "../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1693              		.file 9 "../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1694              		.file 10 "../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1695              		.file 11 "../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/cc9auaz1.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc_ex.c
     /tmp/cc9auaz1.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cc9auaz1.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cc9auaz1.s:269    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000160 $d
     /tmp/cc9auaz1.s:273    .text.HAL_RCCEx_PeriphCLKConfig:000000000000016c $t
     /tmp/cc9auaz1.s:566    .text.HAL_RCCEx_PeriphCLKConfig:000000000000035c $d
     /tmp/cc9auaz1.s:571    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cc9auaz1.s:578    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cc9auaz1.s:749    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000124 $d
     /tmp/cc9auaz1.s:755    .rodata:0000000000000000 $d
     /tmp/cc9auaz1.s:774    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cc9auaz1.s:781    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cc9auaz1.s:1190   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002c0 $d
     /tmp/cc9auaz1.s:1196   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002d0 $t
     /tmp/cc9auaz1.s:1594   .text.RCC_GetPLLCLKFreq:0000000000000000 RCC_GetPLLCLKFreq
     /tmp/cc9auaz1.s:1580   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000528 $d
     /tmp/cc9auaz1.s:1588   .text.RCC_GetPLLCLKFreq:0000000000000000 $t
     /tmp/cc9auaz1.s:1679   .text.RCC_GetPLLCLKFreq:0000000000000070 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
SystemCoreClock
