#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 19 14:39:56 2024
# Process ID: 24172
# Current directory: C:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.runs/oledSystem_oledControl_IP_0_0_synth_1
# Command line: vivado.exe -log oledSystem_oledControl_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oledSystem_oledControl_IP_0_0.tcl
# Log file: C:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.runs/oledSystem_oledControl_IP_0_0_synth_1/oledSystem_oledControl_IP_0_0.vds
# Journal file: C:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.runs/oledSystem_oledControl_IP_0_0_synth_1\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16866 MB
# Swap memory       :25769 MB
# Total Virtual     :42636 MB
# Available Virtual :15126 MB
#-----------------------------------------------------------
source oledSystem_oledControl_IP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.016 ; gain = 140.355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jaeho/junior_fall/hardware/proj2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: oledSystem_oledControl_IP_0_0
Command: synth_design -top oledSystem_oledControl_IP_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.074 ; gain = 447.973
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sendDone', assumed default net type 'wire' [c:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.gen/sources_1/bd/oledSystem/ipshared/d776/hdl/oledControl_IP_slave_lite_v1_0_S00_AXI.v:333]
ERROR: [Synth 8-36] 'slv_reg_write_en' is not declared [c:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.gen/sources_1/bd/oledSystem/ipshared/d776/hdl/oledControl_IP_slave_lite_v1_0_S00_AXI.v:252]
ERROR: [Synth 8-36] 'slv_reg_write_en' is not declared [c:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.gen/sources_1/bd/oledSystem/ipshared/d776/hdl/oledControl_IP_slave_lite_v1_0_S00_AXI.v:266]
INFO: [Synth 8-10285] module 'oledControl_IP_slave_lite_v1_0_S00_AXI' is ignored due to previous errors [c:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.gen/sources_1/bd/oledSystem/ipshared/d776/hdl/oledControl_IP_slave_lite_v1_0_S00_AXI.v:338]
INFO: [Synth 8-9084] Verilog file 'c:/Users/jaeho/junior_fall/hardware/proj2/oledController/oledController.gen/sources_1/bd/oledSystem/ipshared/d776/hdl/oledControl_IP_slave_lite_v1_0_S00_AXI.v' ignored due to errors
ERROR: [Synth 8-439] module 'oledSystem_oledControl_IP_0_0' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.730 ; gain = 559.629
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 14:40:24 2024...
