#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\digital_design\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\va_math.vpi";
S_000001f9a4ed39a0 .scope module, "Or8Way_tb" "Or8Way_tb" 2 1;
 .timescale 0 0;
v000001f9a4ed3cc0_0 .var "in", 7 0;
v000001f9a4ed3d60_0 .net "out", 0 0, L_000001f9a4ffecf0;  1 drivers
S_000001f9a4ed3b30 .scope module, "or8way" "Or8Way" 2 5, 3 1 0, S_000001f9a4ed39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "out";
v000001f9a4ed36d0_0 .net "in", 7 0, v000001f9a4ed3cc0_0;  1 drivers
v000001f9a4ed30e0_0 .net "out", 0 0, L_000001f9a4ffecf0;  alias, 1 drivers
L_000001f9a4ffecf0 .reduce/or v000001f9a4ed3cc0_0;
    .scope S_000001f9a4ed39a0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f9a4ed3cc0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001f9a4ed39a0;
T_1 ;
    %vpi_call 2 8 "$dumpfile", "Or8Way.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f9a4ed39a0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f9a4ed39a0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000001f9a4ed3cc0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f9a4ed3cc0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f9a4ed3cc0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001f9a4ed3cc0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Or8Way_tb.v";
    "Or8Way.v";
