-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity stencil3d is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    orig_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    orig_ce0 : OUT STD_LOGIC;
    orig_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    orig_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    orig_ce1 : OUT STD_LOGIC;
    orig_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    sol_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    sol_ce0 : OUT STD_LOGIC;
    sol_we0 : OUT STD_LOGIC;
    sol_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sol_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    sol_ce1 : OUT STD_LOGIC;
    sol_we1 : OUT STD_LOGIC;
    sol_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of stencil3d is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "stencil3d_stencil3d,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.170000,HLS_SYN_LAT=52821,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=572,HLS_SYN_LUT=1788,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal C_load_reg_107 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal C_load_1_reg_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_idle : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_ready : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_we0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_idle : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_ready : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_idle : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_ready : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_idle : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_ready : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce1 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_ce0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_we0 : STD_LOGIC;
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component stencil3d_stencil3d_Pipeline_height_bound_col_height_bound_row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        orig_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce0 : OUT STD_LOGIC;
        orig_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        orig_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce1 : OUT STD_LOGIC;
        orig_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sol_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce0 : OUT STD_LOGIC;
        sol_we0 : OUT STD_LOGIC;
        sol_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stencil3d_stencil3d_Pipeline_col_bound_height_col_bound_row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        orig_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce0 : OUT STD_LOGIC;
        orig_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        orig_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce1 : OUT STD_LOGIC;
        orig_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sol_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce0 : OUT STD_LOGIC;
        sol_we0 : OUT STD_LOGIC;
        sol_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sol_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce1 : OUT STD_LOGIC;
        sol_we1 : OUT STD_LOGIC;
        sol_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stencil3d_stencil3d_Pipeline_row_bound_height_row_bound_col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        orig_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce0 : OUT STD_LOGIC;
        orig_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        orig_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce1 : OUT STD_LOGIC;
        orig_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sol_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce0 : OUT STD_LOGIC;
        sol_we0 : OUT STD_LOGIC;
        sol_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sol_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce1 : OUT STD_LOGIC;
        sol_we1 : OUT STD_LOGIC;
        sol_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stencil3d_stencil3d_Pipeline_loop_height_loop_col_loop_row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        orig_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce0 : OUT STD_LOGIC;
        orig_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        orig_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        orig_ce1 : OUT STD_LOGIC;
        orig_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_load : IN STD_LOGIC_VECTOR (31 downto 0);
        C_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sol_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        sol_ce0 : OUT STD_LOGIC;
        sol_we0 : OUT STD_LOGIC;
        sol_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61 : component stencil3d_stencil3d_Pipeline_height_bound_col_height_bound_row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start,
        ap_done => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done,
        ap_idle => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_idle,
        ap_ready => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_ready,
        orig_address0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address0,
        orig_ce0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce0,
        orig_q0 => orig_q0,
        orig_address1 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address1,
        orig_ce1 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce1,
        orig_q1 => orig_q1,
        sol_address0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_address0,
        sol_ce0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_ce0,
        sol_we0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_we0,
        sol_d0 => grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_d0);

    grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69 : component stencil3d_stencil3d_Pipeline_col_bound_height_col_bound_row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start,
        ap_done => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done,
        ap_idle => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_idle,
        ap_ready => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_ready,
        orig_address0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address0,
        orig_ce0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce0,
        orig_q0 => orig_q0,
        orig_address1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address1,
        orig_ce1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce1,
        orig_q1 => orig_q1,
        sol_address0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address0,
        sol_ce0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce0,
        sol_we0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we0,
        sol_d0 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d0,
        sol_address1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address1,
        sol_ce1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce1,
        sol_we1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we1,
        sol_d1 => grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d1);

    grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77 : component stencil3d_stencil3d_Pipeline_row_bound_height_row_bound_col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start,
        ap_done => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done,
        ap_idle => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_idle,
        ap_ready => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_ready,
        orig_address0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address0,
        orig_ce0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce0,
        orig_q0 => orig_q0,
        orig_address1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address1,
        orig_ce1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce1,
        orig_q1 => orig_q1,
        sol_address0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address0,
        sol_ce0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce0,
        sol_we0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we0,
        sol_d0 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d0,
        sol_address1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address1,
        sol_ce1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce1,
        sol_we1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we1,
        sol_d1 => grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d1);

    grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85 : component stencil3d_stencil3d_Pipeline_loop_height_loop_col_loop_row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start,
        ap_done => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done,
        ap_idle => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_idle,
        ap_ready => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_ready,
        orig_address0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address0,
        orig_ce0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce0,
        orig_q0 => orig_q0,
        orig_address1 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address1,
        orig_ce1 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce1,
        orig_q1 => orig_q1,
        C_load => C_load_reg_107,
        C_load_1 => C_load_1_reg_112,
        sol_address0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_address0,
        sol_ce0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_ce0,
        sol_we0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_we0,
        sol_d0 => grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_ready = ap_const_logic_1)) then 
                    grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_ready = ap_const_logic_1)) then 
                    grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_ready = ap_const_logic_1)) then 
                    grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_ready = ap_const_logic_1)) then 
                    grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                C_load_1_reg_112 <= C_q0;
                C_load_reg_107 <= C_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    C_address0 <= ap_const_lv64_1(1 - 1 downto 0);
    C_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    C_ce0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done = ap_const_logic_1))) then 
            C_ce0 <= ap_const_logic_1;
        else 
            C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_ce1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done = ap_const_logic_1))) then 
            C_ce1 <= ap_const_logic_1;
        else 
            C_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done)
    begin
        if ((grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done)
    begin
        if ((grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done)
    begin
        if ((grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done)
    begin
        if ((grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg;
    grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg;
    grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg;
    grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg;

    orig_address0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            orig_address0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            orig_address0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            orig_address0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            orig_address0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address0;
        else 
            orig_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    orig_address1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address1, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address1, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            orig_address1 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            orig_address1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            orig_address1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            orig_address1 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_address1;
        else 
            orig_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    orig_ce0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            orig_ce0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            orig_ce0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            orig_ce0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            orig_ce0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce0;
        else 
            orig_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    orig_ce1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce1, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce1, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            orig_ce1 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_orig_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            orig_ce1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_orig_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            orig_ce1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_orig_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            orig_ce1 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_orig_ce1;
        else 
            orig_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sol_address0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_address0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sol_address0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_address0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_address0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sol_address0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_address0;
        else 
            sol_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    sol_address1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_address1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_address1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_address1;
        else 
            sol_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    sol_ce0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_ce0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sol_ce0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_ce0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_ce0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sol_ce0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_ce0;
        else 
            sol_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sol_ce1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_ce1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_ce1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_ce1;
        else 
            sol_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sol_d0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_d0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sol_d0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_d0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_d0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sol_d0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_d0;
        else 
            sol_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sol_d1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_d1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_d1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_d1;
        else 
            sol_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sol_we0_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_we0, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we0, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we0, grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sol_we0 <= grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_sol_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_we0 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_we0 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sol_we0 <= grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_sol_we0;
        else 
            sol_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sol_we1_assign_proc : process(ap_CS_fsm_state6, grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we1, grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sol_we1 <= grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_sol_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sol_we1 <= grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_sol_we1;
        else 
            sol_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
