# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../c2.comparator.srcs/sources_1/new/Compare2b.vhd" \
"../../../../c2.comparator.srcs/sources_1/new/Compare4b.vhd" \
"../../../../c2.comparator.srcs/sim_1/new/Compare4b_tb.vhd" \

# Do not sort compile order
nosort
