#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 27 20:00:47 2018
# Process ID: 21764
# Current directory: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8928 C:\Users\MikeL\Desktop\Wei Cheng_lab4\lab4\lab4.xpr
# Log file: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/vivado.log
# Journal file: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mul2.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mul2.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mul2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mul2.v}}
file delete -force {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mul2.v}
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v}}
update_compile_order -fileset sources_1
launch_simulation
source cpu_design_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source cpu_design_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v}}
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close [ open {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v} w ]
add_files {{C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v}}
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_design_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
launch_simulation
source cpu_design_tb.tcl
close_sim
