<html xmlns:fn="http://www.w3.org/2005/xpath-functions">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Examples Development Studio</title>
<link rel="stylesheet" href=".common/docs/shared.css" type="text/css">
</head>
<body>
<div id="content_container">
<h1>Examples - ArmÂ®Development Studio</h1>
<p class="para"><p class="para">
        Development Studio provides a selection of examples to help you get started.
        The examples are provided in zip files that are located in the 'examples' folder in the Development Studio installation.  See <a href="install.html">installation instructions</a> for information about installing the examples.
        The following examples are available:
    </p></p>
<h2>Armv9 Bare-Metal</h2>
<div class="larger">
            Bare-metal software examples for Armv9 that illustrate compilation with Arm Compiler 6 and bare-metal debug with the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\Bare-metal_examples_Armv9.zip</span>.
        </div>
<ul>
        
        
        
        
        
        
        
        
        
    <li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-A510MP_AC6/readme.html">Cortex-A510 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A510 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-A510x1_AC6/readme.html">Cortex-A510 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A510 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-A710MP_AC6/readme.html">Cortex-A710 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A710 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-A710x1_AC6/readme.html">Cortex-A710 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A710 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-X2MP_AC6/readme.html">Cortex-X2 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-X2 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Cortex-X2x1_AC6/readme.html">Cortex-X2 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-X2 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv9-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/fireworks_Cortex-A510/readme.html">Fireworks bare-metal Cortex-A510 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-A510 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/fireworks_Cortex-A710/readme.html">Fireworks bare-metal Cortex-A710 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-A710 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/fireworks_Cortex-X2/readme.html">Fireworks bare-metal Cortex-X2 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-X2 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
</ul>
<h2>Armv8 Bare-Metal</h2>
<div class="larger">
            Bare-metal software examples for Armv8 that illustrate compilation with Arm Compiler for Embedded 6 and bare-metal debug with the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\Bare-metal_examples_Armv8.zip</span>.
        </div>
<ul>
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
    <li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-A_AArch64_AC6/readme.html">Armv8-A SMP AArch64 Startup Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This is a multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Armv8-A_AArch64_AC6/readme.html">Armv8-A SMP AArch64 Startup Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This is a multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-A_AArch64_GCC/readme.html">Armv8-A SMP AArch64 Startup Code for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This is a multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with GCC for bare-metal targets and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-A_AArch64_with_AArch32_EL0_app_AC6/readme.html">Armv8-A SMP AArch64 Startup Code with AArch32 EL0 application for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This is a multi-core (SMP) bare-metal startup code example for Armv8-A that initializes the system in AArch64 EL3 then launches an AArch32 application in EL0.  It also demonstrates the use of HLT-based semihosting.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-A_AArch64_with_AArch32_EL0_app_GCC/readme.html">Armv8-A SMP AArch64 Startup Code with AArch32 EL0 application for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This is a multi-core (SMP) bare-metal startup code example for Armv8-A that initializes the system in AArch64 EL3 then launches an AArch32 application in EL0.  It also demonstrates the use of HLT-based semihosting.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-Ax1_AC6/readme.html">Armv8-A Single-core Startup Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">Armv8-A single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v9/startup_Armv8-Ax1_AC6/readme.html">Armv8-A Single-core Startup Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">Armv8-A single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-Ax1_GCC/readme.html">Armv8-A Single-core Startup Code for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">Armv8-A single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with GCC for bare-metal targets and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/Armv8-M_security/readme.html">Armv8-M bare-metal example for Arm Compiler for Embedded 6 showing Security Extensions support</a></p>
<p class="para">
        <div class="para">This example demonstrates the support for Armv8-M (Cortex-M23 and Cortex-M33) and its Security Extensions in Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/Armv8.1-M_PACBTI/readme.html">Armv8.1-M bare-metal example for Arm Compiler for Embedded 6 showing PACBTI support</a></p>
<p class="para">
        <div class="para">This example demonstrates the support for the Armv8.1-M Pointer Authentication and Branch Target Identification (PACBTI) Extension in Arm Compiler for Embedded 6, the Cortex-M85 FVP model and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A55_Cortex-A75/readme.html">Armv8.2-A Cortex-A55/Cortex-A75 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">This is a Armv8.2-A AArch64 multi-core (SMP) bare-metal startup code example for Cortex-A55/Cortex-A75 processors written in C and assembler that builds with Arm Compiler for Embedded 6 and runs on the Cortex-A55/Cortex-A75 FVP models.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A55_Cortex-A76/readme.html">Armv8.2-A Cortex-A55/Cortex-A76 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">This is a Armv8.2-A AArch64 multi-core (SMP) bare-metal startup code example for Cortex-A55/Cortex-A76 processors written in C and assembler that builds with Arm Compiler for Embedded 6 and runs on the Cortex-A55/Cortex-A76 FVP models.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/Armv8.6-A_matmul_bfloat16/readme.html">Armv8.6-A Matrix Multiply bfloat16 example</a></p>
<p class="para">
        <div class="para">A simple bfloat16 Matrix Multiply example using the BFMMLA instruction in Armv8.6-A, generated from compiler intrinsics by Arm Compiler for Embedded 6.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/calendar_Armv8-A_AC6/readme.html">Calendar bare-metal example for Armv8-A and Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example illustrates debugging a simple Armv8-A bare-metal calendar application that contains a logic error.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/calendar_Armv8-A_GCC/readme.html">Calendar bare-metal example for Armv8-A and GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This example illustrates debugging a simple Armv8-A bare-metal calendar application that contains a logic error.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A32_AC6/readme.html">Cortex-A32 Startup Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A32 (AArch32 only) processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A32_GCC/readme.html">Cortex-A32 Startup Code for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A32 (AArch32 only) processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A35MP_AC6/readme.html">Cortex-A35 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A35 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A35x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A35x1_AC6/readme.html">Cortex-A35 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A35 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A53MP_AC6/readme.html">Cortex-A53 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A53 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A53x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A53x1_AC6/readme.html">Cortex-A53 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A53 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A57MP_AC6/readme.html">Cortex-A57 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A57 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A57x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A57x1_AC6/readme.html">Cortex-A57 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A57 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A65_AC6/readme.html">Cortex-A65 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">This is a AArch64 multi-core (SMP) bare-metal startup code example for Cortex-A65 processors written in C and assembler that builds with Arm Compiler for Embedded 6 and runs on the Cortex-A65 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A72MP_AC6/readme.html">Cortex-A72 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A72 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A72x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A72x1_AC6/readme.html">Cortex-A72 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A72 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A73MP_AC6/readme.html">Cortex-A73 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A73 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A73x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A73x1_AC6/readme.html">Cortex-A73 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A73 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A76MP_AC6/readme.html">Cortex-A76 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A76 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.
        Note: A Cortex-A76x4 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A76x1_AC6/readme.html">Cortex-A76 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A76 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A77MP_AC6/readme.html">Cortex-A77 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A77 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A77x1_AC6/readme.html">Cortex-A77 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A77 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A78MP_AC6/readme.html">Cortex-A78 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A78 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-A78x1_AC6/readme.html">Cortex-A78 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-A78 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/Cortex-M55/readme.html">Cortex-M55 bare-metal example for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example demonstrates the support for Cortex-M55, Armv8.1-M and M-Profile Vector Extension (MVE) in Arm Compiler for Embedded 6, the Cortex-M55 FVP model and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-M85/readme.html">Cortex-M85 bare-metal example for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example demonstrates the support for Cortex-M85, Armv8.1-M, M-Profile Vector Extension (MVE) and PACBTI in Arm Compiler for Embedded 6, the Cortex-M85 FVP model and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-R52/readme.html">Cortex-R52 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R52 processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-R82/readme.html">Cortex-R82 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R82 processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-X1MP_AC6/readme.html">Cortex-X1 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-X1 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Cortex-X1x1_AC6/readme.html">Cortex-X1 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Cortex-X1 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Armv8-A-FVP_AC6/readme.html">Fireworks bare-metal Armv8-A SMP example for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8-A SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Armv8-A-FVP_GCC/readme.html">Fireworks bare-metal Armv8-A SMP example for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8-A SMP bare-metal applications with GCC for bare-metal targets and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Armv8-Ax1-FVP_AC6/readme.html">Fireworks bare-metal Armv8-A single-core example for Arm Compiler for Embedded 6 and Armv8-Ax1 FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8-A single-core bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Armv8-Ax1-FVP_GCC/readme.html">Fireworks bare-metal Armv8-A single-core example for GCC for bare-metal targets and Armv8-Ax1 FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8-A bare-metal applications with GCC for bare-metal targets and the Debugger.  </div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-A55_Cortex-A75/readme.html">Fireworks bare-metal Armv8.2-A SMP example for Arm Compiler for Embedded 6 and Cortex-A55/Cortex-A75 FVP models</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8.2-A SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-A55_Cortex-A76/readme.html">Fireworks bare-metal Armv8.2-A SMP example for Arm Compiler for Embedded 6 and Cortex-A55/Cortex-A76 FVP models</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv8.2-A SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-A65/readme.html">Fireworks bare-metal Cortex-A65 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-A65 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-A77/readme.html">Fireworks bare-metal Cortex-A77 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-A77 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-A78/readme.html">Fireworks bare-metal Cortex-A78 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-A78 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Cortex-X1/readme.html">Fireworks bare-metal Cortex-X1 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Cortex-X1 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Neoverse_E1/readme.html">Fireworks bare-metal Neoverse E1 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Neoverse E1 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Neoverse_N1/readme.html">Fireworks bare-metal Neoverse N1 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Neoverse N1 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Neoverse_N2/readme.html">Fireworks bare-metal Neoverse N2 example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Neoverse N2 bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/fireworks_Neoverse_V1/readme.html">Fireworks bare-metal Neoverse V1 SMP example for Arm Compiler for Embedded 6 and FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Neoverse V1 SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_E1/readme.html">Neoverse E1 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">This is a AArch64 multi-core (SMP) bare-metal startup code example for Neoverse E1 processors written in C and assembler that builds with Arm Compiler for Embedded 6 and runs on the Neoverse E1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_N1/readme.html">Neoverse N1 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">This is a AArch64 multi-core (SMP) bare-metal startup code example for Neoverse N1 processors written in C and assembler that builds with Arm Compiler for Embedded 6 and runs on the Neoverse N1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_N2MP/readme.html">Neoverse N2 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Neoverse N2 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_N2x1/readme.html">Neoverse N2 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Neoverse N2 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_V1MP/readme.html">Neoverse V1 Multi-core (SMP) Startup Code</a></p>
<p class="para">
        <div class="para">Neoverse V1 multi-core (SMP) startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Neoverse_V1x1/readme.html">Neoverse V1 Single-core Startup Code</a></p>
<p class="para">
        <div class="para">Neoverse V1 single-core startup code example for AArch64, written in C and assembler, to demonstrate support for building and debugging Armv8-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/PMU_AArch64/readme.html">PMUv3 example for Armv8-A and Arm Compiler for Embedded 6 or GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">An example showing how to configure and read the PMU counters for Armv8-A bare-metal applications with Arm Compiler for Embedded 6 or GCC for bare-metal targets and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/Raspberry-Pi-3_RAM/readme.html">Raspberry Pi 3 RAM-based Hello World Example</a></p>
<p class="para">
        <div class="para">This example shows basic connection and debug illustrated by a simple bare-metal semihosted "hello world" example application loaded into on-chip RAM.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/STM_Juno/readme.html">STM (System Trace Macrocell) and Event Viewer Example for Arm Compiler for Embedded 6 and Arm Juno platform</a></p>
<p class="para">
        <div class="para">This example illustrates the use of STM (System Trace Macrocell) on the Arm Juno platform and the Debugger's Event Viewer.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v8/startup_Armv8-A_GICv2/readme.html">Startup Code for Armv8-A targets with GICv2 (e.g. Juno)</a></p>
<p class="para">
        <div class="para">This is a bare-metal SMP startup code example that runs on Armv8-A targets with GICv2, such as Arm Juno and LogicTile Express platforms.</div>
    </p>
</li>
</ul>
<h2>Armv7 Bare-Metal</h2>
<div class="larger">
            Bare-metal software examples for Armv7 that illustrate compilation with Arm Compiler for Embedded 6 and bare-metal debug with the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\Bare-metal_examples_Armv7.zip</span>.
        </div>
<ul>
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
        
    <li>
<p class="bold"><a href="./baremetal_v7/calendar_Armv7-A_AC6/readme.html">Calendar Bare-metal Example for Armv7-A and Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example illustrates debugging a simple bare-metal calendar application that contains a logic error.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/calendar_Armv7-A_GCC/readme.html">Calendar Bare-metal Example for Armv7-A and GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This example illustrates debugging a simple bare-metal calendar application that contains a logic error.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/optimization1_AC6/readme.html">Compiler Optimization 1, with Arm Compiler for Embedded 6 - Basics</a></p>
<p class="para">
		<div class="para">This example introduces some basic code size and performance optimization and measurement techniques for application software
        using Arm Compiler for Embedded 6, and is illustrated by a simple bare-metal semihosted "sorts" example application.</div>
	</p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/optimization2_AC6/readme.html">Compiler Optimization 2, with Arm Compiler for Embedded 6 - Additional Techniques</a></p>
<p class="para">
        <div class="para">This example introduces some additional optimization techniques for application software using Arm Compiler for Embedded 6, including Link Time Optimization (LTO), floating point and NEON auto-vectorization.  It also describes some ways to estimate and reduce Stack and Heap usage.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/optimization3_AC6/readme.html">Compiler Optimization 3, with Arm Compiler for Embedded 6 - NEON auto-vectorization of bare-metal Fireworks example</a></p>
<p class="para">
        <div class="para">This example demonstrates NEON auto-vectorization of the bare-metal Fireworks example using Arm Compiler for Embedded 6, and shows ways of modifying parts of the source code to take better advantage of NEON auto-vectorization and ways of measuring the performance gains of NEON auto-vectorization.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A5MPCore_AC6/readme.html">Cortex-A5MPCore Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A5MPCore processor, including vector table, exception handlers, MMU, cache, FPU/NEON, SCU and GIC initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A7_AC6/readme.html">Cortex-A7 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A7 processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A7_STM32MP15x/readme.html">Cortex-A7 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A7 processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A7MPCore_AC6/readme.html">Cortex-A7MPCore Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A7MPCore processor, including vector table, exception handlers, MMU, cache, FPU/NEON and GIC initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A9_AC6/readme.html">Cortex-A9 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A9 processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A9_GCC/readme.html">Cortex-A9 Startup Example Code for GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A9 processor, including vector table, exception handlers, MMU, cache, FPU/NEON initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-A9MPCore_AC6/readme.html">Cortex-A9MPCore Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-A9MPCore processor, including vector table, exception handlers, MMU, cache, FPU/NEON, L2 Cache Controller, SCU and GIC initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M0_AC6/readme.html">Cortex-M0 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M0 processor, including vector table, SysTick timer, and interrupt handler, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.  To minimize code size, it is linked with the small-footprint "microlib" library instead of the default C library.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M0+_AC6/readme.html">Cortex-M0+ Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M0+ processor, including vector table, SysTick timer, and interrupt handler, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.  To minimize code size, it is linked with the small-footprint "microlib" library instead of the default C library.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M1_AC6/readme.html">Cortex-M1 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M1 processor, including vector table, SysTick timer, and interrupt handler, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.  To minimize code size, it is linked with the small-footprint "microlib" library instead of the default C library.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M3_AC6/readme.html">Cortex-M3 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M3 processor, including vector table, SysTick timer, interrupt handler, and MPU initialization, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M4_AC6/readme.html">Cortex-M4 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M4 processor, including vector table, SysTick timer, interrupt handler, and MPU initialization, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M4_STM32MP15x/readme.html">Cortex-M4 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M4 processor, including vector table, SysTick timer, interrupt handler, and MPU initialization, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-M7_AC6/readme.html">Cortex-M7 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-M7 processor, including vector table, SysTick timer, interrupt handler, cache and MPU initialization, all written in C, and is illustrated by a simple semihosted "Hello World" and example sorting application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-R4_AC6/readme.html">Cortex-R4(F) Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R4(F) processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-R5_AC6/readme.html">Cortex-R5(F) Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R5(F) processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-R7_AC6/readme.html">Cortex-R7 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R7 processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/startup_Cortex-R8/readme.html">Cortex-R8 Startup Example Code for Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example shows the bare-metal startup code for the Cortex-R8 processor, including vector table, exception handlers, MPU, cache, TCM and FPU initialization, and is illustrated by a simple semihosted "sorts" example application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/fireworks_A9x1-FVP_AC6/readme.html">Fireworks Bare-metal Armv7-A Example for Arm Compiler for Embedded 6 and Cortex-A9x1 FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv7-A bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.  The example runs on the single core Cortex-A9x1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/fireworks_A9x1-FVP_GCC/readme.html">Fireworks Bare-metal Armv7-A Example for GCC for bare-metal targets and Cortex-A9x1 FVP model</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv7-A bare-metal applications with GCC for bare-metal targets and the Debugger.  The example runs on the single core Cortex-A9x1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/fireworks_A9-FVP_AC6/readme.html">Fireworks Bare-metal Armv7-A SMP Example for Arm Compiler for Embedded 6 and Cortex-A9x4 FVP model (or Cortex-A9x1 FVP model)</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv7-A SMP bare-metal applications with Arm Compiler for Embedded 6 and the Debugger.  The example runs on the multi-core Cortex-A9x4 FVP model.  The example can also run on the single core Cortex-A9x1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/fireworks_A9-FVP_GCC/readme.html">Fireworks Bare-metal Armv7-A SMP Example for GCC for bare-metal targets and Cortex-A9x4 FVP model (or Cortex-A9x1 FVP model)</a></p>
<p class="para">
        <div class="para">Fireworks example to demonstrate support for building and debugging Armv7-A SMP bare-metal applications with GCC for bare-metal targets and the Debugger.  The example runs on the multi-core Cortex-A9x4 FVP model.  The example can also run on the single core Cortex-A9x1 FVP model.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/smp_primes_ITM_AC6/readme.html">ITM and Event Viewer Example for Arm Compiler for Embedded 6 and Versatile Express Cortex-A9x4</a></p>
<p class="para">
        <div class="para">This example illustrates the use of ITM in Cortex-A9 on Versatile Express and the Debugger's Event Viewer.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/ITM_Cortex-M4_MPS2/readme.html">ITM and Event Viewer Example for Cortex-M4 on MPS2</a></p>
<p class="para">
        <div class="para">This example illustrates the use of ITM in Cortex-M4 on MPS2 and the Debugger's Event Viewer.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/ITM_Cortex-M4_STM32MP15x/readme.html">ITM and Event Viewer Example for Cortex-M4 on ST STM32MP15x Evaluation board</a></p>
<p class="para">
        <div class="para">This example illustrates the use of ITM in Cortex-M4 on the STM32MP15x and the Debugger's Event Viewer.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/overlay_manager_auto/readme.html">Overlay Manager with Automatic Overlays Example</a></p>
<p class="para">
        <div class="para">Example overlay manager and application to illustrate the support for automatic overlays in Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/overlay_manager_manual/readme.html">Overlay Manager with Manual Overlays Example</a></p>
<p class="para">
        <div class="para">Example overlay manager and application to illustrate the support for manual overlays in Arm Compiler for Embedded 6 and the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/smp_primes_A9x4_GCC/readme.html">Prime Numbers SMP Example for Cortex-A9 targets (Cortex-A9x4 FVP model, Versatile Express Cortex-A9x4 and PandaBoard) and  GCC for bare-metal targets</a></p>
<p class="para">
        <div class="para">This example is intended to illustrate the symmetric multiprocessing (SMP) features of the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/smp_primes_A9x4_AC6/readme.html">Prime Numbers SMP Example for Cortex-A9 targets (Cortex-A9x4 FVP model, Versatile Express Cortex-A9x4 and PandaBoard) and Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example is intended to illustrate the symmetric multiprocessing (SMP) features of the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/smp_primes_R8x4_AC6/readme.html">Prime Numbers SMP Example for Cortex-R8 and Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example is intended to illustrate the symmetric multiprocessing (SMP) features of the Debugger.
        Note: A multi-core Cortex-R8 FVP model (available separately) is required to make full use of this example.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/STM_STM32MP15x/readme.html">STM (System Trace Macrocell) and Event Viewer Example for Arm Compiler for Embedded 6 and ST STM32MP15x platform</a></p>
<p class="para">
        <div class="para">This example illustrates the use of STM (System Trace Macrocell) on the ST STM32MP15x platform and the Debugger's Event Viewer.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./baremetal_v7/TrustZone_Cortex-A9_AC6/readme.html">TrustZone Example for Cortex-A9 and Arm Compiler for Embedded 6</a></p>
<p class="para">
        <div class="para">This example demonstrates the support for TrustZone in the Debugger, targeted at Versatile Express Cortex-A9x4 and Cortex-A9x1 FVP model.</div>
    </p>
</li>
</ul>
<h2>Linux Applications</h2>
<div class="larger">Arm Linux examples that illustrate compilation with GCC, debug, and performance analysis of C/C++ applications, shared libraries, and multi-threaded applications.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\Linux_examples.zip</span>.</div>
<ul>
        
        
        
        
        
        
        
    <li>
<p class="bold"><a href="./linux/hello_linux/readme.html">"Hello Linux" console application for Arm Linux</a></p>
<p class="para">
        <div class="para">This is a simple "Hello Linux" example that illustrates building a console application for Arm Linux.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/gnometris/readme.html">Arm Linux Application Development and Debug</a></p>
<p class="para">
        <div class="para">Development Studio provides tools that support Arm Linux application development and debug, including shared libraries.  This example, based on the "Gnometris" game, illustrates such support.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/kernel_module/readme.html">Debugging Kernel Modules</a></p>
<p class="para">
        <div class="para">A simple character device driver to illustrate the support for debug of Linux kernel modules.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/threads_v7A/readme.html">Debugging Multi-Threaded Armv7-A Linux Applications</a></p>
<p class="para">
        <div class="para">Threads example to illustrate support for debug of multi-threaded Armv7-A Linux applications.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/threads_v8A/readme.html">Debugging Multi-Threaded Armv8-A Linux Applications</a></p>
<p class="para">
        <div class="para">Threads example to illustrate support for debug of multi-threaded Armv8-A Linux applications.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/linux_kernel_debug_v8A/readme.html">Debugging the Armv8-A Linux Kernel</a></p>
<p class="para">
        <div class="para">This tutorial demonstrates debugging the Armv8-A Linux kernel with the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./linux/xaos/readme.html">Performance analysis of Arm Linux Applications using Streamline</a></p>
<p class="para">
        <div class="para">This example illustrates Streamline performance analysis, including annotation, using the example "Xaos" application.</div>
    </p>
</li>
</ul>
<h2>Armv7 Linux Distribution</h2>
<div class="larger">Optional package with source files, compatible headers and libraries, and prebuilt images for building and running the Linux Application examples on a Fixed Virtual Platform (FVP) model.  The package can be downloaded from the <a href="https://developer.arm.com/tools-and-software/embedded/legacy-tools/ds-5-development-studio/downloads">Downloads page of developer.arm.com</a>.</div>
<ul>
        
    <li>
<p class="bold"><a href="./linux/distribution/readme.html">Example Arm Linux Distribution for FVP Models</a></p>
<p class="para">
        <div class="para">Instructions for using the example Arm Linux distribution on FVP models.</div>
    </p>
</li>
</ul>
<h2>CoreSight Access Library</h2>
<div class="larger">
            The CoreSight Access Library is available as a github project at <a href="https://github.com/ARM-software/CSAL" title="External link"><i>https://github.com/ARM-software/CSAL</i></a>.  A recent snapshot of the library from github is located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\CoreSight_Access_Library.zip</span>.
        </div>
<ul>
        
    <li>
<p class="bold"><a href="./coresight/CoreSight_access/readme.html">CoreSight Access Library</a></p>
<p class="para">
        <div class="para">The CoreSight Access Library provides an API to enable user code to interact directly with CoreSight trace devices on your target.</div>
    </p>
</li>
</ul>
<h2>Scalable Vector Extension (SVE)</h2>
<div class="larger">
            Scalable Vector Extension (SVE) examples that illustrate compilation with Arm Compiler for Embedded 6 and bare-metal debug with the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\SVE_examples.zip</span>.
        </div>
<ul>
        
        
        
        
    <li>
<p class="bold"><a href="./sve/sve_array_subtract/readme.html">SVE array_subtract C example</a></p>
<p class="para">
        <div class="para">This example illustrates building and debugging a simple C application featuring Scalable Vector Extension (SVE) optimization.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./sve/sve_array_sum/readme.html">SVE array_sum C example</a></p>
<p class="para">
        <div class="para">This example illustrates building and debugging a simple C application containing floating point arithmetic, featuring Scalable Vector Extension (SVE) optimization.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./sve/sve_assembler/readme.html">SVE assembler example</a></p>
<p class="para">
        <div class="para">This example illustrates building and debugging a simple assembly application containing Scalable Vector Extension (SVE) instructions.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./sve/sve_inline_assembler/readme.html">SVE inline assembler example</a></p>
<p class="para">
        <div class="para">This example illustrates building and debugging a simple C application containing Scalable Vector Extension (SVE) inline assembler.</div>
    </p>
</li>
</ul>
<h2>Scalable Vector Extension 2 (SVE2)</h2>
<div class="larger">
            Scalable Vector Extension 2 (SVE2) examples that illustrate compilation with Arm Compiler for Embedded 6 and bare-metal debug with the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\SVE2_examples.zip</span>.
        </div>
<ul>
        
        
    <li>
<p class="bold"><a href="./sve2/sve2_matmul_f64/readme.html">SVE2 Matrix Multiply example</a></p>
<p class="para">
        <div class="para">A double-precision floating-point matrix multiply (vector length agnostic) example, showing a reference C implementation compared to an optimized version using compiler intrinsics to generate Scalable Vector Extension 2 (SVE2) instructions.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./sve2/sve2_skip_white_space/readme.html">SVE2 Skip White Space example</a></p>
<p class="para">
        <div class="para">A simple C application, showing the use of Scalable Vector Extension 2 (SVE2) assembler to perform "skip white space".</div>
    </p>
</li>
</ul>
<h2>RTX5 RTOS</h2>
<div class="larger">
            RTX5 RTOS examples for Armv7 and Armv8 that illustrate compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\RTX5_examples.zip</span>.
        </div>
<ul>
        
        
        
        
        
    <li>
<p class="bold"><a href="./rtx5/RTX5_Cortex-A9_Blinky/readme.html">RTX5 RTOS example for Cortex-A9</a></p>
<p class="para">
        <div class="para">This example shows RTX5 RTOS on a Cortex-A9 processor, compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./rtx5/RTX5_Cortex-M23_Blinky/readme.html">RTX5 RTOS example for Cortex-M23</a></p>
<p class="para">
        <div class="para">This example shows RTX5 RTOS on a Cortex-M23 processor, compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./rtx5/RTX5_Cortex-M3_Blinky/readme.html">RTX5 RTOS example for Cortex-M3</a></p>
<p class="para">
        <div class="para">This example shows RTX5 RTOS on a Cortex-M3 processor, compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./rtx5/RTX5_Cortex-M33_Blinky/readme.html">RTX5 RTOS example for Cortex-M33</a></p>
<p class="para">
        <div class="para">This example shows RTX5 RTOS on a Cortex-M33 processor, compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./rtx5/RTX5_Cortex-M55_Blinky/readme.html">RTX5 RTOS example for Cortex-M55</a></p>
<p class="para">
        <div class="para">This example shows RTX5 RTOS on a Cortex-M55 processor, compilation with Arm Compiler for Embedded 6 and OS awareness in the Debugger.</div>
    </p>
</li>
</ul>
<h2>Debug and Trace Services Layer (DTSL)</h2>
<div class="larger">
            Software examples for the Debugger's Debug and Trace Services Layer (DTSL).  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\DTSL_examples.zip</span>.
        </div>
<ul>
        
        
        
        
        
        
        
        
        
        
        
        
    <li>
<p class="bold"><a href="./dtsl/DTSLExampleConfigdb/readme.html">DTSL Example Configdb Example</a></p>
<p class="para">
        <div class="para">This directory contains the Debugger configdb entries used/referenced by the DTSL examples.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLJavaExample/readme.html">DTSL Java Example</a></p>
<p class="para">
        <div class="para">This is an example of how to use DTSL in 'stand-alone' mode (i.e. outside of the Eclipse environment). DTSL is mainly written in Java and so can be used by either a Java program, as in this example, or by a Jython (Python for Java) program.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLPythonExample/readme.html">DTSL Jython Example</a></p>
<p class="para">
        <div class="para">This is an example of how to use DTSL in 'stand-alone' mode (i.e. outside of the Eclipse environment). DTSL is mainly written in Java and so can be used by either a Java program or, as in this example, by a Jython (Python for Java) program.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLJTAGSVF/readme.html">DTSL Jython JTAG SVF Example</a></p>
<p class="para">
        <div class="para">This is an example of how to use DSTREAM to process Serial Vector Format (SVF) files and SVF statements.  This uses DTSL to create a DSTREAM JTAG connection which is then used to interact with the JTAG SVF server on DSTREAM.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLShowDeviceRegisters/readme.html">DTSL Jython Show Registers Example</a></p>
<p class="para">
        <div class="para">This example stand alone DTSL program will connect to a platform and show you the set of available registers for one device within the platform.  What makes this example slightly more interesting than it first appears, is that because the example is simple it can attach to many platform types - including a models connection.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLProbeVcc/readme.html">DTSL Probe Vcc Example</a></p>
<p class="para">
        <div class="para">This is an example of a stand alone DTSL program which connects to a DSTREAM or ULINK unit and shows its configuration items and their current values. Some of these configuration items allow the identification of the probe connection currently in use along with the state of target Vcc.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLSTMDecode/readme.html">DTSL STM Decode Example</a></p>
<p class="para">
        <div class="para">This is an example of how to write your own STM processing scripts to decode the STM data streams, and to display Master IDs, Channel IDs and the data content.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLSTMFileDecodeExample/readme.html">DTSL STM File Decode Example</a></p>
<p class="para">
        <div class="para">This example shows how to decode STM trace data which has been captured into a file. The file data can be a DSTREAM/-ST/-PT/-HT buffer, an ETB buffer or just a raw STPv2 protocol stream.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLTraceDump/readme.html">DTSL Trace Dump Example</a></p>
<p class="para">
        <div class="para">This is an example of how you can dump a DTSL trace capture device's buffer to a disc file. The example has been written so that it may be used both as a stand alone DTSL program, or as a Debugger script.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLTraceStats/readme.html">DTSL Trace Stats Example</a></p>
<p class="para">
        <div class="para">This is an example of how one can process trace data using DTSL.  This uses DTSL to create a trace processing pipeline which identifies all ATB ID sources within the trace capture device.  This example can be run either stand alone or within a debug session.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLELA-500/readme.html">ELA-500 Use-case Scripts Example</a></p>
<p class="para">
        <div class="para">This is an example of how one can use DTSL to interact with an Arm CoreSight ELA-500 Embedded Logic Analyzer. This uses DTSL and Use-case Scripts to configure and control the ELA-500. This example must be run within a debug session.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./dtsl/DTSLELA-600/readme.html">ELA-600 Use-case Scripts Example</a></p>
<p class="para">
        <div class="para">This is an example of how one can use DTSL to interact with an Arm CoreSight ELA-600 Embedded Logic Analyzer. This uses DTSL and Use-case Scripts to configure and control the ELA-600. This example must be run within a debug session.</div>
    </p>
</li>
</ul>
<h2>Jython</h2>
<div class="larger">
            Jython examples for the Debugger.  The examples are located in the archive file <span class="arg"><span class="repl">&lt;examples_directory&gt;</span>\Jython_examples.zip</span>.
        </div>
<ul>
        
        
        
        
        
    <li>
<p class="bold"><a href="./jython/jython_hash/readme.html">Jython MD5 Hash Example</a></p>
<p class="para">
        <div class="para">This example illustrates the use of a Jython script in the Debugger to generate an MD5 Hash on some data in memory.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./jython/jython_pmu/readme.html">Jython Performance Monitor Unit (PMU) Example</a></p>
<p class="para">
        <div class="para">This example illustrates the use of a Jython script in the Debugger to use the Performance Monitor Unit (PMU) to count
elapsed cycles, and user-defined events, between two points in program execution.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./jython/jython_progress/readme.html">Jython Progress Monitor Example</a></p>
<p class="para">
        <div class="para">This example illustrates the use of a Jython script in the Debugger with the Progress Monitor to keep the user updated.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./jython/jython_infostate/readme.html">Jython State Display Example</a></p>
<p class="para">
        <div class="para">This example illustrates the use of a Jython script in the Debugger to display the state (stack frame / execution context) of an application.</div>
    </p>
</li>
<li>
<p class="bold"><a href="./jython/jython_ttd/readme.html">Jython Translation Table Decoder Example</a></p>
<p class="para">
        <div class="para">This example illustrates the use of a Jython script in the Debugger to decode and display the contents of the Translation Tables used by the Memory Management Unit (MMU) in a target.</div>
    </p>
</li>
</ul>
</div>
<div class="double_dotted_divider"></div>
<div class="footer">CopyrightÂ©Â 2010-2022 Arm Limited (or its affiliates). All rights reserved.</div>
</body>
</html>
