0.6
2018.3
Dec  7 2018
00:33:28
E:/demo/Mizair/7020/HLS/Lab10_HLS_ConerDetect/CornerDetect/solution1/sim/verilog/glbl.v,1544155481,systemVerilog,,,,glbl,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
