

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc11'
================================================================
* Date:           Thu Oct 13 07:49:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.708 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       28|   301235|  0.140 us|  1.506 ms|   28|  301235|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_91_1_U0  |dataflow_in_loop_VITIS_LOOP_91_1  |       30|      204|  0.150 us|  1.020 us|    5|   28|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_91_1  |       27|   301234|  33 ~ 207|          -|          -|  0 ~ 10752|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     444|     102|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       28|   120|   10879|   10509|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      64|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       28|   120|   11387|   10629|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     6|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_91_1_U0  |dataflow_in_loop_VITIS_LOOP_91_1  |       28|  120|  10879|  10509|    0|
    +-------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                  |       28|  120|  10879|  10509|    0|
    +-------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  34|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  34|          32|           1|
    |bound_minus_1               |         -|   0|  148|  34|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 102|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|n                          |   in|   32|     ap_none|                            n|        scalar|
|c_ifmap_col_op_st_dout     |   in|   32|     ap_fifo|            c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_empty_n  |   in|    1|     ap_fifo|            c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_read     |  out|    1|     ap_fifo|            c_ifmap_col_op_st|       pointer|
|p_read                     |   in|   32|     ap_none|                       p_read|        scalar|
|p_read_ap_vld              |   in|    1|     ap_none|                       p_read|        scalar|
|c_fft_row_op_st_din        |  out|   32|     ap_fifo|              c_fft_row_op_st|       pointer|
|c_fft_row_op_st_full_n     |   in|    1|     ap_fifo|              c_fft_row_op_st|       pointer|
|c_fft_row_op_st_write      |  out|    1|     ap_fifo|              c_fft_row_op_st|       pointer|
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc11|  return value|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

