Release 11.4 - xst L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: vga_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_control"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : vga_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : vga_control.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : { "ipcore_dir" }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Architecture implementation of Entity or_muxcy is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Architecture family_support of Entity family_support is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Architecture imp of Entity counter_f is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Architecture imp of Entity pselect_f is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Architecture imp of Entity or_gate128 is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Architecture ipif_pkg of Entity ipif_pkg is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Architecture imp of Entity plb_address_decoder is up to date.
Compiling vhdl file "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/devl/projnav/ipcore_dir/AlphaBlendingMultiplier.vhd" in Library work.
Architecture alphablendingmultiplier_a of Entity alphablendingmultiplier is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Architecture implementation of Entity plb_slave_attachment is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_01_a.
Architecture implementation of Entity interrupt_control is up to date.
Compiling vhdl file "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Architecture implementation of Entity plbv46_slave_single is up to date.
Compiling vhdl file "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" in Library vga_control_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/vga_control.vhd" in Library vga_control_v1_00_a.
Architecture imp of Entity vga_control is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_control> in library <vga_control_v1_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <interrupt_control> in library <interrupt_control_v2_01_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4

Analyzing hierarchy for entity <user_logic> in library <vga_control_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_INTR = 2
	C_NUM_REG = 22
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <vga_control> in library <vga_control_v1_00_a> (Architecture <imp>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/vga_control.vhd" line 500: Unconnected output port 'Intr2Bus_Retry' of component 'interrupt_control'.
WARNING:Xst:753 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/vga_control.vhd" line 500: Unconnected output port 'Intr2Bus_ToutSup' of component 'interrupt_control'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <vga_control> analyzed. Unit <vga_control> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
INFO:Xst:1561 - "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (32,16)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <pselect_f.20> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"
Entity <pselect_f.20> analyzed. Unit <pselect_f.20> generated.

Analyzing generic Entity <pselect_f.21> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"
Entity <pselect_f.21> analyzed. Unit <pselect_f.21> generated.

Analyzing generic Entity <pselect_f.22> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"
Entity <pselect_f.22> analyzed. Unit <pselect_f.22> generated.

Analyzing generic Entity <pselect_f.23> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"
Entity <pselect_f.23> analyzed. Unit <pselect_f.23> generated.

Analyzing generic Entity <pselect_f.24> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"
Entity <pselect_f.24> analyzed. Unit <pselect_f.24> generated.

Analyzing generic Entity <pselect_f.25> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"
Entity <pselect_f.25> analyzed. Unit <pselect_f.25> generated.

Analyzing generic Entity <pselect_f.26> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"
Entity <pselect_f.26> analyzed. Unit <pselect_f.26> generated.

Analyzing generic Entity <pselect_f.27> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"
Entity <pselect_f.27> analyzed. Unit <pselect_f.27> generated.

Analyzing generic Entity <pselect_f.28> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"
Entity <pselect_f.28> analyzed. Unit <pselect_f.28> generated.

Analyzing generic Entity <pselect_f.29> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"
Entity <pselect_f.29> analyzed. Unit <pselect_f.29> generated.

Analyzing generic Entity <pselect_f.30> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11100"
	C_FAMILY = "nofamily"
Entity <pselect_f.30> analyzed. Unit <pselect_f.30> generated.

Analyzing generic Entity <pselect_f.31> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11101"
	C_FAMILY = "nofamily"
Entity <pselect_f.31> analyzed. Unit <pselect_f.31> generated.

Analyzing generic Entity <pselect_f.32> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11110"
	C_FAMILY = "nofamily"
Entity <pselect_f.32> analyzed. Unit <pselect_f.32> generated.

Analyzing generic Entity <pselect_f.33> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11111"
	C_FAMILY = "nofamily"
Entity <pselect_f.33> analyzed. Unit <pselect_f.33> generated.

Analyzing generic Entity <pselect_f.34> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"
Entity <pselect_f.34> analyzed. Unit <pselect_f.34> generated.

Analyzing generic Entity <pselect_f.35> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"
Entity <pselect_f.35> analyzed. Unit <pselect_f.35> generated.

Analyzing generic Entity <pselect_f.36> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"
Entity <pselect_f.36> analyzed. Unit <pselect_f.36> generated.

Analyzing generic Entity <pselect_f.37> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"
Entity <pselect_f.37> analyzed. Unit <pselect_f.37> generated.

Analyzing generic Entity <pselect_f.38> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"
Entity <pselect_f.38> analyzed. Unit <pselect_f.38> generated.

Analyzing generic Entity <pselect_f.39> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"
Entity <pselect_f.39> analyzed. Unit <pselect_f.39> generated.

Analyzing generic Entity <pselect_f.40> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"
Entity <pselect_f.40> analyzed. Unit <pselect_f.40> generated.

Analyzing generic Entity <pselect_f.41> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"
Entity <pselect_f.41> analyzed. Unit <pselect_f.41> generated.

Analyzing generic Entity <pselect_f.42> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"
Entity <pselect_f.42> analyzed. Unit <pselect_f.42> generated.

Analyzing generic Entity <pselect_f.43> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"
Entity <pselect_f.43> analyzed. Unit <pselect_f.43> generated.

Analyzing generic Entity <pselect_f.44> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"
Entity <pselect_f.44> analyzed. Unit <pselect_f.44> generated.

Analyzing generic Entity <pselect_f.45> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"
Entity <pselect_f.45> analyzed. Unit <pselect_f.45> generated.

Analyzing generic Entity <pselect_f.46> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"
Entity <pselect_f.46> analyzed. Unit <pselect_f.46> generated.

Analyzing generic Entity <pselect_f.47> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"
Entity <pselect_f.47> analyzed. Unit <pselect_f.47> generated.

Analyzing generic Entity <pselect_f.48> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"
Entity <pselect_f.48> analyzed. Unit <pselect_f.48> generated.

Analyzing generic Entity <pselect_f.49> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"
Entity <pselect_f.49> analyzed. Unit <pselect_f.49> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 2
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <interrupt_control> in library <interrupt_control_v2_01_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <user_logic> in library <vga_control_v1_00_a> (Architecture <IMP>).
	C_NUM_INTR = 2
	C_NUM_REG = 22
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:819 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" line 702: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <slv_screen_control>, <slv_background_colour>, <slv_canvas0_address>, <slv_canvas0_width>, <slv_canvas0_height>, <slv_copperlist_address>, <slv_canvas1_address>, <slv_canvas1_width>, <slv_canvas1_height>, <slv_viewport0_width>, <slv_viewport0_height>, <slv_viewport0_sx>, <slv_viewport0_sy>, <slv_viewport0_cx>, <slv_viewport0_cy>, <slv_viewport1_width>, <slv_viewport1_height>, <slv_viewport1_sx>, <slv_viewport1_sy>, <slv_viewport1_cx>, <slv_viewport1_cy>, <slv_viewport1_alpha>
WARNING:Xst:2211 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" line 834: Instantiating black box module <AlphaBlendingMultiplier>.
WARNING:Xst:2211 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" line 842: Instantiating black box module <AlphaBlendingMultiplier>.
WARNING:Xst:2211 - "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" line 850: Instantiating black box module <AlphaBlendingMultiplier>.
INFO:Xst:2679 - Register <slv_viewport0_cx> in unit <user_logic> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slv_viewport1_cx> in unit <user_logic> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <copper_green> in unit <user_logic> has a constant value of 00000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <copper_blue> in unit <user_logic> has a constant value of 00000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <VFBC0_Cmd_Data<31>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <VFBC1_Cmd_Data<31>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcl_viewport0_cx> in unit <user_logic> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcl_viewport1_cx> in unit <user_logic> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_control>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<1:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trans_reg_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_lvl_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_pending_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_enable_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_interrupt_or> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 2-bit register for signal <ip_irpt_enable_reg>.
    Found 2-bit register for signal <ip_irpt_status_reg>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_1$xor0000> created at line 733.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 1-bit register for signal <irpt_rdack_d1>.
    Found 1-bit register for signal <irpt_wrack_d1>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_19> synthesized.


Synthesizing Unit <pselect_f_20>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_20> synthesized.


Synthesizing Unit <pselect_f_21>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_21> synthesized.


Synthesizing Unit <pselect_f_22>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_22> synthesized.


Synthesizing Unit <pselect_f_23>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_23> synthesized.


Synthesizing Unit <pselect_f_24>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_24> synthesized.


Synthesizing Unit <pselect_f_25>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_25> synthesized.


Synthesizing Unit <pselect_f_26>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_26> synthesized.


Synthesizing Unit <pselect_f_27>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_27> synthesized.


Synthesizing Unit <pselect_f_28>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_28> synthesized.


Synthesizing Unit <pselect_f_29>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_29> synthesized.


Synthesizing Unit <pselect_f_30>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_30> synthesized.


Synthesizing Unit <pselect_f_31>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_31> synthesized.


Synthesizing Unit <pselect_f_32>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_32> synthesized.


Synthesizing Unit <pselect_f_33>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_33> synthesized.


Synthesizing Unit <pselect_f_34>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_34> synthesized.


Synthesizing Unit <pselect_f_35>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_35> synthesized.


Synthesizing Unit <pselect_f_36>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_36> synthesized.


Synthesizing Unit <pselect_f_37>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_37> synthesized.


Synthesizing Unit <pselect_f_38>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_38> synthesized.


Synthesizing Unit <pselect_f_39>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_39> synthesized.


Synthesizing Unit <pselect_f_40>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_40> synthesized.


Synthesizing Unit <pselect_f_41>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_41> synthesized.


Synthesizing Unit <pselect_f_42>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_42> synthesized.


Synthesizing Unit <pselect_f_43>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_43> synthesized.


Synthesizing Unit <pselect_f_44>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_44> synthesized.


Synthesizing Unit <pselect_f_45>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_45> synthesized.


Synthesizing Unit <pselect_f_46>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_46> synthesized.


Synthesizing Unit <pselect_f_47>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_47> synthesized.


Synthesizing Unit <pselect_f_48>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_48> synthesized.


Synthesizing Unit <pselect_f_49>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_49> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:1305 - Output <VFBC1_Wd_End_Burst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Wd_Reset> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Clk> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Rd_Reset> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Cmd_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Flush> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Rd_Almost_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Clk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Rd_Almost_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Flush> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Cmd_Idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Data_BE> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <VFBC0_Cmd_Idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Write> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Wd_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Write> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Wd_Reset> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Rd_Reset> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Wd_End_Burst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Cmd_End> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Wd_Data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <VFBC0_Cmd_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Cmd_End> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Wd_Data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <VFBC1_Rd_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Data_BE> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <viewport1_address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vfbc_reset<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slv_screen_control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_width<0:17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_sy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_sx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_height<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_cy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport1_cx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_width<0:17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_sy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_sx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_height<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_cy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_viewport0_cx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_copperlist_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas1_width<0:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas1_height> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas1_address<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas0_width<0:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas0_height> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_canvas0_address<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <lcl_viewport1_alpha<5>> equivalent to <lcl_viewport1_alpha<0>> has been removed
    Register <lcl_viewport1_alpha<6>> equivalent to <lcl_viewport1_alpha<1>> has been removed
    Register <lcl_viewport1_alpha<7>> equivalent to <lcl_viewport1_alpha<2>> has been removed
    Register <lcl_viewport1_alpha<8>> equivalent to <lcl_viewport1_alpha<3>> has been removed
    Register <lcl_viewport1_alpha<9>> equivalent to <lcl_viewport1_alpha<4>> has been removed
    Register <lcl_viewport1_alphainv<5>> equivalent to <lcl_viewport1_alphainv<0>> has been removed
    Register <lcl_viewport1_alphainv<6>> equivalent to <lcl_viewport1_alphainv<1>> has been removed
    Register <lcl_viewport1_alphainv<7>> equivalent to <lcl_viewport1_alphainv<2>> has been removed
    Register <lcl_viewport1_alphainv<8>> equivalent to <lcl_viewport1_alphainv<3>> has been removed
    Register <lcl_viewport1_alphainv<9>> equivalent to <lcl_viewport1_alphainv<4>> has been removed
WARNING:Xst:737 - Found 32-bit latch for signal <viewport0_sy_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alphainv_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alphainv_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alphainv_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alphainv_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alphainv_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport1_sx_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport1_sx_begin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_layer_copper_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_viewport1_height>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport1_sy_begin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_viewport0_width>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_canvas0_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport0_sx_begin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alpha_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alpha_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alpha_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alpha_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_viewport1_alpha_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_viewport1_width>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport0_sy_begin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_canvas1_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_screen_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_canvas0_width>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport0_sx_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <viewport1_sy_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_timebased_dithering_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_viewport0_height>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <lcl_canvas1_width>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_layer_viewport0_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 15-bit latch for signal <lcl_background_colour>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lock_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lcl_layer_viewport1_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <vfbc0_rd_cmdstate_current>.
    Using one-hot encoding for signal <vfbc1_rd_cmdstate_current>.
    Found 31-bit register for signal <VFBC0_Cmd_Data<30:0>>.
    Found 1-bit register for signal <VFBC1_Rd_Read>.
    Found 1-bit register for signal <VFBC0_Rd_Read>.
    Found 1-bit register for signal <VGA_HSYNC>.
    Found 1-bit register for signal <VFBC0_Cmd_Write>.
    Found 1-bit register for signal <VFBC1_Cmd_Write>.
    Found 4-bit register for signal <VGA_B>.
    Found 4-bit register for signal <VGA_G>.
    Found 4-bit register for signal <VGA_R>.
    Found 1-bit register for signal <VGA_VSYNC>.
    Found 31-bit register for signal <VFBC1_Cmd_Data<30:0>>.
    Found 4-bit register for signal <cathode_blue>.
    Found 4-bit register for signal <cathode_green>.
    Found 4-bit register for signal <cathode_red>.
    Found 1-bit register for signal <clk_25mhz>.
    Found 5-bit register for signal <copper_red>.
    Found 1-bit register for signal <copper_transparent>.
    Found 30-bit up counter for signal <counter>.
    Found 1-bit register for signal <even_odd_trigger<0>>.
    Found 20-bit adder for signal <f0$add0000> created at line 892.
    Found 20-bit adder for signal <f0$addsub0000> created at line 890.
    Found 20-bit adder for signal <f0$addsub0001> created at line 891.
    Found 10x10-bit multiplier for signal <f0$mult0000> created at line 889.
    Found 20-bit adder for signal <f00$add0000> created at line 946.
    Found 20-bit adder for signal <f00$addsub0000> created at line 944.
    Found 20-bit adder for signal <f00$addsub0001> created at line 945.
    Found 10x10-bit multiplier for signal <f00$mult0000> created at line 943.
    Found 20-bit adder for signal <f01$add0000> created at line 1000.
    Found 20-bit adder for signal <f01$addsub0000> created at line 998.
    Found 20-bit adder for signal <f01$addsub0001> created at line 999.
    Found 10x10-bit multiplier for signal <f01$mult0000> created at line 997.
    Found 4-bit adder for signal <hi_blue$addsub0000> created at line 1007.
    Found 4-bit adder for signal <hi_green$addsub0000> created at line 953.
    Found 4-bit adder for signal <hi_red$addsub0000> created at line 899.
    Found 31-bit up counter for signal <horz_dsp>.
    Found 10-bit up counter for signal <horz_pxl>.
    Found 31-bit comparator greatequal for signal <horz_pxl$cmp_ge0000> created at line 759.
    Found 31-bit comparator greatequal for signal <horz_pxl$cmp_ge0001> created at line 758.
    Found 31-bit comparator less for signal <horz_pxl$cmp_lt0000> created at line 759.
    Found 31-bit comparator less for signal <horz_pxl$cmp_lt0001> created at line 758.
    Found 2-bit register for signal <intr_counter>.
    Found 30-bit adder for signal <intr_counter$addsub0000> created at line 659.
    Found 5-bit adder for signal <lcl_viewport1_alphainv_0_4$sub0000> created at line 738.
    Found 1-bit register for signal <lock0<0>>.
    Found 1-bit register for signal <lock1<0>>.
    Found 32-bit register for signal <slv_background_colour>.
    Found 32-bit register for signal <slv_canvas0_address>.
    Found 32-bit register for signal <slv_canvas0_height>.
    Found 32-bit register for signal <slv_canvas0_width>.
    Found 32-bit register for signal <slv_canvas1_address>.
    Found 32-bit register for signal <slv_canvas1_height>.
    Found 32-bit register for signal <slv_canvas1_width>.
    Found 32-bit register for signal <slv_copperlist_address>.
    Found 31-bit register for signal <slv_screen_control<1:31>>.
    Found 32-bit register for signal <slv_viewport0_cy>.
    Found 32-bit register for signal <slv_viewport0_height>.
    Found 32-bit register for signal <slv_viewport0_sx>.
    Found 32-bit register for signal <slv_viewport0_sy>.
    Found 32-bit register for signal <slv_viewport0_width>.
    Found 32-bit register for signal <slv_viewport1_alpha>.
    Found 32-bit register for signal <slv_viewport1_cy>.
    Found 32-bit register for signal <slv_viewport1_height>.
    Found 32-bit register for signal <slv_viewport1_sx>.
    Found 32-bit register for signal <slv_viewport1_sy>.
    Found 32-bit register for signal <slv_viewport1_width>.
    Found 1-bit register for signal <vblank>.
    Found 31-bit comparator lessequal for signal <vblank$cmp_le0000> created at line 788.
    Found 31-bit up counter for signal <vert_dsp>.
    Found 9-bit up counter for signal <vert_pxl>.
    Found 24-bit subtractor for signal <VFBC0_Cmd_Data_23_0$sub0000> created at line 1207.
    Found 1-bit register for signal <vfbc0_rd_cmd_trigger<0>>.
    Found 5-bit register for signal <vfbc0_rd_cmdstate_current>.
    Found 5-bit register for signal <vfbc0_rd_cmdstate_next>.
    Found 24-bit subtractor for signal <VFBC1_Cmd_Data_23_0$sub0000> created at line 1300.
    Found 1-bit register for signal <vfbc1_rd_cmd_trigger<0>>.
    Found 5-bit register for signal <vfbc1_rd_cmdstate_current>.
    Found 5-bit register for signal <vfbc1_rd_cmdstate_next>.
    Found 31-bit comparator lessequal for signal <VGA_HSYNC$cmp_le0000> created at line 781.
    Found 31-bit comparator greatequal for signal <VGA_R$cmp_ge0000> created at line 758.
    Found 31-bit comparator greatequal for signal <VGA_R$cmp_ge0001> created at line 759.
    Found 31-bit comparator less for signal <VGA_R$cmp_lt0000> created at line 758.
    Found 31-bit comparator less for signal <VGA_R$cmp_lt0001> created at line 759.
    Found 31-bit comparator greater for signal <VGA_VSYNC$cmp_gt0000> created at line 788.
    Found 5-bit register for signal <viewport0_blue>.
    Found 32-bit subtractor for signal <viewport0_blue$addsub0000> created at line 1142.
    Found 32-bit comparator equal for signal <viewport0_blue$cmp_eq0000> created at line 1142.
    Found 32-bit comparator equal for signal <viewport0_blue$cmp_eq0001> created at line 1150.
    Found 32-bit comparator greatequal for signal <viewport0_blue$cmp_ge0000> created at line 1141.
    Found 32-bit comparator greatequal for signal <viewport0_blue$cmp_ge0001> created at line 1143.
    Found 32-bit comparator lessequal for signal <viewport0_blue$cmp_le0000> created at line 1143.
    Found 32-bit comparator less for signal <viewport0_blue$cmp_lt0000> created at line 1141.
    Found 32-bit subtractor for signal <viewport0_blue$sub0000> created at line 1142.
    Found 32-bit subtractor for signal <viewport0_blue$sub0001> created at line 1143.
    Found 32-bit subtractor for signal <viewport0_blue$sub0002> created at line 1150.
    Found 5-bit register for signal <viewport0_green>.
    Found 5-bit register for signal <viewport0_red>.
    Found 32-bit subtractor for signal <viewport0_red$sub0000> created at line 1150.
    Found 32-bit adder for signal <viewport0_sx_begin$add0000> created at line 740.
    Found 32-bit adder for signal <viewport0_sx_end$add0000> created at line 741.
    Found 32-bit adder for signal <viewport0_sy_begin$add0000> created at line 742.
    Found 32-bit adder for signal <viewport0_sy_end$add0000> created at line 743.
    Found 1-bit register for signal <viewport0_transparent>.
    Found 5-bit register for signal <viewport1_blue>.
    Found 32-bit subtractor for signal <viewport1_blue$sub0000> created at line 1243.
    Found 5-bit register for signal <viewport1_green>.
    Found 5-bit register for signal <viewport1_red>.
    Found 32-bit subtractor for signal <viewport1_red$addsub0000> created at line 1235.
    Found 32-bit comparator equal for signal <viewport1_red$cmp_eq0000> created at line 1235.
    Found 32-bit comparator equal for signal <viewport1_red$cmp_eq0001> created at line 1243.
    Found 32-bit comparator greatequal for signal <viewport1_red$cmp_ge0000> created at line 1234.
    Found 32-bit comparator greatequal for signal <viewport1_red$cmp_ge0001> created at line 1236.
    Found 32-bit comparator lessequal for signal <viewport1_red$cmp_le0000> created at line 1236.
    Found 32-bit comparator less for signal <viewport1_red$cmp_lt0000> created at line 1234.
    Found 32-bit subtractor for signal <viewport1_red$sub0000> created at line 1235.
    Found 32-bit subtractor for signal <viewport1_red$sub0001> created at line 1236.
    Found 32-bit subtractor for signal <viewport1_red$sub0002> created at line 1243.
    Found 32-bit adder for signal <viewport1_sx_begin$add0000> created at line 744.
    Found 32-bit adder for signal <viewport1_sx_end$add0000> created at line 745.
    Found 32-bit adder for signal <viewport1_sy_begin$add0000> created at line 746.
    Found 32-bit adder for signal <viewport1_sy_end$add0000> created at line 747.
    Found 1-bit register for signal <viewport1_transparent>.
    Summary:
	inferred   5 Counter(s).
	inferred 798 D-type flip-flop(s).
	inferred  34 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred  23 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<5:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit register for signal <addr_out_s_h>.
    Found 2-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 48-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 48-bit register for signal <wrce_out_i>.
    Summary:
	inferred 109 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 3-bit register for signal <master_id>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 8-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 183 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <plb_be_muxed>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <vga_control>.
    Related source file is "C:/Projects/Original/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/vga_control.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<22:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<22:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <ipif_IP2Bus_Data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <vga_control> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 10x10-bit multiplier                                  : 3
# Adders/Subtractors                                   : 34
 20-bit adder                                          : 9
 24-bit subtractor                                     : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 10
 4-bit adder                                           : 3
 5-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 30-bit up counter                                     : 1
 31-bit up counter                                     : 2
 9-bit up counter                                      : 1
# Registers                                            : 890
 1-bit register                                        : 860
 2-bit register                                        : 2
 3-bit register                                        : 3
 32-bit register                                       : 4
 4-bit register                                        : 9
 5-bit register                                        : 11
 7-bit register                                        : 1
# Latches                                              : 33
 1-bit latch                                           : 16
 15-bit latch                                          : 1
 32-bit latch                                          : 16
# Comparators                                          : 23
 31-bit comparator greatequal                          : 4
 31-bit comparator greater                             : 1
 31-bit comparator less                                : 4
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/AlphaBlendingMultiplier.ngc>.
Loading core <AlphaBlendingMultiplier> for timing and area information for instance <AlphaBlenderRed>.
Loading core <AlphaBlendingMultiplier> for timing and area information for instance <AlphaBlenderGreen>.
Loading core <AlphaBlendingMultiplier> for timing and area information for instance <AlphaBlenderBlue>.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[22].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[23].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[24].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[25].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[26].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[27].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[28].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[29].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[30].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[31].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <intr_counter_1> in Unit <USER_LOGIC_I> is equivalent to the following FF/Latch, which will be removed : <intr_counter_0> 
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <vfbc1_rd_cmdstate_next_4> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <vfbc0_rd_cmdstate_next_4> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <vfbc1_rd_cmdstate_current_4> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <vfbc0_rd_cmdstate_current_4> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <vfbc1_rd_cmdstate_next_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vfbc0_rd_cmdstate_next_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vfbc1_rd_cmdstate_current_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vfbc0_rd_cmdstate_current_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 10x10-bit multiplier                                  : 3
# Adders/Subtractors                                   : 34
 20-bit adder                                          : 9
 24-bit subtractor                                     : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 10
 4-bit adder                                           : 3
 5-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 30-bit up counter                                     : 1
 31-bit up counter                                     : 2
 9-bit up counter                                      : 1
# Registers                                            : 1093
 Flip-Flops                                            : 1093
# Latches                                              : 33
 1-bit latch                                           : 16
 15-bit latch                                          : 1
 32-bit latch                                          : 16
# Comparators                                          : 23
 31-bit comparator greatequal                          : 4
 31-bit comparator greater                             : 1
 31-bit comparator less                                : 4
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <plb_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I>, <MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <intr_counter_1> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <intr_counter_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_s_h0_1> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_s_h_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_0> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_1> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:2677 - Node <horz_pxl_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_5> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_6> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_7> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_8> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <horz_pxl_9> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_5> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_6> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_7> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <vert_pxl_8> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_23> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_width_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_height_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_23> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_width_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas1_address_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_14> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_15> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_16> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_17> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_18> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_19> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_20> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_21> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_22> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_23> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_width_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_canvas0_address_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_14> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_15> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_16> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_17> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_18> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_19> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_20> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_21> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_22> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_23> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport0_width_31> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_24> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_25> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_26> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_27> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_28> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_29> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_30> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <lcl_viewport1_height_31> of sequential type is unconnected in block <user_logic>.

Optimizing unit <vga_control> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_7> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_6> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_5> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_4> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_34> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_47> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_35> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_36> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_41> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_37> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_43> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_38> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_44> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_45> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_46> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_47> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_22> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_23> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_24> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_25> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_30> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_26> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_31> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_27> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_32> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_28> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_33> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_29> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_34> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_35> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_36> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_41> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_24> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_37> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_26> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_38> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_43> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_31> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_44> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_32> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_45> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_33> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_46> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:1710 - FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0> (without init value) has a constant value of 0 in block <vga_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_address_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_address_0> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_9> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_8> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_7> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_6> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_5> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_4> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_3> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_31> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_31> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_31> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_30> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_30> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_30> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_2> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_29> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_29> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_29> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_28> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_28> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_28> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_28> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_27> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_27> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_27> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_27> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_26> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_26> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_26> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_26> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_25> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_25> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_25> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_25> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_24> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_24> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_24> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_24> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_24> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_23> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_23> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_23> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_23> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_23> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_22> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_22> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_22> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_22> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_22> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_21> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_21> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_21> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_21> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_21> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_20> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_20> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_20> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_20> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_20> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_width_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_width_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_1> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_19> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_19> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_19> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_19> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_19> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_18> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_18> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_18> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_18> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_18> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_17> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_17> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_17> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_17> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_17> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_16> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_15> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_14> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_13> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_12> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_11> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas0_height_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_canvas1_height_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_copperlist_address_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_screen_control_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_viewport1_alpha_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/slv_background_colour_10> is unconnected in block <vga_control>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21> is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_29> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_28> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_27> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_31> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_26> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_30> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_25> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_19> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_24> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_23> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_18> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_22> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_17> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_9> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_16> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_21> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_8> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_7> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_20> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_15> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_6> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_14> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_5> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_13> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_4> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_12> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_11> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_3> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_10> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_2> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_1> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_0> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_9> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_8> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_6> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_7> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_5> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_4> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_3> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_2> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_1> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport0_cy_0> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_29> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_28> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_27> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_31> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_26> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_30> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_25> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_24> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_19> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_23> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_18> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_17> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_22> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_21> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_16> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_20> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_15> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_14> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_13> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_12> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_11> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_viewport1_cy_10> of sequential type is unconnected in block <vga_control>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_control, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 804
 Flip-Flops                                            : 804

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_control.ngr
Top Level Output File Name         : vga_control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 621

Cell Usage :
# BELS                             : 3837
#      BUF                         : 1
#      GND                         : 4
#      INV                         : 400
#      LUT1                        : 273
#      LUT2                        : 465
#      LUT2_D                      : 1
#      LUT3                        : 71
#      LUT3_D                      : 1
#      LUT3_L                      : 32
#      LUT4                        : 483
#      LUT4_D                      : 11
#      LUT4_L                      : 3
#      MULT_AND                    : 48
#      MUXCY                       : 1230
#      MUXF5                       : 18
#      VCC                         : 4
#      XORCY                       : 792
# FlipFlops/Latches                : 1335
#      FD                          : 80
#      FD_1                        : 6
#      FDE                         : 85
#      FDE_1                       : 34
#      FDR                         : 155
#      FDRE                        : 501
#      FDRS                        : 2
#      FDS                         : 1
#      LDCE_1                      : 1
#      LDE                         : 455
#      LDE_1                       : 15
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 444
#      IBUF                        : 126
#      OBUF                        : 318
# MULTs                            : 6
#      MULT18X18SIO                : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                     1400  out of   5888    23%  
 Number of Slice Flip Flops:           1335  out of  11776    11%  
 Number of 4 input LUTs:               1740  out of  11776    14%  
 Number of IOs:                         621
 Number of bonded IOBs:                 445  out of    372   119% (*) 
 Number of MULT18X18SIOs:                 6  out of     20    30%  
 Number of GCLKs:                         4  out of     24    16%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------+-----------------------------------------------+-------+
SPLB_Clk                                                                       | BUFGP                                         | 587   |
USER_LOGIC_I/viewport0_sy_end_and00001(USER_LOGIC_I/viewport0_sy_end_and0000:O)| BUFG(*)(USER_LOGIC_I/viewport0_sy_end_31)     | 455   |
USER_LOGIC_I/clk_25mhz1                                                        | BUFG                                          | 182   |
USER_LOGIC_I/viewport0_sy_end_not0001(USER_LOGIC_I/viewport0_sy_end_not00011:O)| NONE(*)(USER_LOGIC_I/lcl_viewport1_alphainv_0)| 15    |
USER_LOGIC_I/slv_screen_control_1                                              | NONE(USER_LOGIC_I/lock_0)                     | 1     |
clk_50mhz                                                                      | IBUF+BUFG                                     | 95    |
-------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+--------------------------+-------+
Control Signal                                             | Buffer(FF name)          | Load  |
-----------------------------------------------------------+--------------------------+-------+
USER_LOGIC_I/lock_0_not0001(USER_LOGIC_I/lock_0_not00011:O)| NONE(USER_LOGIC_I/lock_0)| 1     |
-----------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.428ns (Maximum Frequency: 60.872MHz)
   Minimum input arrival time before clock: 5.036ns
   Maximum output required time after clock: 7.061ns
   Maximum combinational path delay: 8.687ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 10.098ns (frequency: 99.030MHz)
  Total number of paths / destination ports: 15055 / 1034
-------------------------------------------------------------------------
Delay:               10.098ns (Levels of Logic = 7)
  Source:            PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2 (FF)
  Destination:       USER_LOGIC_I/slv_viewport0_height_9 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2 to USER_LOGIC_I/slv_viewport0_height_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.776  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2 (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2)
     LUT3:I0->O            2   0.648   0.590  USER_LOGIC_I/slv_screen_control_1_and000011 (USER_LOGIC_I/N731)
     LUT4_D:I0->LO         1   0.648   0.132  USER_LOGIC_I/slv_viewport1_alpha_10_and000011 (N349)
     LUT3:I2->O            6   0.648   0.812  USER_LOGIC_I/slv_canvas1_address_10_and000011 (USER_LOGIC_I/N53)
     LUT4_D:I0->O          3   0.648   0.563  USER_LOGIC_I/slv_viewport0_height_10_and000011 (USER_LOGIC_I/N431)
     LUT4:I2->O            1   0.648   0.423  USER_LOGIC_I/slv_viewport0_height_10_and0000_SW1 (N336)
     LUT4_D:I3->O          3   0.648   0.611  USER_LOGIC_I/slv_viewport0_height_10_and0000 (USER_LOGIC_I/slv_viewport0_height_10_and0000)
     LUT2:I1->O            8   0.643   0.757  USER_LOGIC_I/slv_viewport0_height_20_not00011 (USER_LOGIC_I/slv_viewport0_height_20_not0001)
     FDRE:CE                   0.312          USER_LOGIC_I/slv_viewport0_height_20
    ----------------------------------------
    Total                     10.098ns (5.434ns logic, 4.664ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/viewport0_sy_end_and00001'
  Clock period: 5.644ns (frequency: 177.179MHz)
  Total number of paths / destination ports: 4096 / 128
-------------------------------------------------------------------------
Delay:               5.644ns (Levels of Logic = 33)
  Source:            USER_LOGIC_I/viewport0_sy_begin_0 (LATCH)
  Destination:       USER_LOGIC_I/viewport0_sy_end_31 (LATCH)
  Source Clock:      USER_LOGIC_I/viewport0_sy_end_and00001 falling
  Destination Clock: USER_LOGIC_I/viewport0_sy_end_and00001 falling

  Data Path: USER_LOGIC_I/viewport0_sy_begin_0 to USER_LOGIC_I/viewport0_sy_end_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.728   0.590  USER_LOGIC_I/viewport0_sy_begin_0 (USER_LOGIC_I/viewport0_sy_begin_0)
     LUT2:I0->O            1   0.648   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_lut<0> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<0> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<1> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<2> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<3> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<4> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<5> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<6> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<7> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<8> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<9> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<10> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<11> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<12> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<13> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<14> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<15> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<16> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<17> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<18> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<19> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<20> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<21> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<22> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<23> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<24> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<25> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<26> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<27> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<28> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<29> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<30> (USER_LOGIC_I/Madd_viewport0_sy_end_add0000_cy<30>)
     XORCY:CI->O           1   0.844   0.000  USER_LOGIC_I/Madd_viewport0_sy_end_add0000_xor<31> (USER_LOGIC_I/viewport0_sy_end_add0000<31>)
     LDE:D                     0.252          USER_LOGIC_I/viewport0_sy_end_31
    ----------------------------------------
    Total                      5.644ns (5.054ns logic, 0.590ns route)
                                       (89.5% logic, 10.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/clk_25mhz1'
  Clock period: 16.428ns (frequency: 60.872MHz)
  Total number of paths / destination ports: 20291 / 324
-------------------------------------------------------------------------
Delay:               8.214ns (Levels of Logic = 32)
  Source:            USER_LOGIC_I/vert_dsp_2 (FF)
  Destination:       USER_LOGIC_I/viewport0_green_0 (FF)
  Source Clock:      USER_LOGIC_I/clk_25mhz1 rising
  Destination Clock: USER_LOGIC_I/clk_25mhz1 falling

  Data Path: USER_LOGIC_I/vert_dsp_2 to USER_LOGIC_I/viewport0_green_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.591   1.148  USER_LOGIC_I/vert_dsp_2 (USER_LOGIC_I/vert_dsp_2)
     LUT2:I1->O            1   0.643   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_lut<2> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_lut<2>)
     MUXCY:S->O            1   0.632   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<2> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<3> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<4> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<5> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<6> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<7> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<8> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<9> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<10> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<11> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<12> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<13> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<14> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<15> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<16> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<17> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<18> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<19> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<20> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<21> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<22> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<23> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<24> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<25> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<26> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<27> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<28> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<29> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<30> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<30>)
     MUXCY:CI->O          19   0.269   1.117  USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<31> (USER_LOGIC_I/Mcompar_viewport0_blue_cmp_lt0000_cy<31>)
     LUT4:I2->O           16   0.648   1.034  USER_LOGIC_I/viewport0_blue_not00011 (USER_LOGIC_I/viewport0_blue_not0001)
     FDE_1:CE                  0.312          USER_LOGIC_I/viewport0_blue_4
    ----------------------------------------
    Total                      8.214ns (4.915ns logic, 3.299ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_LOGIC_I/slv_screen_control_1'
  Clock period: 2.639ns (frequency: 378.931MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.639ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/lock_0 (LATCH)
  Destination:       USER_LOGIC_I/lock_0 (LATCH)
  Source Clock:      USER_LOGIC_I/slv_screen_control_1 rising
  Destination Clock: USER_LOGIC_I/slv_screen_control_1 rising

  Data Path: USER_LOGIC_I/lock_0 to USER_LOGIC_I/lock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           3   0.728   0.531  USER_LOGIC_I/lock_0 (USER_LOGIC_I/lock_0)
     INV:I->O              1   0.648   0.420  USER_LOGIC_I/lock_0_0_not00001_INV_0 (USER_LOGIC_I/lock_0_0_not0000)
     LDCE_1:GE                 0.312          USER_LOGIC_I/lock_0
    ----------------------------------------
    Total                      2.639ns (1.688ns logic, 0.951ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 4.108ns (frequency: 243.437MHz)
  Total number of paths / destination ports: 253 / 83
-------------------------------------------------------------------------
Delay:               4.108ns (Levels of Logic = 2)
  Source:            USER_LOGIC_I/vfbc0_rd_cmdstate_current_1 (FF)
  Destination:       USER_LOGIC_I/VFBC0_Cmd_Data_19 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: USER_LOGIC_I/vfbc0_rd_cmdstate_current_1 to USER_LOGIC_I/VFBC0_Cmd_Data_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.591   1.406  USER_LOGIC_I/vfbc0_rd_cmdstate_current_1 (USER_LOGIC_I/vfbc0_rd_cmdstate_current_1)
     LUT4:I0->O            1   0.648   0.563  USER_LOGIC_I/VFBC0_Cmd_Data_23_mux0001_SW0 (N44)
     LUT3:I0->O            1   0.648   0.000  USER_LOGIC_I/VFBC0_Cmd_Data_23_mux0001 (USER_LOGIC_I/VFBC0_Cmd_Data_23_mux0001)
     FDE:D                     0.252          USER_LOGIC_I/VFBC0_Cmd_Data_23
    ----------------------------------------
    Total                      4.108ns (2.139ns logic, 1.969ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 691 / 667
-------------------------------------------------------------------------
Offset:              5.036ns (Levels of Logic = 2)
  Source:            SPLB_Rst (PAD)
  Destination:       USER_LOGIC_I/slv_viewport1_sy_6 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to USER_LOGIC_I/slv_viewport1_sy_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           262   0.849   1.415  SPLB_Rst_IBUF (SPLB_Rst_IBUF)
     LUT4:I1->O           25   0.643   1.260  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1 (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr)
     FDRE:R                    0.869          PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1
    ----------------------------------------
    Total                      5.036ns (2.361ns logic, 2.675ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_LOGIC_I/clk_25mhz1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.063ns (Levels of Logic = 3)
  Source:            VFBC0_Rd_Data<1> (PAD)
  Destination:       USER_LOGIC_I/viewport0_green_0 (FF)
  Destination Clock: USER_LOGIC_I/clk_25mhz1 falling

  Data Path: VFBC0_Rd_Data<1> to USER_LOGIC_I/viewport0_green_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.563  VFBC0_Rd_Data_1_IBUF (VFBC0_Rd_Data_1_IBUF)
     LUT3_L:I0->LO         1   0.648   0.103  USER_LOGIC_I/viewport0_green_mux0002<4>1_SW0_SW0 (N226)
     LUT4:I3->O            1   0.648   0.000  USER_LOGIC_I/viewport0_green_mux0002<4>1 (USER_LOGIC_I/viewport0_green_mux0002<4>)
     FDE_1:D                   0.252          USER_LOGIC_I/viewport0_green_0
    ----------------------------------------
    Total                      3.063ns (2.397ns logic, 0.666ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 22 / 15
-------------------------------------------------------------------------
Offset:              7.061ns (Levels of Logic = 3)
  Source:            INTERRUPT_CONTROL_I/ip_irpt_status_reg_0 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: INTERRUPT_CONTROL_I/ip_irpt_status_reg_0 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             3   0.591   0.611  INTERRUPT_CONTROL_I/ip_irpt_status_reg_0 (INTERRUPT_CONTROL_I/ip_irpt_status_reg_0)
     LUT3:I1->O            1   0.643   0.000  INTERRUPT_CONTROL_I/ipif_interrupt2 (INTERRUPT_CONTROL_I/ipif_interrupt1)
     MUXF5:I0->O           1   0.276   0.420  INTERRUPT_CONTROL_I/ipif_interrupt_f5 (IP2INTC_Irpt_OBUF)
     OBUF:I->O                 4.520          IP2INTC_Irpt_OBUF (IP2INTC_Irpt)
    ----------------------------------------
    Total                      7.061ns (6.030ns logic, 1.031ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/clk_25mhz (FF)
  Destination:       VFBC1_Rd_Clk (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: USER_LOGIC_I/clk_25mhz to VFBC1_Rd_Clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.587  USER_LOGIC_I/clk_25mhz (USER_LOGIC_I/clk_25mhz1)
     OBUF:I->O                 4.520          VFBC1_Rd_Clk_OBUF (VFBC1_Rd_Clk)
    ----------------------------------------
    Total                      5.698ns (5.111ns logic, 0.587ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_LOGIC_I/clk_25mhz1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/VFBC1_Rd_Read (FF)
  Destination:       VFBC1_Rd_Read (PAD)
  Source Clock:      USER_LOGIC_I/clk_25mhz1 falling

  Data Path: USER_LOGIC_I/VFBC1_Rd_Read to VFBC1_Rd_Read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.591   0.420  USER_LOGIC_I/VFBC1_Rd_Read (USER_LOGIC_I/VFBC1_Rd_Read)
     OBUF:I->O                 4.520          VFBC1_Rd_Read_OBUF (VFBC1_Rd_Read)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               8.687ns (Levels of Logic = 3)
  Source:            SPLB_Rst (PAD)
  Destination:       VFBC1_Cmd_Reset (PAD)

  Data Path: SPLB_Rst to VFBC1_Cmd_Reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           262   0.849   1.335  SPLB_Rst_IBUF (SPLB_Rst_IBUF)
     BUF:I->O            263   0.648   1.335  SPLB_Rst_IBUF_1 (SPLB_Rst_IBUF_1)
     OBUF:I->O                 4.520          VFBC1_Cmd_Reset_OBUF (VFBC1_Cmd_Reset)
    ----------------------------------------
    Total                      8.687ns (6.017ns logic, 2.670ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 79.00 secs
Total CPU time to Xst completion: 79.16 secs
 
--> 

Total memory usage is 427876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  684 (   0 filtered)
Number of infos    :   15 (   0 filtered)

