# system info avalonBus_tb on 2019.06.19.10:45:33
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1560959130
#
#
# Files generated for avalonBus_tb on 2019.06.19.10:45:33
files:
filepath,kind,attributes,module,is_top
avalonBus/testbench/avalonBus_tb/simulation/avalonBus_tb.v,VERILOG,,avalonBus_tb,true
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus.v,VERILOG,,avalonBus,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/ap102_component.v,VERILOG,,ap102_component,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_demultiplexer_0.sv,SYSTEM_VERILOG,,avalonBus_demultiplexer_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_multiplexer_0.sv,SYSTEM_VERILOG,,avalonBus_multiplexer_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/pwm_decoder.v,VERILOG,,avalonBus_pwm_decoder_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_timer_0.v,VERILOG,,avalonBus_timer_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0.v,VERILOG,,avalonBus_mm_interconnect_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter.v,VERILOG,,avalonBus_avalon_st_adapter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_001.v,VERILOG,,avalonBus_avalon_st_adapter_001,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_router,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_router_001,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_cmd_demux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_cmd_mux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_cmd_mux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_rsp_demux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_rsp_mux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_rsp_mux,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,avalonBus_mm_interconnect_0_avalon_st_adapter,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv,SYSTEM_VERILOG,,avalonBus_avalon_st_adapter_channel_adapter_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv,SYSTEM_VERILOG,,avalonBus_avalon_st_adapter_001_channel_adapter_0,false
avalonBus/testbench/avalonBus_tb/simulation/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avalonBus_tb.avalonBus_inst,avalonBus
avalonBus_tb.avalonBus_inst.ap102_led_0,ap102_component
avalonBus_tb.avalonBus_inst.demultiplexer_0,avalonBus_demultiplexer_0
avalonBus_tb.avalonBus_inst.multiplexer_0,avalonBus_multiplexer_0
avalonBus_tb.avalonBus_inst.packets_to_master_0,altera_avalon_packets_to_master
avalonBus_tb.avalonBus_inst.pwm_decoder_0,avalonBus_pwm_decoder_0
avalonBus_tb.avalonBus_inst.st_bytes_to_packets_0,altera_avalon_st_bytes_to_packets
avalonBus_tb.avalonBus_inst.st_packets_to_bytes_0,altera_avalon_st_packets_to_bytes
avalonBus_tb.avalonBus_inst.timer_0,avalonBus_timer_0
avalonBus_tb.avalonBus_inst.mm_interconnect_0,avalonBus_mm_interconnect_0
avalonBus_tb.avalonBus_inst.mm_interconnect_0.packets_to_master_0_avalon_master_translator,altera_merlin_master_translator
avalonBus_tb.avalonBus_inst.mm_interconnect_0.ap102_led_0_avs_s0_translator,altera_merlin_slave_translator
avalonBus_tb.avalonBus_inst.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
avalonBus_tb.avalonBus_inst.mm_interconnect_0.packets_to_master_0_avalon_master_agent,altera_merlin_master_agent
avalonBus_tb.avalonBus_inst.mm_interconnect_0.ap102_led_0_avs_s0_agent,altera_merlin_slave_agent
avalonBus_tb.avalonBus_inst.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
avalonBus_tb.avalonBus_inst.mm_interconnect_0.ap102_led_0_avs_s0_agent_rsp_fifo,altera_avalon_sc_fifo
avalonBus_tb.avalonBus_inst.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
avalonBus_tb.avalonBus_inst.mm_interconnect_0.router,avalonBus_mm_interconnect_0_router
avalonBus_tb.avalonBus_inst.mm_interconnect_0.router_001,avalonBus_mm_interconnect_0_router_001
avalonBus_tb.avalonBus_inst.mm_interconnect_0.router_002,avalonBus_mm_interconnect_0_router_001
avalonBus_tb.avalonBus_inst.mm_interconnect_0.packets_to_master_0_avalon_master_limiter,altera_merlin_traffic_limiter
avalonBus_tb.avalonBus_inst.mm_interconnect_0.cmd_demux,avalonBus_mm_interconnect_0_cmd_demux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.cmd_mux,avalonBus_mm_interconnect_0_cmd_mux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.cmd_mux_001,avalonBus_mm_interconnect_0_cmd_mux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.rsp_demux,avalonBus_mm_interconnect_0_rsp_demux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.rsp_demux_001,avalonBus_mm_interconnect_0_rsp_demux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.rsp_mux,avalonBus_mm_interconnect_0_rsp_mux
avalonBus_tb.avalonBus_inst.mm_interconnect_0.avalon_st_adapter,avalonBus_mm_interconnect_0_avalon_st_adapter
avalonBus_tb.avalonBus_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0
avalonBus_tb.avalonBus_inst.mm_interconnect_0.avalon_st_adapter_001,avalonBus_mm_interconnect_0_avalon_st_adapter
avalonBus_tb.avalonBus_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0
avalonBus_tb.avalonBus_inst.avalon_st_adapter,avalonBus_avalon_st_adapter
avalonBus_tb.avalonBus_inst.avalon_st_adapter.channel_adapter_0,avalonBus_avalon_st_adapter_channel_adapter_0
avalonBus_tb.avalonBus_inst.avalon_st_adapter_002,avalonBus_avalon_st_adapter
avalonBus_tb.avalonBus_inst.avalon_st_adapter_002.channel_adapter_0,avalonBus_avalon_st_adapter_channel_adapter_0
avalonBus_tb.avalonBus_inst.avalon_st_adapter_001,avalonBus_avalon_st_adapter_001
avalonBus_tb.avalonBus_inst.avalon_st_adapter_001.channel_adapter_0,avalonBus_avalon_st_adapter_001_channel_adapter_0
avalonBus_tb.avalonBus_inst.rst_controller,altera_reset_controller
avalonBus_tb.avalonBus_inst_ap102_led_0_led_block_bfm,altera_conduit_bfm
avalonBus_tb.avalonBus_inst_clk_bfm,altera_avalon_clock_source
avalonBus_tb.avalonBus_inst_in_bytes_stream_bfm,altera_avalon_st_source_bfm
avalonBus_tb.avalonBus_inst_out_bytes_stream_bfm,altera_avalon_st_sink_bfm
avalonBus_tb.avalonBus_inst_reset_bfm,altera_avalon_reset_source
