$date
	Mon Jun 29 22:01:51 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_HalfAdder $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module UUT $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1#
1%
#20000
0#
0%
1$
1&
#30000
1!
1#
1%
#40000
