ModuleName Digit_selecter
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 224 ,X2: 328 ,Y2: 224
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 224 ,X2: 112 ,Y2: 224
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 240 ,X2: 328 ,Y2: 272
Edge X1: 112 ,Y1: 272 ,X2: 328 ,Y2: 272
Edge X1: 48 ,Y1: 272 ,X2: 112 ,Y2: 272
Edge X1: 112 ,Y1: 240 ,X2: 112 ,Y2: 272
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 488 ,Y1: 224 ,X2: 560 ,Y2: 224
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 256 ,X2: 560 ,Y2: 256
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 272 ,X2: 560 ,Y2: 272
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 288 ,X2: 560 ,Y2: 288
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 304 ,X2: 560 ,Y2: 304
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 320 ,X2: 560 ,Y2: 320
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 336 ,X2: 560 ,Y2: 336
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 352 ,X2: 560 ,Y2: 352
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 368 ,X2: 560 ,Y2: 368
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 384 ,X2: 560 ,Y2: 384
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 416 ,X2: 560 ,Y2: 416
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 240 ,X2: 560 ,Y2: 240
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 400 ,X2: 560 ,Y2: 400
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 760 ,Y1: 224 ,X2: 784 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 48 Top: 224 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 272 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 256 ,Orientation: 0
Portname: Din_0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 272 ,Orientation: 0
Portname: Din_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 320 ,Orientation: 0
Portname: Din_4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 336 ,Orientation: 0
Portname: Din_5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 352 ,Orientation: 0
Portname: Din_6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 368 ,Orientation: 0
Portname: Din_7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 384 ,Orientation: 0
Portname: Din_8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 416 ,Orientation: 0
Portname: Din_9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 240 ,Orientation: 0
Portname: Din_10 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 400 ,Orientation: 0
Portname: Din_11 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 288 ,Orientation: 0
Portname: Din_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 304 ,Orientation: 0
Portname: Din_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 784 Top: 224 ,Orientation: 0
Portname: Dout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 352 Top: 216
Name: s0
LibraryName: (NoLibraryName)
IpName: Counter12
SymbolParameters
End
Symbol Left: 136 Top: 216
Name: s1
LibraryName: (NoLibraryName)
IpName: Counter3
SymbolParameters
End
Symbol Left: 584 Top: 216
Name: s2
LibraryName: (NoLibraryName)
IpName: Mux12bit_4
SymbolParameters
End
End
Texts
End
Links
End
