Warning: Design 'pulpino_top_pads' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : pulpino_top_pads
Version: O-2018.06-SP1
Date   : Mon Jul 10 22:53:38 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lpbwp7ttc
Wire Load Model Mode: top

  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_csff_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_cpu_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_csff_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_csff_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_csff[0] (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_cpu_reg_0_/D (DFCND0BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_cpu_reg_0_/CP (DFCND0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.76
  data required time                                                                     0.76
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.76
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1 (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1 (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0 (net)     1     0.00            0.00       0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/D (DFCNQD1BWP7T)     0.03     0.00       0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CP (DFCNQD1BWP7T)             0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CP
              (internal path startpoint clocked by clk)
  Endpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3 (net)     1     0.00            0.00       0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2 (net)     1     0.00            0.00       0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1 (net)     1     0.00            0.00       0.20 f
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff1 (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2 (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/D (DFCNQD0BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.54


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2 (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/D (DFCNQD0BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.54


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_o[2] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U30/B2 (MOAI22D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U30/ZN (MOAI22D1BWP7T)     0.03     0.07     0.28 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n167 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_/D (DFCNQD0BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/settings_q_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/CP (DFCND0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/QN (DFCND0BWP7T)     0.04     0.24     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n115 (net)     1     0.00     0.00     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U239/A1 (OAI21D0BWP7T)     0.04     0.00     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U239/ZN (OAI21D0BWP7T)     0.05     0.05     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n120 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/D (DFCND0BWP7T)     0.05     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg/CP (DFCND0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/Q (DFCNQD0BWP7T)     0.06     0.22     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync (net)     2     0.00     0.00     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U64/A1 (XOR2D1BWP7T)     0.06     0.00     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U64/Z (XOR2D1BWP7T)     0.03     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/n49 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg/Q (DFCNQD0BWP7T)     0.06     0.22     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync (net)     2     0.00     0.00     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U251/A1 (XOR2D1BWP7T)     0.06     0.00     0.22 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U251/Z (XOR2D1BWP7T)     0.03     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n179 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[24] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U250/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U250/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n137 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_24_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[25] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U248/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U248/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n138 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_25_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[26] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U247/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U247/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n139 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_26_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[27] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U246/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U246/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n140 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_27_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[28] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U245/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U245/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n141 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_28_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[29] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U249/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U249/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n142 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_29_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[30] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U244/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U244/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n143 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_30_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[31] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U243/A1 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U243/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n144 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_/D (DFCNQD0BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_31_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_raddr_o[5] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U15/B1 (AO32D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U15/Z (AO32D1BWP7T)     0.03     0.08     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n161 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_/Q (DFCNQD0BWP7T)     0.12     0.24     0.24 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS[1] (net)     3     0.01     0.00     0.24 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U98/A2 (OAI33D1BWP7T)     0.12     0.00     0.24 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U98/ZN (OAI33D1BWP7T)     0.04     0.05     0.30 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/NS[2] (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_/D (DFCNQD0BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_1_/Q (DFCNQD0BWP7T)     0.12     0.24     0.24 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS[1] (net)     3     0.01     0.00     0.24 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U97/A2 (OAI33D1BWP7T)     0.12     0.00     0.24 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U97/ZN (OAI33D1BWP7T)     0.04     0.05     0.30 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/NS[2] (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_/D (DFCNQD0BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_/Q (DFCNQD0BWP7T)     0.06     0.22     0.22 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q[5] (net)     2     0.00     0.00     0.22 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U36/B1 (AO32D1BWP7T)     0.06     0.00     0.22 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U36/Z (AO32D1BWP7T)     0.03     0.09     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n168 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_/D (DFCNQD0BWP7T)     0.03     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_cause_q_reg_5_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_/Q (DFCNQD0BWP7T)     0.12     0.24     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q[0] (net)     3     0.01     0.00     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U205/A2 (OAI32D1BWP7T)     0.12     0.00     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U205/ZN (OAI32D1BWP7T)     0.04     0.06     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n166 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_/D (DFCNQD0BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/state_q_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/debug_rvalid_o_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb2per_debug_i/CS_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/Q (DFCNQD0BWP7T)     0.11     0.24     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/debug_rvalid_o (net)     3     0.01     0.00     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/debug_rvalid_o (riscv_debug_unit)     0.00     0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_rvalid_o (net)     0.01           0.00       0.24 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_rvalid_o (riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2)     0.00     0.24 r
  top_p/core_region_i/debug_rvalid (net)                  0.01                0.00       0.24 r
  top_p/core_region_i/debug_rvalid (core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_I_core_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_dbg_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_data_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_instr_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__)     0.00     0.24 r
  top_p/debug_rvalid (net)                                0.01                0.00       0.24 r
  top_p/peripherals_i/debug_rvalid (peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_I_axi_spi_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__I_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1)     0.00     0.24 r
  top_p/peripherals_i/debug_rvalid (net)                  0.01                0.00       0.24 r
  top_p/peripherals_i/apb2per_debug_i/per_master_r_valid_i (apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32)     0.00     0.24 r
  top_p/peripherals_i/apb2per_debug_i/per_master_r_valid_i (net)     0.01     0.00       0.24 r
  top_p/peripherals_i/apb2per_debug_i/U94/B1 (OAI32D1BWP7T)         0.11      0.00       0.24 r
  top_p/peripherals_i/apb2per_debug_i/U94/ZN (OAI32D1BWP7T)         0.03      0.06       0.31 f
  top_p/peripherals_i/apb2per_debug_i/NS (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb2per_debug_i/CS_reg/D (DFCNQD0BWP7T)       0.03      0.00       0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb2per_debug_i/CS_reg/CP (DFCNQD0BWP7T)                0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_/Q (DFCNQD0BWP7T)     0.07     0.23     0.23 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp[0] (net)     3     0.00     0.00     0.23 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U3/A2 (AO21D1BWP7T)     0.07     0.00     0.23 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U3/Z (AO21D1BWP7T)     0.03     0.08     0.31 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/n3 (net)     1     0.00     0.00     0.31 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_/D (DFCNQD0BWP7T)     0.03     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg/CP (DFCND0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg/QN (DFCND0BWP7T)     0.07     0.25     0.25 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n18 (net)     2     0.00     0.00     0.25 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U206/B1 (OAI32D1BWP7T)     0.07     0.00     0.25 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U206/ZN (OAI32D1BWP7T)     0.04     0.06     0.31 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n159 (net)     1     0.00     0.00     0.31 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg/D (DFCND0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/jump_req_q_reg/CP (DFCND0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/U7/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/U7/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/n61 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/U7/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/U7/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/n71 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/U11/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/U11/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/n141 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/U11/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/U11/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/n226 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/U11/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/U11/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/n141 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/U12/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/U12/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/n236 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/U14/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/U14/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/n356 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/U14/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/U14/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/n222 (net)     1     0.00     0.00     0.30 f
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/U14/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/U14/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/n366 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/N55 (net)     4     0.01     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/U15/S (MUX2ND0BWP7T)     0.10     0.00     0.24 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/U15/ZN (MUX2ND0BWP7T)     0.07     0.06     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/n229 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_/D (DFCNQD0BWP7T)     0.07     0.00     0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U154/B1 (AOI32D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U154/ZN (AOI32D1BWP7T)     0.06     0.07     0.28 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n152 (net)     1     0.00     0.00     0.28 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U151/B (AOI31D1BWP7T)     0.06     0.00     0.28 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U151/ZN (AOI31D1BWP7T)     0.03     0.04     0.32 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_n (net)     1     0.00     0.00     0.32 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/D (DFCNQD0BWP7T)     0.03     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS (net)     2     0.00     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/U17/B (OAI21D0BWP7T)     0.05     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/U17/ZN (OAI21D0BWP7T)     0.06     0.06     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/n10 (net)     1     0.00     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/U15/B (OAI31D1BWP7T)     0.06     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/U15/ZN (OAI31D1BWP7T)     0.04     0.05     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/NS (net)     1     0.00     0.00     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg/D (DFCNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS (net)     2     0.00     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/U20/B (OAI21D0BWP7T)     0.05     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/U20/ZN (OAI21D0BWP7T)     0.06     0.06     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/n17 (net)     1     0.00     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/U18/B (OAI31D1BWP7T)     0.06     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/U18/ZN (OAI31D1BWP7T)     0.04     0.05     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/NS (net)     1     0.00     0.00     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg/D (DFCNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS (net)     2     0.00     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/U17/B (OAI21D0BWP7T)     0.05     0.00     0.21 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/U17/ZN (OAI21D0BWP7T)     0.06     0.06     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/n17 (net)     1     0.00     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/U15/B (OAI31D1BWP7T)     0.06     0.00     0.27 r
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/U15/ZN (OAI31D1BWP7T)     0.04     0.05     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/NS (net)     1     0.00     0.00     0.32 f
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg/D (DFCNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/CS_reg/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[29] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U245/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U245/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n169 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_29_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[28] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U244/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U244/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n170 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_28_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[27] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U243/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U243/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n171 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_27_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[26] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U242/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U242/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n172 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_26_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[25] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U241/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U241/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n173 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_25_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[24] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U240/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U240/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n174 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_24_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[21] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U239/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U239/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n177 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_21_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[20] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U238/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U238/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n178 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_20_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[19] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U237/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U237/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n179 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_19_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[18] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U236/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U236/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n180 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_18_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[17] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U235/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U235/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n181 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_17_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[16] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U234/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U234/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n182 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_16_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[13] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U233/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U233/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n185 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_13_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[12] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U232/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U232/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n186 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_12_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[11] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U231/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U231/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n187 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_11_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[10] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U230/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U230/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n188 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_10_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[9] (net)     2     0.00        0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U229/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U229/Z (AO22D0BWP7T)            0.04      0.10       0.31 f
  top_p/peripherals_i/apb_pulpino_i/n189 (net)     1      0.00                0.00       0.31 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_/D (DFSNQD0BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_9_/CP (DFSNQD0BWP7T)       0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[31] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U249/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U249/Z (AO22D0BWP7T)            0.04      0.10       0.32 f
  top_p/peripherals_i/apb_pulpino_i/n167 (net)     1      0.00                0.00       0.32 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_/D (DFSNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_31_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[30] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U248/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U248/Z (AO22D0BWP7T)            0.04      0.10       0.32 f
  top_p/peripherals_i/apb_pulpino_i/n168 (net)     1      0.00                0.00       0.32 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_/D (DFSNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_30_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[23] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U247/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U247/Z (AO22D0BWP7T)            0.04      0.10       0.32 f
  top_p/peripherals_i/apb_pulpino_i/n175 (net)     1      0.00                0.00       0.32 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_/D (DFSNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_23_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[22] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U246/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U246/Z (AO22D0BWP7T)            0.04      0.10       0.32 f
  top_p/peripherals_i/apb_pulpino_i/n176 (net)     1      0.00                0.00       0.32 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_/D (DFSNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_22_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_/CP (DFSNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_/Q (DFSNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_o[14] (net)     2     0.00       0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U251/B2 (AO22D0BWP7T)           0.05      0.00       0.21 f
  top_p/peripherals_i/apb_pulpino_i/U251/Z (AO22D0BWP7T)            0.04      0.10       0.32 f
  top_p/peripherals_i/apb_pulpino_i/n184 (net)     1      0.00                0.00       0.32 f
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_/D (DFSNQD0BWP7T)     0.04     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_pulpino_i/clk_gate_q_reg_14_/CP (DFSNQD0BWP7T)      0.00       0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[16] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U59/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U59/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n129 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_16_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[18] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U61/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U61/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n131 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_18_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[19] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U62/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U62/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n132 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_19_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[21] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U64/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U64/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n134 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_21_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[23] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U66/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U66/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n136 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_23_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[17] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U60/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U60/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n130 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_17_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[20] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U63/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U63/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n133 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_20_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_o[22] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U65/C1 (AO222D1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U65/Z (AO222D1BWP7T)     0.03     0.11     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n135 (net)     1     0.00     0.00     0.33 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_/D (DFCNQD0BWP7T)     0.03     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg_22_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_/Q (DFCNQD0BWP7T)     0.05     0.21     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs[0] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U283/I (INVD1BWP7T)     0.05     0.00     0.21 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U283/ZN (INVD1BWP7T)     0.07     0.06     0.27 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n251 (net)     3     0.01     0.00     0.27 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U213/A1 (OAI22D0BWP7T)     0.07     0.00     0.27 r
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/U213/ZN (OAI22D0BWP7T)     0.05     0.05     0.32 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/n158 (net)     1     0.00     0.00     0.32 f
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_/D (DFCNQD0BWP7T)     0.05     0.00     0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg_0_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/Q (DFCNQD0BWP7T)     0.09     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[7] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U116/A1 (AO22D0BWP7T)     0.09     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U116/Z (AO22D0BWP7T)     0.04     0.09     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n67 (net)     1     0.00     0.00     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/D (DFCNQD0BWP7T)     0.04     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/Q (DFCNQD0BWP7T)     0.09     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[7] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U119/A1 (AO22D0BWP7T)     0.09     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U119/Z (AO22D0BWP7T)     0.04     0.09     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n93 (net)     1     0.00     0.00     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/D (DFCNQD0BWP7T)     0.04     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/Q (DFCNQD0BWP7T)     0.09     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[7] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U118/A1 (AO22D0BWP7T)     0.09     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U118/Z (AO22D0BWP7T)     0.04     0.09     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n93 (net)     1     0.00     0.00     0.33 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/D (DFCNQD0BWP7T)     0.04     0.00     0.33 f
  data arrival time                                                                      0.33

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_7_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[6] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U109/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U109/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n66 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[6] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U118/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U118/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n94 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[6] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U111/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U111/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n94 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_6_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[3] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U112/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U112/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n63 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[3] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U117/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U117/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n97 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[3] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U114/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U114/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n97 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_3_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[2] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U113/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U113/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n62 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[4] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U111/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U111/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n64 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[2] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U116/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U116/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n98 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[4] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U114/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U114/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n96 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[2] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U116/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U116/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n98 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_2_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[4] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U113/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U113/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n96 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_4_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[1] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U114/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U114/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n61 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[1] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U113/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U113/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n99 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[1] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U117/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U117/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n99 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_1_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS[8] (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/n35 (net)     1     0.00     0.00     0.34 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS[8] (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/n35 (net)     1     0.00     0.00     0.34 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS[8] (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U61/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U61/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/n51 (net)     1     0.00     0.00     0.34 f
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS[8] (net)     4     0.01     0.00     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U60/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U60/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/n51 (net)     1     0.00     0.00     0.34 f
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg_8_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS[5] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U110/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/U110/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/n65 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS[5] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U111/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/U111/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/n95 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.10     0.00 #     0.00 r
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/Q (DFCNQD0BWP7T)     0.10     0.24     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS[5] (net)     4     0.01     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U112/A1 (AO22D0BWP7T)     0.10     0.00     0.24 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/U112/Z (AO22D0BWP7T)     0.04     0.10     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/n95 (net)     1     0.00     0.00     0.34 f
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/D (DFCNQD0BWP7T)     0.04     0.00     0.34 f
  data arrival time                                                                      0.34

  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg_5_/CP (DFCNQD0BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD[0] (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg_1_/CP (DFCNQD1BWP7T)      0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_0_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD[0] (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg_1_/CP (DFCNQD1BWP7T)      0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_0_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD[0] (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg_1_/CP (DFCNQD1BWP7T)      0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_0_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD[0] (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg_1_/CP (DFCNQD1BWP7T)      0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_0_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD[0] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_IS_RI/iD_reg_1_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_7_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[7] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_7_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_5_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[5] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_5_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[1] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_6_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[6] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_6_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_4_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[4] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_4_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/ctrl_addr_valid (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/address_valid (spi_slave_syncro_AXI_ADDR_WIDTH32)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/address_valid (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync0_reg/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync0_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync0_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync0 (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_fll_if_i/fll1_lock_sync_reg/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync0_reg/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync0_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync0_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync0 (net)     1     0.00       0.00       0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_fll_if_i/fll2_lock_sync_reg/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync0_reg/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync0_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync0_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync0 (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_fll_if_i/fll2_ack_sync_reg/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync0 (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_fll_if_i/fll1_ack_sync_reg/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_31_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_31_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_31_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[31] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_30_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_30_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_30_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[30] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_29_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_29_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_29_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[29] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_28_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_28_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_28_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[28] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_27_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_27_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_27_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[27] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_26_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_26_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_26_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[26] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_25_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_25_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_25_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[25] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_24_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_24_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_24_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[24] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_23_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_23_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_23_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[23] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_22_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_22_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_22_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[22] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_21_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_21_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_21_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[21] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_20_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_20_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_20_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[20] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_19_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_19_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_19_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[19] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_18_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_18_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_18_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[18] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_17_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_17_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_17_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[17] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_16_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_16_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_16_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[16] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_15_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_15_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_15_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[15] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_14_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_14_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_14_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[14] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_13_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_13_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_13_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[13] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_12_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_12_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_12_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[12] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_11_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_11_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_11_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[11] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_10_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_10_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_10_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[10] (net)     1     0.00        0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_/CP (DFCNQD1BWP7T)       0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_9_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_9_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_9_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[9] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_8_/CP
              (internal path startpoint clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        0.00       0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_8_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_8_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[8] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_0_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_0_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_7_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_7_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_7_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[7] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_6_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_6_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_6_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[6] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_5_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_5_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_5_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[5] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_4_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_4_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_4_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[4] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_3_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_3_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_3_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[3] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_2_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_2_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_2_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[2] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_1_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_1_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_1_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[1] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_0_/CP (DFCNQD0BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0_reg_0_/Q (DFCNQD0BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync0[0] (net)     1     0.00         0.00       0.20 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_/CP (DFCNQD1BWP7T)        0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_3_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_3_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_3_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_3_/Q (DFSNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[3] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_3_/D (DFSNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_3_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_2_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_2_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_2_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_2_/Q (DFSNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle[2] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_2_/D (DFSNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg_2_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_0_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_0_/Q (DFSNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_1_/D (DFSNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg_1_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_2_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_1_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg[1] (net)     2     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_2_/D (DFCNQD1BWP7T)     0.04     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg_2_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_i2c_i/rxack_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/ack_out (net)     2     0.00     0.00     0.20 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/ack_out (i2c_master_byte_ctrl)     0.00     0.20 f
  top_p/peripherals_i/apb_i2c_i/s_irxack (net)            0.00                0.00       0.20 f
  top_p/peripherals_i/apb_i2c_i/rxack_reg/D (DFCNQD1BWP7T)          0.04      0.00       0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_i2c_i/rxack_reg/CP (DFCNQD1BWP7T)                   0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[7] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[7] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[7] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[7] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[7] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[7] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[7] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[7] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[7] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[6] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[6] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[6] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[6] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[6] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[6] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[6] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[6] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[6] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[5] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[5] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[5] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[5] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[5] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[5] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[5] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[5] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[5] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[4] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[4] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[4] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[4] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[4] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[4] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[4] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[4] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[4] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[0] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[0] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[0] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[0] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[0] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[0] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[0] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[0] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[0] (net)     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[1] (net)     3     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[1] (dc_token_ring_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[1] (net)     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_token[1] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/write_token[1] (net)     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[1] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/write_token[1] (net)     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[1] (dc_synchronizer_8_0000000c_0)     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_in[1] (net)     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_/D (DFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_29_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_29_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[29] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_29_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_29_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_28_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_28_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[28] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_28_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_28_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_27_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_27_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[27] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_27_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_27_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_26_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_26_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[26] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_26_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_26_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_25_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_25_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[25] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_25_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_25_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_24_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_24_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[24] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_24_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_24_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_21_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_21_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[21] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_21_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_21_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_20_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_20_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[20] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_20_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_20_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_19_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_19_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[19] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_19_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_19_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_18_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_18_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[18] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_18_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_18_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_17_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_17_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[17] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_17_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_17_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_16_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_16_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[16] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_16_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_16_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_13_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_13_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[13] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_13_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_13_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_12_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_12_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[12] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_12_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_12_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_11_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_11_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[11] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_11_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_11_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_10_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_10_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[10] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_10_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_10_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_9_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_9_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[9] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_9_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_9_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_8_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_8_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[8] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_8_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_8_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_5_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_5_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[5] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_5_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_5_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_4_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_4_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[4] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_4_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_4_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_3_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_3_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[3] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_3_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_3_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_2_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_2_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[2] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_2_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_2_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_1_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_1_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[1] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_1_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_1_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_0_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_0_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[0] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_0_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_0_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_31_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_31_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[31] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_31_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_31_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_30_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_30_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[30] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_30_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_30_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_23_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_23_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[23] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_23_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_23_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_22_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_22_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[22] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_22_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_22_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_15_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_15_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[15] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_15_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_15_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_14_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_14_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[14] (net)     3     0.01        0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_14_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_14_/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_7_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_7_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[7] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_7_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_7_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_6_
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_6_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/apb_gpio_i/gpio_in_sync[6] (net)     3     0.01         0.00       0.21 f
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_6_/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_gpio_i/r_gpio_in_reg_6_/CP (DFCNQD1BWP7T)           0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_uart_i/iBAUDOUTN_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_RCLK/iDd_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_uart_i/iBAUDOUTN_reg/CP (DFSNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/iBAUDOUTN_reg/Q (DFSNQD1BWP7T)     0.05      0.21       0.21 f
  top_p/peripherals_i/apb_uart_i/iBAUDOUTN (net)     3     0.00               0.00       0.21 f
  top_p/peripherals_i/apb_uart_i/UART_RCLK/D (slib_edge_detect_1)             0.00       0.21 f
  top_p/peripherals_i/apb_uart_i/UART_RCLK/D (net)        0.00                0.00       0.21 f
  top_p/peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/D (DFCNQD1BWP7T)     0.05     0.00     0.21 f
  data arrival time                                                                      0.21

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/CP (DFCNQD1BWP7T)          0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_uart_i/UART_TX/iLast_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_uart_i/UART_TX/iFinished_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_uart_i/UART_TX/iLast_reg/CP (DFCNQD1BWP7T)     0.10     0.00 #     0.00 r
  top_p/peripherals_i/apb_uart_i/UART_TX/iLast_reg/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 r
  top_p/peripherals_i/apb_uart_i/UART_TX/iLast (net)     1     0.00           0.00       0.20 r
  top_p/peripherals_i/apb_uart_i/UART_TX/U71/A1 (NR2D1BWP7T)        0.04      0.00       0.20 r
  top_p/peripherals_i/apb_uart_i/UART_TX/U71/ZN (NR2D1BWP7T)        0.02      0.03       0.23 f
  top_p/peripherals_i/apb_uart_i/UART_TX/N119 (net)     1     0.00            0.00       0.23 f
  top_p/peripherals_i/apb_uart_i/UART_TX/iFinished_reg/D (DFCNQD1BWP7T)     0.02     0.00     0.23 f
  data arrival time                                                                      0.23

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_uart_i/UART_TX/iFinished_reg/CP (DFCNQD1BWP7T)      0.00       0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.23
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/Q (DFSNQD1BWP7T)     0.05     0.22     0.22 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL (net)     3     0.01     0.00     0.22 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg/D (DFSNQD1BWP7T)     0.05     0.00     0.22 f
  data arrival time                                                                      0.22

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg
            (rising edge-triggered flip-flop clocked by gated_clocks)
  Path Group: gated_clocks
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg/Q (DFSNQD1BWP7T)     0.05     0.18     0.18 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA (net)     2     0.00     0.00     0.18 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/U104/B1 (INR3D0BWP7T)     0.05     0.00     0.18 r
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/U104/ZN (INR3D0BWP7T)     0.04     0.04     0.22 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/N104 (net)     1     0.00     0.00     0.22 f
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg/D (DFCNQD1BWP7T)     0.04     0.00     0.22 f
  data arrival time                                                                      0.22

  clock gated_clocks (rise edge)                                              0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.53


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_
              (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_/CP (DFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_/Q (DFCNQD1BWP7T)     0.05     0.21   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[3] (net)     3     0.01     0.00   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U87/I (INVD1BWP7T)     0.05     0.00   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U87/ZN (INVD1BWP7T)     0.05     0.05   500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n50 (net)     2     0.00     0.00     500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U43/A1 (OAI22D0BWP7T)     0.05     0.00   500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U43/ZN (OAI22D0BWP7T)     0.05     0.05   500.30 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n124 (net)     1     0.00     0.00    500.30 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_/D (DFCNQD1BWP7T)     0.05     0.00   500.30 f
  data arrival time                                                                    500.30

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_3_/CP (DFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_
              (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/CP (DFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/Q (DFCNQD1BWP7T)     0.05     0.21   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2] (net)     3     0.01     0.00   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U90/I (INVD1BWP7T)     0.05     0.00   500.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U90/ZN (INVD1BWP7T)     0.05     0.05   500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n129 (net)     2     0.00     0.00    500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U42/A2 (OAI22D0BWP7T)     0.05     0.00   500.26 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U42/ZN (OAI22D0BWP7T)     0.05     0.05   500.31 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n123 (net)     1     0.00     0.00    500.31 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/D (DFCNQD1BWP7T)     0.05     0.00   500.31 f
  data arrival time                                                                    500.31

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/CP (DFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_
              (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_/Q (DFCNQD1BWP7T)     0.07     0.23   500.23 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[0] (net)     5     0.01     0.00   500.23 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U79/I (INVD1BWP7T)     0.07     0.00   500.23 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U79/ZN (INVD1BWP7T)     0.07     0.06   500.29 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n131 (net)     3     0.00     0.00    500.29 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U45/A1 (OAI22D0BWP7T)     0.07     0.00   500.29 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U45/ZN (OAI22D0BWP7T)     0.05     0.05   500.34 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n121 (net)     1     0.00     0.00    500.34 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_/D (DFCNQD1BWP7T)     0.05     0.00   500.34 f
  data arrival time                                                                    500.34

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_0_/CP (DFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_
              (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_/CP (DFSND0BWP7T)     0.10     0.00   500.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_/QN (DFSND0BWP7T)     0.07     0.24   500.24 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n130 (net)     3     0.00     0.00    500.24 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U41/B1 (OAI221D0BWP7T)     0.07     0.00   500.24 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U41/ZN (OAI221D0BWP7T)     0.09     0.11   500.35 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n122 (net)     1     0.00     0.00    500.35 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_/D (DFSND0BWP7T)     0.09     0.00   500.35 r
  data arrival time                                                                    500.35

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_1_/CP (DFSND0BWP7T)     0.00   500.70 r
  library hold time                                                           0.00     500.70
  data required time                                                                   500.70
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.70
  data arrival time                                                                   -500.35
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_
              (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/CP (DFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg_2_/Q (DFCNQD1BWP7T)     0.08     0.22   500.22 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2] (net)     3     0.01     0.00   500.22 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U58/A2 (NR3D0BWP7T)     0.08     0.00   500.22 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U58/ZN (NR3D0BWP7T)     0.06     0.06   500.29 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n87 (net)     2     0.00     0.00     500.29 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U20/A1 (CKAN2D1BWP7T)     0.06     0.00   500.29 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U20/Z (CKAN2D1BWP7T)     0.06     0.09   500.38 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/debug_select_o (net)     3     0.00     0.00   500.38 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U36/A2 (AOI221D0BWP7T)     0.06     0.00   500.38 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U36/ZN (AOI221D0BWP7T)     0.11     0.10   500.48 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n53 (net)     1     0.00     0.00     500.48 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U35/B2 (OAI22D0BWP7T)     0.11     0.00   500.48 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U35/ZN (OAI22D0BWP7T)     0.05     0.07   500.55 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_mux_out (net)     1     0.00     0.00   500.55 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D (DFCNQD1BWP7T)     0.05     0.00   500.55 f
  data arrival time                                                                    500.55

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/CP (DFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.55
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.20


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg_2_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_padoe_o_reg
            (rising edge-triggered flip-flop clocked by inverted_adbg_CLK)
  Path Group: inverted_adbg_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                    1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg_2_/CP (DFSND0BWP7T)     0.10     0.00  1000.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg_2_/Q (DFSND0BWP7T)     0.10     0.21  1000.21 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state[2] (net)     3     0.00     0.00  1000.21 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U40/A1 (NR3D0BWP7T)     0.10     0.00  1000.21 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U40/ZN (NR3D0BWP7T)     0.17     0.14  1000.34 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/shift_dr_o (net)     7     0.01     0.00  1000.34 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U18/A1 (IND2D1BWP7T)     0.17     0.00  1000.34 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U18/ZN (IND2D1BWP7T)     0.04     0.11  1000.45 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/N308 (net)     1     0.00     0.00   1000.45 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_padoe_o_reg/D (DFCNQD1BWP7T)     0.04     0.00  1000.45 f
  data arrival time                                                                   1000.45

  clock inverted_adbg_CLK (rise edge)                                       500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_padoe_o_reg/CP (DFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                  -1000.45
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.70


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_/CP (DFSNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_/Q (DFSNQD1BWP7T)     0.04     0.21   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt[2] (net)     2     0.00     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U21/A1 (AO22D0BWP7T)     0.04     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U21/Z (AO22D0BWP7T)     0.04     0.08   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n9 (net)     1     0.00     0.00   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_/D (DFSNQD1BWP7T)     0.04     0.00   500.29 f
  data arrival time                                                                    500.29

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_2_/CP (DFSNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.04     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_/CP (DFSNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_/Q (DFSNQD1BWP7T)     0.05     0.22   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt[0] (net)     3     0.00     0.00   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U19/A1 (AO22D0BWP7T)     0.05     0.00   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U19/Z (AO22D0BWP7T)     0.04     0.08   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n7 (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_/D (DFSNQD1BWP7T)     0.04     0.00   500.30 f
  data arrival time                                                                    500.30

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_0_/CP (DFSNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.04     500.74
  data required time                                                                   500.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.74
  data arrival time                                                                   -500.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_/CP (DFSNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_/Q (DFSNQD1BWP7T)     0.05     0.22   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt[1] (net)     3     0.01     0.00   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U20/A1 (AO22D0BWP7T)     0.05     0.00   500.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U20/Z (AO22D0BWP7T)     0.04     0.08   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n8 (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_/D (DFSNQD1BWP7T)     0.04     0.00   500.30 f
  data arrival time                                                                    500.30

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_1_/CP (DFSNQD1BWP7T)     0.00   500.70 r
  library hold time                                                           0.04     500.74
  data required time                                                                   500.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.74
  data arrival time                                                                   -500.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.07     0.25   500.25 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U5/A2 (OAI21D0BWP7T)     0.07     0.00   500.25 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U5/ZN (OAI21D0BWP7T)     0.06     0.06   500.32 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n11 (net)     1     0.00     0.00   500.32 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/D (DFCND0BWP7T)     0.06     0.00   500.32 f
  data arrival time                                                                    500.32

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.00   500.70 r
  library hold time                                                           0.05     500.75
  data required time                                                                   500.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.75
  data arrival time                                                                   -500.32
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[0] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U39/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U39/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N30 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[1] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U38/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U38/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N31 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[2] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U37/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U37/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N32 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[3] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U36/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U36/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N33 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[4] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U35/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U35/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N34 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[5] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U34/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U34/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N35 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[6] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U33/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U33/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N36 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[7] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U32/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U32/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N37 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[8] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U31/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U31/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N38 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[9] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U30/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U30/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N39 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[10] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U29/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U29/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N40 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[11] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U28/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U28/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N41 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[12] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U27/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U27/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N42 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[13] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U26/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U26/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N43 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[14] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U25/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U25/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N44 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[15] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U24/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U24/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N45 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[16] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U52/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U52/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N46 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[17] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U51/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U51/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N47 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[18] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U50/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U50/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N48 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[19] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U49/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U49/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N49 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[20] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U48/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U48/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N50 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[21] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U47/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U47/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N51 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[22] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U46/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U46/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N52 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[23] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U45/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U45/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N53 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[24] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U44/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U44/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N54 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[25] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U43/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U43/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N55 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[26] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U42/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U42/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N56 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[27] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U41/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U41/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N57 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[28] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U40/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U40/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N58 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[29] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U23/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U23/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N59 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/Q (EDFCNQD1BWP7T)     0.03     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[30] (net)     1     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U22/A1 (AO22D0BWP7T)     0.03     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U22/Z (AO22D0BWP7T)     0.04     0.07   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N60 (net)     1     0.00     0.00   500.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_/D (EDFCNQD1BWP7T)     0.04     0.00   500.26 f
  data arrival time                                                                    500.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.26
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.40


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/Q (EDFCNQD1BWP7T)     0.04     0.19   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[7] (net)     2     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[7] (spi_slave_tx_DW01_inc_0)     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[7] (net)     0.00     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1/A2 (CKXOR2D0BWP7T)     0.04     0.00   500.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1/Z (CKXOR2D0BWP7T)     0.04     0.10   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[7] (net)     1     0.00     0.00   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[7] (spi_slave_tx_DW01_inc_0)     0.00   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N19 (net)     0.00     0.00   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U55/A1 (INR2XD0BWP7T)     0.04     0.00   500.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U55/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N27 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/Q (EDFCNQD1BWP7T)     0.07     0.21   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[0] (net)     4     0.01     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[0] (spi_slave_tx_DW01_inc_0)     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[0] (net)     0.01     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U2/I (CKND0BWP7T)     0.07     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U2/ZN (CKND0BWP7T)     0.05     0.05   500.26 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[0] (net)     1     0.00     0.00   500.26 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[0] (spi_slave_tx_DW01_inc_0)     0.00   500.26 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N12 (net)     0.00     0.00   500.26 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U56/A1 (INR2XD0BWP7T)     0.05     0.00   500.26 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U56/ZN (INR2XD0BWP7T)     0.05     0.07   500.33 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N20 (net)     1     0.00     0.00   500.33 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/D (EDFCNQD1BWP7T)     0.05     0.00   500.33 r
  data arrival time                                                                    500.33

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.06     500.64
  data required time                                                                   500.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.64
  data arrival time                                                                   -500.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/Q (EDFCNQD1BWP7T)     0.04     0.20   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[4] (net)     2     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[4] (spi_slave_tx_DW01_inc_0)     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[4] (net)     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_4/A (HA1D0BWP7T)     0.04     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_4/S (HA1D0BWP7T)     0.04     0.10   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[4] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[4] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N16 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U10/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U10/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N24 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/Q (EDFCNQD1BWP7T)     0.04     0.20   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[5] (net)     2     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[5] (spi_slave_tx_DW01_inc_0)     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[5] (net)     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_5/A (HA1D0BWP7T)     0.04     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_5/S (HA1D0BWP7T)     0.04     0.10   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[5] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[5] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N17 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U9/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U9/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N25 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/Q (EDFCNQD1BWP7T)     0.04     0.20   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[6] (net)     2     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[6] (spi_slave_tx_DW01_inc_0)     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[6] (net)     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_6/A (HA1D0BWP7T)     0.04     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_6/S (HA1D0BWP7T)     0.04     0.10   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[6] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[6] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N18 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U8/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U8/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N26 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/Q (EDFCNQD1BWP7T)     0.04     0.20   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[3] (net)     2     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[3] (spi_slave_tx_DW01_inc_0)     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[3] (net)     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_3/A (HA1D0BWP7T)     0.04     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_3/S (HA1D0BWP7T)     0.04     0.10   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[3] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[3] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N15 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U11/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U11/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N23 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/Q (EDFCNQD1BWP7T)     0.04     0.20   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[2] (net)     2     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[2] (spi_slave_tx_DW01_inc_0)     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[2] (net)     0.00     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_2/A (HA1D0BWP7T)     0.04     0.00   500.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_2/S (HA1D0BWP7T)     0.04     0.10   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[2] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[2] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N14 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U12/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U12/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N22 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/Q (EDFCNQD1BWP7T)     0.07     0.21   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[0] (net)     4     0.01     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[0] (spi_slave_tx_DW01_inc_0)     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/A[0] (net)     0.01     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_1/B (HA1D0BWP7T)     0.07     0.00   500.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/U1_1_1/S (HA1D0BWP7T)     0.04     0.08   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[1] (net)     1     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69/SUM[1] (spi_slave_tx_DW01_inc_0)     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N13 (net)     0.00     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U13/A1 (INR2XD0BWP7T)     0.04     0.00   500.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U13/ZN (INR2XD0BWP7T)     0.04     0.07   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N21 (net)     1     0.00     0.00   500.36 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_/D (EDFCNQD1BWP7T)     0.04     0.00   500.36 f
  data arrival time                                                                    500.36

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.04     500.66
  data required time                                                                   500.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.66
  data arrival time                                                                   -500.36
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_5_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_6_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_7_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_5_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_6_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_2_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_1_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/E (EDFCNQD1BWP7T)     0.54     0.00   500.57 r
  data arrival time                                                                    500.57

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_0_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.14     500.56
  data required time                                                                   500.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.56
  data arrival time                                                                   -500.57
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.01


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_1_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_2_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_30_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg_7_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
              (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/CP (DFCND0BWP7T)     0.10     0.00   500.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg/QN (DFCND0BWP7T)     0.05     0.25   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n24 (net)     2     0.00     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/A1 (ND2D1BWP7T)     0.05     0.00   500.25 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U4/ZN (ND2D1BWP7T)     0.54     0.32   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N7 (net)    22     0.05     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/I (CKBD1BWP7T)     0.54     0.00   500.57 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3/Z (CKBD1BWP7T)     0.49     0.36   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/n3 (net)    20     0.05     0.00   500.93 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_/E (EDFCNQD1BWP7T)     0.49     0.00   500.93 r
  data arrival time                                                                    500.93

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_31_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.13     500.57
  data required time                                                                   500.57
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.57
  data arrival time                                                                   -500.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_4_/CP
              (internal path startpoint clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  input external delay                                                        0.00    1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_4_/Q (DFCNQD1BWP7T)     0.03     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter[4] (net)     1     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter[4] (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in[4] (spi_slave_tx)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_/D (EDFCNQD1BWP7T)     0.03     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.53


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_3_/CP
              (internal path startpoint clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  input external delay                                                        0.00    1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_3_/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg_3_/Q (DFCNQD1BWP7T)     0.03     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter[3] (net)     1     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter[3] (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter[3] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in[3] (spi_slave_tx)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in[3] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_/D (EDFCNQD1BWP7T)     0.03     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.53


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data[0] (net)     1     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data[0] (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_data[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data[0] (spi_slave_tx)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U54/A1 (CKAN2D1BWP7T)     0.03     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U54/Z (CKAN2D1BWP7T)     0.03     0.06  1000.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/N29 (net)     1     0.00     0.00  1000.26 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/D (EDFCNQD1BWP7T)     0.03     0.00  1000.26 f
  data arrival time                                                                   1000.26

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg_0_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.59


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_6_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q (DFCNQD1BWP7T)     0.15     0.27  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (net)     9     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (spi_slave_tx)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_6_/E (EDFCNQD1BWP7T)     0.15     0.00  1000.27 f
  data arrival time                                                                   1000.27

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_6_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.27
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.60


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_5_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q (DFCNQD1BWP7T)     0.15     0.27  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (net)     9     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (spi_slave_tx)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_5_/E (EDFCNQD1BWP7T)     0.15     0.00  1000.27 f
  data arrival time                                                                   1000.27

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_5_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.27
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.60


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q (DFCNQD1BWP7T)     0.15     0.27  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (net)     9     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (spi_slave_tx)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_/E (EDFCNQD1BWP7T)     0.15     0.00  1000.27 f
  data arrival time                                                                   1000.27

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_4_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.27
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.60


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q (DFCNQD1BWP7T)     0.15     0.27  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (net)     9     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (spi_slave_tx)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_/E (EDFCNQD1BWP7T)     0.15     0.00  1000.27 f
  data arrival time                                                                   1000.27

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_3_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.27
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.60


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_7_
            (rising edge-triggered flip-flop clocked by inverted_spi_slave_CLK)
  Path Group: inverted_spi_slave_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/CP (DFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q (DFCNQD1BWP7T)     0.15     0.27  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (net)     9     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd (spi_slave_controller_DUMMY_CYCLES32)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/tx_counter_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (spi_slave_tx)     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_in_upd (net)     0.02     0.00  1000.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_7_/E (EDFCNQD1BWP7T)     0.15     0.00  1000.27 f
  data arrival time                                                                   1000.27

  clock inverted_spi_slave_CLK (rise edge)                                  500.00     500.00
  clock network delay (ideal)                                                 0.00     500.00
  clock uncertainty                                                           0.70     500.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg_7_/CP (EDFCNQD1BWP7T)     0.00   500.70 r
  library hold time                                                          -0.03     500.67
  data required time                                                                   500.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                   500.67
  data arrival time                                                                  -1000.27
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          499.60


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[7] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_7_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[5] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_5_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[1] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[6] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_6_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[4] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_4_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[0] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_/Q (DFSNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[3] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_3_/D (DFSNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_3_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_/Q (DFSNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle[2] (net)     1     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_2_/D (DFSNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg_2_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_7_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_7_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[7] (net)     3     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[7] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[7] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[7] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[7] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[7] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[7] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[7] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[7] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_7_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_6_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_6_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[6] (net)     3     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[6] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[6] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[6] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[6] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[6] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[6] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[6] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[6] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_6_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_5_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_5_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[5] (net)     3     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[5] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[5] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[5] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[5] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[5] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[5] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[5] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[5] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_5_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_4_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_4_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[4] (net)     3     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[4] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[4] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[4] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[4] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[4] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_4_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_0_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_0_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[0] (net)     3     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[0] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[0] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[0] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[0] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[0] (net)     0.00     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_0_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_1_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_1_/Q (EDFCNQD1BWP7T)     0.05     0.20  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[1] (net)     3     0.01     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[1] (dc_token_ring_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[1] (net)     0.01     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[1] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[1] (net)     0.01     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[1] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[1] (net)     0.01     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[1] (dc_synchronizer_8_0000000c_1)     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[1] (net)     0.01     0.00  1000.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_/D (DFCNQD1BWP7T)     0.05     0.00  1000.20 f
  data arrival time                                                                   1000.20

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_1_/CP (DFCNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.05    1000.75
  data required time                                                                  1000.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.75
  data arrival time                                                                  -1000.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_3_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_3_/CP (DFSNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_3_/Q (DFSNQD1BWP7T)     0.06     0.22  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[3] (net)     4     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[3] (dc_token_ring_8_0000000c_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[3] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[3] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[3] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[3] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[3] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[3] (dc_synchronizer_8_0000000c_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[3] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_/D (DFSNQD1BWP7T)     0.06     0.00  1000.22 f
  data arrival time                                                                   1000.22

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_3_/CP (DFSNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.04    1000.74
  data required time                                                                  1000.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.74
  data arrival time                                                                  -1000.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.52


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_2_
              (rising edge-triggered flip-flop clocked by gated_clocks)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock gated_clocks (rise edge)                                           1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_2_/CP (DFSNQD1BWP7T)     0.10     0.00  1000.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg_2_/Q (DFSNQD1BWP7T)     0.06     0.22  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[2] (net)     4     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state[2] (dc_token_ring_8_0000000c_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[2] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_token[2] (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/write_token[2] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[2] (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/write_token[2] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[2] (dc_synchronizer_8_0000000c_1)     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_in[2] (net)     0.01     0.00  1000.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_/D (DFSNQD1BWP7T)     0.06     0.00  1000.22 f
  data arrival time                                                                   1000.22

  clock spi_sck (rise edge)                                                1000.00    1000.00
  clock network delay (ideal)                                                 0.00    1000.00
  clock uncertainty                                                           0.70    1000.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_2_/CP (DFSNQD1BWP7T)     0.00  1000.70 r
  library hold time                                                           0.04    1000.74
  data required time                                                                  1000.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                  1000.74
  data arrival time                                                                  -1000.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.51


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg_0_/Q (DFCNQD1BWP7T)     0.04     0.21     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out[0] (net)     2     0.00     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out[0] (dc_synchronizer_1_0_0)     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_up (net)     0.00     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U19/A2 (OR2D1BWP7T)     0.04     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U19/Z (OR2D1BWP7T)     0.03     0.07     0.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/N0 (net)     1     0.00     0.00     0.27 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.27 f
  data arrival time                                                                      0.27

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.27
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[4] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[3] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[2] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_3_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[6] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_/Q (DFSNQD1BWP7T)     0.05     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/dummy_cycles[5] (net)     3     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U26/B2 (MOAI22D1BWP7T)     0.05     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U26/ZN (MOAI22D1BWP7T)     0.03     0.07     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/n41 (net)     1     0.00     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_/D (DFSNQD1BWP7T)     0.03     0.00     0.29 f
  data arrival time                                                                      0.29

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg_5_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[30] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[7] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[8] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[11] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[12] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[13] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[14] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[15] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[16] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[17] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[18] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[19] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[20] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[21] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[22] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[23] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[24] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[25] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[26] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[27] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[28] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[29] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_30_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[9] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_0_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[0] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_1_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[1] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_2_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[2] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_3_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[3] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_4_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[4] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_5_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[5] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_6_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[6] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_7_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_5_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[5] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[10] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[7] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[4] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_5_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[5] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_6_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[6] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_0_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[0] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[4] (net)     3     0.01     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U35/A2 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U35/Z (AO22D0BWP7T)     0.04     0.09     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n15 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_/D (DFCNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[6] (net)     3     0.01     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U32/A2 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U32/Z (AO22D0BWP7T)     0.04     0.09     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n13 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_/D (DFCNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[3] (net)     3     0.01     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U34/A2 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U34/Z (AO22D0BWP7T)     0.04     0.09     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n16 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_/D (DFCNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_3_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_/Q (DFCNQD1BWP7T)     0.05     0.21     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[5] (net)     3     0.01     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U36/A2 (AO22D0BWP7T)     0.05     0.00     0.21 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U36/Z (AO22D0BWP7T)     0.04     0.09     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n14 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_/D (DFCNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_/Q (DFCNQD1BWP7T)     0.05     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[7] (net)     3     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U33/A2 (AO22D0BWP7T)     0.05     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U33/Z (AO22D0BWP7T)     0.04     0.09     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n19 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_/D (DFCNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.45


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_7_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[7] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/U4/B1 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/U4/Z (AO22D0BWP7T)     0.04     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/n4 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_0_/D (DFSNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_0_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_1_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[1] (net)     3     0.01     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/U4/B1 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/U4/Z (AO22D0BWP7T)     0.04     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/n3 (net)     1     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_2_/D (DFSNQD1BWP7T)     0.04     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_2_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/Q (DFSNQD1BWP7T)     0.06     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[1] (net)     4     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/U3/A1 (AO22D0BWP7T)     0.06     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/U3/Z (AO22D0BWP7T)     0.04     0.09     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/n5 (net)     1     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/D (DFSNQD1BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.44


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_1_/Q (DFSNQD1BWP7T)     0.06     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state[1] (net)     4     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_/D (EDFCNQD1BWP7T)     0.06     0.00     0.22 f
  data arrival time                                                                      0.22

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg_2_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/Q (DFSNQD1BWP7T)     0.06     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[3] (net)     4     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/U3/A1 (AO22D0BWP7T)     0.06     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/U3/Z (AO22D0BWP7T)     0.04     0.09     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/n2 (net)     1     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/D (DFSNQD1BWP7T)     0.04     0.00     0.31 f
  data arrival time                                                                      0.31

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.04       0.74
  data required time                                                                     0.74
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.74
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_3_/Q (DFSNQD1BWP7T)     0.06     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state[3] (net)     4     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/D (EDFCNQD1BWP7T)     0.06     0.00     0.22 f
  data arrival time                                                                      0.22

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg_4_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.05       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.43


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_/Q (DFCNQD1BWP7T)     0.05     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[2] (net)     3     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U31/A1 (AO221D0BWP7T)     0.05     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U31/Z (AO221D0BWP7T)     0.05     0.11     0.33 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n17 (net)     1     0.00     0.00     0.33 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_/D (DFCNQD1BWP7T)     0.05     0.00     0.33 f
  data arrival time                                                                      0.33

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_2_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.42


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_/CP (DFSNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_/Q (DFSNQD1BWP7T)     0.08     0.20     0.20 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[0] (net)     4     0.01     0.00     0.20 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U29/A2 (AO221D0BWP7T)     0.08     0.00     0.20 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U29/Z (AO221D0BWP7T)     0.05     0.10     0.30 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n20 (net)     1     0.00     0.00     0.30 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_/D (DFSNQD1BWP7T)     0.05     0.00     0.30 r
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_0_/CP (DFSNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.01       0.71
  data required time                                                                     0.71
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.71
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_/Q (DFCNQD1BWP7T)     0.06     0.22     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt[1] (net)     4     0.01     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U30/A1 (AO221D0BWP7T)     0.06     0.00     0.22 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U30/Z (AO221D0BWP7T)     0.05     0.11     0.33 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/n18 (net)     1     0.00     0.00     0.33 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_/D (DFCNQD1BWP7T)     0.05     0.00     0.33 f
  data arrival time                                                                      0.33

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.33
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.41


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_31_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_31_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[31] (net)     1     0.00     0.00     0.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U64/B1 (AO22D0BWP7T)     0.03     0.00     0.19 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U64/Z (AO22D0BWP7T)     0.06     0.10     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[31] (net)     2     0.00     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[31] (spi_slave_rx)     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[31] (net)     0.00     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[31] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[31] (net)     0.00     0.00     0.29 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_31_/D (EDFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_31_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.37


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_8_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_8_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[8] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U63/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U63/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[8] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[8] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[8] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[8] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[8] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_8_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_8_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_9_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_9_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[9] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U62/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U62/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[9] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[9] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[9] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[9] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[9] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_9_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_9_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_12_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_11_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[11] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U59/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U59/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[12] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[12] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[12] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[12] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[12] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_12_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_12_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_13_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_12_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[12] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U58/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U58/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[13] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[13] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[13] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[13] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[13] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_13_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_13_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_14_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_13_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[13] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U57/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U57/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[14] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[14] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[14] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[14] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[14] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_14_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_14_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_15_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_14_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[14] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U56/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U56/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[15] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[15] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[15] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[15] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[15] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_15_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_15_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_16_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_15_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[15] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U55/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U55/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[16] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[16] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[16] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[16] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[16] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_16_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_16_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_17_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_16_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[16] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U54/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U54/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[17] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[17] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[17] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[17] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[17] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_17_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_17_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_18_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_17_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[17] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U53/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U53/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[18] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[18] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[18] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[18] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[18] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_18_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_18_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_19_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_18_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[18] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U52/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U52/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[19] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[19] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[19] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[19] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[19] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_19_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_19_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_20_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_19_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[19] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U51/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U51/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[20] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[20] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[20] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[20] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[20] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_20_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_20_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_21_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_20_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[20] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U50/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U50/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[21] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[21] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[21] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[21] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[21] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_21_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_21_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_22_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_21_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[21] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U49/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U49/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[22] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[22] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[22] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[22] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[22] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_22_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_22_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_23_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_22_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[22] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U48/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U48/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[23] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[23] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[23] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[23] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[23] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_23_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_23_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_24_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_23_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[23] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U47/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U47/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[24] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[24] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[24] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[24] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[24] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_24_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_24_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_25_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_24_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[24] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U46/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U46/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[25] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[25] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[25] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[25] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[25] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_25_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_25_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_26_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_25_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[25] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U45/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U45/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[26] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[26] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[26] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[26] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[26] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_26_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_26_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_27_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_26_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[26] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U44/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U44/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[27] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[27] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[27] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[27] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[27] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_27_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_27_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_28_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_27_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[27] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U43/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U43/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[28] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[28] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[28] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[28] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[28] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_28_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_28_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_29_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_28_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[28] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U42/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U42/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[29] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[29] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[29] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[29] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[29] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_29_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_29_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_30_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_29_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[29] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U41/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U41/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[30] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[30] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[30] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[30] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[30] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_30_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_30_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_10_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[10] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U61/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U61/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[10] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[10] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[10] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[10] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[10] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_10_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_10_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_11_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg_10_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[10] (net)     3     0.00     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U60/A2 (AO22D0BWP7T)     0.05     0.00     0.20 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U60/Z (AO22D0BWP7T)     0.06     0.10     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[11] (net)     2     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data[11] (spi_slave_rx)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/rx_data[11] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[11] (spi_slave_controller_DUMMY_CYCLES32)     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/rx_data[11] (net)     0.00     0.00     0.30 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_11_/D (EDFCNQD1BWP7T)     0.06     0.00     0.30 f
  data arrival time                                                                      0.30

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg_11_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.36


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_6_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_6_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_6_/CP (EDFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_6_/QN (EDFCND1BWP7T)     0.04     0.24     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/n4 (net)     1     0.00     0.00     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U17/A2 (OAI221D0BWP7T)     0.04     0.00     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U17/ZN (OAI221D0BWP7T)     0.08     0.07     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/rd_data[6] (net)     1     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/rd_data[6] (spi_slave_regs_REG_SIZE8)     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/reg_data[6] (net)     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U122/A1 (AO22D0BWP7T)     0.08     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U122/Z (AO22D0BWP7T)     0.04     0.09     0.40 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/N152 (net)     1     0.00     0.00     0.40 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_6_/D (DFCNQD1BWP7T)     0.04     0.00     0.40 f
  data arrival time                                                                      0.40

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.40
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.35


  Startpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_7_
              (rising edge-triggered flip-flop clocked by spi_sck)
  Endpoint: top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_7_
            (rising edge-triggered flip-flop clocked by spi_sck)
  Path Group: spi_sck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_7_/CP (EDFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg_7_/QN (EDFCND1BWP7T)     0.04     0.24     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/n3 (net)     1     0.00     0.00     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U15/A2 (OAI221D0BWP7T)     0.04     0.00     0.24 r
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U15/ZN (OAI221D0BWP7T)     0.08     0.07     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/rd_data[7] (net)     1     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/rd_data[7] (spi_slave_regs_REG_SIZE8)     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/reg_data[7] (net)     0.00     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U121/A1 (AO22D0BWP7T)     0.08     0.00     0.31 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U121/Z (AO22D0BWP7T)     0.04     0.09     0.40 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/N153 (net)     1     0.00     0.00     0.40 f
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_7_/D (DFCNQD1BWP7T)     0.04     0.00     0.40 f
  data arrival time                                                                      0.40

  clock spi_sck (rise edge)                                                   0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.40
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.35


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff_reg_0_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_tck_reg_0_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff_reg_0_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff_reg_0_/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff[0] (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_tck_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_tck_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1 (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/Q (DFCNQD1BWP7T)     0.03     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1 (net)     1     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.56


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2 (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/D (DFCNQD1BWP7T)     0.04     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2 (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/D (DFCNQD1BWP7T)     0.04     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.55


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_0_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[1] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_0_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_0_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[6] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_5_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[5] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_4_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[4] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_3_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[3] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_2_/Q (EDFCNQD1BWP7T)     0.03     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[2] (net)     1     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_/D (EDFCNQD1BWP7T)     0.03     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_1_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.03       0.67
  data required time                                                                     0.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.67
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.48


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/Q (DFCNQD1BWP7T)     0.04     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U71/A1 (XOR2D1BWP7T)     0.04     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U71/Z (XOR2D1BWP7T)     0.03     0.07     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/n12 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg/Q (DFCNQD1BWP7T)     0.04     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U311/A1 (XOR2D1BWP7T)     0.04     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U311/Z (XOR2D1BWP7T)     0.03     0.07     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/n114 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_/Q (EDFCNQD1BWP7T)     0.04     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[10] (net)     2     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_/D (EDFCNQD1BWP7T)     0.04     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_9_/Q (EDFCNQD1BWP7T)     0.04     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[9] (net)     2     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_/D (EDFCNQD1BWP7T)     0.04     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_8_/Q (EDFCNQD1BWP7T)     0.04     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[8] (net)     2     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_/D (EDFCNQD1BWP7T)     0.04     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_7_/Q (EDFCNQD1BWP7T)     0.04     0.19     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[7] (net)     2     0.00     0.00     0.19 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_/D (EDFCNQD1BWP7T)     0.04     0.00     0.19 f
  data arrival time                                                                      0.19

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_6_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_31_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_8_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_31_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_31_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[31] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[24] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[24] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U102/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U102/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n223 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_8_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_8_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_24_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_1_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_24_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_24_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[24] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[17] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[17] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U110/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U110/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n231 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_1_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_1_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_30_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_7_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_30_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_30_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[30] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[23] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[23] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U103/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U103/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n224 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_7_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_29_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_6_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_29_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_29_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[29] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[22] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[22] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U104/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U104/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n225 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_6_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_28_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_5_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_28_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_28_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[28] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[21] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[21] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U105/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U105/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n226 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_5_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_27_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_4_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_27_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_27_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[27] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[20] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[20] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U106/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U106/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n227 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_4_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_26_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_3_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_26_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_26_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[26] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[19] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[19] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U107/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U107/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n228 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_3_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_3_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_25_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_2_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_25_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_25_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[25] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[18] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[18] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U108/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U108/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n229 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_2_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_2_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_23_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_0_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_23_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_23_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[23] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[16] (adbg_or1k_module_NB_CORES1)     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_register_i[16] (net)     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U109/A1 (AO222D1BWP7T)     0.05     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U109/Z (AO222D1BWP7T)     0.03     0.08     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n230 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_0_/D (DFCNQD1BWP7T)     0.03     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/address_counter_reg_0_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/Q (DFCNQD1BWP7T)     0.04     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U30/B1 (AO32D1BWP7T)     0.04     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/U30/Z (AO32D1BWP7T)     0.03     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/n88 (net)     1     0.00     0.00       0.29 f
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/D (DFCNQD1BWP7T)     0.03     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n71 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U253/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U253/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n453 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_5_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n70 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U251/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U251/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n452 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_6_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n69 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U249/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U249/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n451 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_7_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n68 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U247/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U247/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n450 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_8_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n67 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U245/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U245/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n449 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_9_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n66 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U243/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U243/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n448 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_10_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n65 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U241/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U241/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n447 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_11_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n64 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U239/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U239/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n446 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_12_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n63 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U237/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U237/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n445 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_13_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n62 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U235/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U235/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n444 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_14_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n61 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U233/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U233/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n443 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_15_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n60 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U231/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U231/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n442 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_16_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n59 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U229/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U229/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n441 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_17_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n58 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U227/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U227/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n440 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_18_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n57 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U265/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U265/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n439 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_19_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n56 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U225/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U225/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n438 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_20_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n55 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U223/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U223/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n437 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_21_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n54 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U221/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U221/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n436 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_22_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n53 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U219/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U219/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n435 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_23_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n52 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U217/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U217/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n434 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_24_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n51 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U215/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U215/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n433 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_25_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n50 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U213/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U213/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n432 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_26_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n49 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U211/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U211/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n431 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_27_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n48 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U209/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U209/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n430 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_28_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n47 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U207/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U207/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n429 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_29_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n46 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U203/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U203/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n428 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_30_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n45 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U205/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U205/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n427 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_31_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n72 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U255/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U255/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n454 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_4_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n76 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U261/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U261/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n457 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_0_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n75 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U263/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U263/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n458 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_1_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n73 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U257/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U257/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n455 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_3_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_/CP (DFCND1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_/QN (DFCND1BWP7T)     0.03     0.23     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n74 (net)     1     0.00     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U259/A1 (OAI21D0BWP7T)     0.03     0.00     0.23 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U259/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n456 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg_2_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_34_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_33_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_34_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_34_/Q (DFCNQD1BWP7T)     0.04     0.21     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg[34] (net)     2     0.00     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U423/A1 (ND2D1BWP7T)     0.04     0.00     0.21 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U423/ZN (ND2D1BWP7T)     0.03     0.03     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n199 (net)     1     0.00     0.00     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U422/B (OAI21D0BWP7T)     0.03     0.00     0.24 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U422/ZN (OAI21D0BWP7T)     0.05     0.05     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/n393 (net)     1     0.00     0.00     0.28 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_33_/D (DFCND1BWP7T)     0.05     0.00     0.28 f
  data arrival time                                                                      0.28

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg_33_/CP (DFCND1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.47


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[31] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U201/A2 (AO22D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U201/Z (AO22D0BWP7T)     0.04     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n168 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_/D (DFCNQD1BWP7T)     0.04     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_31_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[11] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_10_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_22_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_22_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_22_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[22] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_21_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[21] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_20_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[20] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_19_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[19] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_18_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[18] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_17_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[17] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_16_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[16] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_15_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[15] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_14_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[14] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_13_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[13] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_/CP (EDFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_12_/Q (EDFCNQD1BWP7T)     0.05     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg[12] (net)     3     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_/D (EDFCNQD1BWP7T)     0.05     0.00     0.20 f
  data arrival time                                                                      0.20

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg_11_/CP (EDFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                          -0.04       0.66
  data required time                                                                     0.66
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.66
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[28] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U256/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U256/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n171 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_28_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[27] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U254/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U254/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n172 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_27_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[26] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U252/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U252/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n173 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_26_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[25] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U250/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U250/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n174 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_25_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[24] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U248/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U248/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n175 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_24_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[23] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U246/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U246/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n176 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_23_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[22] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U244/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U244/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n177 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_22_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[21] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U242/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U242/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n178 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_21_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[20] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U240/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U240/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n179 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_20_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[19] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U238/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U238/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n180 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_19_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[18] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U236/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U236/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n181 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_18_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[17] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U234/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U234/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n182 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_17_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[16] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U232/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U232/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n183 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_16_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[15] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U230/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U230/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n184 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_15_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[14] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U228/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U228/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n185 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_14_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[13] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U226/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U226/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n186 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_13_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[12] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U224/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U224/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n187 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_12_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[11] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U222/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U222/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n188 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_11_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[10] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U220/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U220/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n189 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_10_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[9] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U218/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U218/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n190 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_9_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[8] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U216/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U216/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n191 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_8_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[7] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U214/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U214/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n192 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_7_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[6] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U212/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U212/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n193 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_6_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[5] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U210/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U210/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n194 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_5_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[4] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U208/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U208/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n195 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_4_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[3] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U206/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U206/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n196 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_3_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


  Startpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_
              (rising edge-triggered flip-flop clocked by tck)
  Endpoint: top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_
            (rising edge-triggered flip-flop clocked by tck)
  Path Group: tck
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pulpino_top_pads   TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_/CP (DFCNQD1BWP7T)     0.10     0.00     0.00 r
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_/Q (DFCNQD1BWP7T)     0.04     0.20     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg[2] (net)     2     0.00     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U204/A2 (IOA21D0BWP7T)     0.04     0.00     0.20 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U204/ZN (IOA21D0BWP7T)     0.06     0.08     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/n197 (net)     1     0.00     0.00     0.29 f
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_/D (DFCNQD1BWP7T)     0.06     0.00     0.29 f
  data arrival time                                                                      0.29

  clock tck (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  clock uncertainty                                                           0.70       0.70
  top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg_2_/CP (DFCNQD1BWP7T)     0.00     0.70 r
  library hold time                                                           0.05       0.75
  data required time                                                                     0.75
  ----------------------------------------------------------------------------------------------
  data required time                                                                     0.75
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.46


1
