>Dmel_RG2
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG3
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG5
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG9
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG18N
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG19
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG22
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG24
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG25
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG28
GTGCTGCATTTTCGCCCCTCTGTTA
>Dmel_RG32N
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG34
GTGCTACATTTTCGCCTCTCTGTTA
>Dmel_RG36
GTGCTGCATTTTCGCCTCTCTGTTA
>Dmel_RG38N
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD03
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD06
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD105
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD106
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD146
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD15
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD197
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD199
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD201
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD221
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD224
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD225
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD233
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD235
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD238
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD243
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD251
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD255
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD63
GTGCTGCATTTTCGCCTCTCTGTTA
>Dsim_MD72
GTGCTGCATTTTCGCCTCTCTGTCA
>Dsim_MD73
GTGCTGCATTTTCGCCTCTCTGTTA
>Dyak_528_3986
GTGCTGTGTTTTCGCCCCTCTGTTA
>Dere_528_3986
GCGCTGCGTTTTCGCCTCTCTGTTA
