\hypertarget{stm32f4xx__hal__sdram_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+sdram.\+h}
\label{stm32f4xx__hal__sdram_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_sdram.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_sdram.h}}
\mbox{\hyperlink{stm32f4xx__hal__sdram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00038}00038 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00039}00039 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00040}00040 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00042}00042 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00043}00043  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00044}00044 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00045}00045 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00046}00046 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00047}00047 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00048}00048 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00049}00049 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00050}00050 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00059}00059 \textcolor{comment}{/* Exported typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00060}00060 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00064}00064 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00065}00065 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00066}00066   HAL\_SDRAM\_STATE\_RESET             = 0x00,  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00067}00067   HAL\_SDRAM\_STATE\_READY             = 0x01,  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00068}00068   HAL\_SDRAM\_STATE\_BUSY              = 0x02,  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00069}00069   HAL\_SDRAM\_STATE\_ERROR             = 0x03,  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00070}00070   HAL\_SDRAM\_STATE\_WRITE\_PROTECTED   = 0x04,  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00071}00071   HAL\_SDRAM\_STATE\_PRECHARGED        = 0x05   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00073}00073 \}HAL\_SDRAM\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00074}00074 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00078}00078 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00079}00079 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00080}00080   FMC\_SDRAM\_TypeDef             *Instance;  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00082}00082   FMC\_SDRAM\_InitTypeDef         Init;       }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00084}00084   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} HAL\_SDRAM\_StateTypeDef   State;      }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00086}00086   \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}               Lock;       }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00088}00088   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}             *hdma;      }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00090}00090 \}SDRAM\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00091}00091          }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00092}00092 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00093}00093 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00094}00094 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00099}00099 \textcolor{preprocessor}{\#define \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_SDRAM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00100}00100 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00101}00101 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00102}00102 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00103}00103 \textcolor{comment}{/* Initialization/de-\/initialization functions  **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00104}00104 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Init(SDRAM\_HandleTypeDef *hsdram, FMC\_SDRAM\_TimingTypeDef *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00105}00105 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_DeInit(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00106}00106 \textcolor{keywordtype}{void} HAL\_SDRAM\_MspInit(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00107}00107 \textcolor{keywordtype}{void} HAL\_SDRAM\_MspDeInit(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00108}00108 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00109}00109 \textcolor{keywordtype}{void} HAL\_SDRAM\_IRQHandler(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00110}00110 \textcolor{keywordtype}{void} HAL\_SDRAM\_RefreshErrorCallback(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00111}00111 \textcolor{keywordtype}{void} HAL\_SDRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00112}00112 \textcolor{keywordtype}{void} HAL\_SDRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00113}00113 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00114}00114 \textcolor{comment}{/* I/O operation functions  *****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00115}00115 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Read\_8b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint8\_t *pDstBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00116}00116 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Write\_8b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint8\_t *pSrcBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00117}00117 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Read\_16b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint16\_t *pDstBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00118}00118 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Write\_16b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint16\_t *pSrcBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00119}00119 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Read\_32b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint32\_t *pDstBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00120}00120 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Write\_32b(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint32\_t *pSrcBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00122}00122 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Read\_DMA(SDRAM\_HandleTypeDef *hsdram, uint32\_t * pAddress, uint32\_t *pDstBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00123}00123 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_Write\_DMA(SDRAM\_HandleTypeDef *hsdram, uint32\_t *pAddress, uint32\_t *pSrcBuffer, uint32\_t BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00124}00124 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00125}00125 \textcolor{comment}{/* SDRAM Control functions  *****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00126}00126 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_WriteProtection\_Enable(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00127}00127 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_WriteProtection\_Disable(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00128}00128 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_SendCommand(SDRAM\_HandleTypeDef *hsdram, FMC\_SDRAM\_CommandTypeDef *Command, uint32\_t Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00129}00129 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_ProgramRefreshRate(SDRAM\_HandleTypeDef *hsdram, uint32\_t RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00130}00130 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SDRAM\_SetAutoRefreshNumber(SDRAM\_HandleTypeDef *hsdram, uint32\_t AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00131}00131 uint32\_t          HAL\_SDRAM\_GetModeStatus(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00132}00132 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00133}00133 \textcolor{comment}{/* SDRAM State functions ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00134}00134 HAL\_SDRAM\_StateTypeDef  HAL\_SDRAM\_GetState(SDRAM\_HandleTypeDef *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00135}00135 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00136}00136 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00145}00145 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00146}00146 \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00147}00147 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00148}00148 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00149}00149 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_SDRAM\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00150}00150 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00151}00151 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
