// Seed: 1311777596
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    id_5
);
  reg id_6;
  assign id_5 = 1;
  wire id_7;
  assign id_5 = -1'b0;
  bit id_8, id_9;
  initial id_6 <= 1;
  if (id_6) tri0 id_11, id_12;
  else begin : LABEL_0
    bit id_13;
    assign (pull1, highz0) id_6 = {id_13{id_9}};
    initial id_8 <= 1;
    wire id_14;
  end
  assign id_11 = id_10 * id_10;
  assign id_8  = -1;
  localparam id_15 = -1;
  assign id_11 = -1;
  assign module_1.id_0 = 0;
  assign id_11 = -1 + -1;
  wire id_16, id_17, id_18;
  id_19(
      -1 / id_15
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output supply1 id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
