sep=\t
Module Resource Usage Distribution Estimates
Generated at: Apr 11, 2025 12:56:56

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        ADDs	        LUTs	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     701(0)	     155(0)	     954(0)	     2(0)	     0(0)	
 +la0:edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=1,UUID=128'b01010111000001010100000001110110000101110111001001000100100101011001100110110101001111010011111111011000110101110100011101000110,PROBE1_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1)	   615(366)	    155(39)	   937(604)	     2(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	     49(49)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b010,PIPE=1)            	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +trigger_skipper_n:trigger_skipper                        	     65(65)	     63(63)	     98(98)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01001)              	    124(40)	      53(0)	    151(80)	     2(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01010)	     84(64)	     53(53)	     71(37)	     2(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit        	     10(10)	       0(0)	     14(14)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit         	     10(10)	       0(0)	     20(20)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	     2(2)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	     17(17)	     0(0)	     0(0)	
