
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 11.16

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    37    0.35    1.32    0.77    4.77 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00_ (net)
                  1.32    0.00    4.77 ^ vl[0]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.77   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vl[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ vtype[6]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     1    0.01    0.06    0.34    0.34 ^ vtype[6]$_DFF_PP1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         vtype[6] (net)
                  0.06    0.00    0.34 ^ _38_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.00    0.05    0.15    0.49 ^ _38_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         vtype_data_out[6] (net)
                  0.05    0.00    0.49 ^ vtype[6]$_DFF_PP1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vtype[6]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    37    0.35    1.32    0.77    4.77 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00_ (net)
                  1.32    0.00    4.77 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.77   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.45   19.55   library recovery time
                                 19.55   data required time
-----------------------------------------------------------------------------
                                 19.55   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                 14.78   slack (MET)


Startpoint: vxsat_wr_en (input port clocked by clk)
Endpoint: vcsr_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ vxsat_wr_en (in)
                                         vxsat_wr_en (net)
                  0.00    0.00    4.00 ^ _43_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.08    0.21    4.21 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         vxsat_data_out (net)
                  0.08    0.00    4.21 v _45_/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.00    0.15    0.62    4.84 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         vcsr_data_out[0] (net)
                  0.15    0.00    4.84 v vcsr_data_out[0] (out)
                                  4.84   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                 11.16   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    37    0.35    1.32    0.77    4.77 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00_ (net)
                  1.32    0.00    4.77 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.77   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.45   19.55   library recovery time
                                 19.55   data required time
-----------------------------------------------------------------------------
                                 19.55   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                 14.78   slack (MET)


Startpoint: vxsat_wr_en (input port clocked by clk)
Endpoint: vcsr_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ vxsat_wr_en (in)
                                         vxsat_wr_en (net)
                  0.00    0.00    4.00 ^ _43_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.08    0.21    4.21 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         vxsat_data_out (net)
                  0.08    0.00    4.21 v _45_/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.00    0.15    0.62    4.84 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         vcsr_data_out[0] (net)
                  0.15    0.00    4.84 v vcsr_data_out[0] (out)
                                  4.84   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                 11.16   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.33e-03   3.69e-05   2.24e-08   2.36e-03  82.6%
Combinational          4.46e-04   5.25e-05   1.26e-08   4.99e-04  17.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.77e-03   8.93e-05   3.50e-08   2.86e-03 100.0%
                          96.9%       3.1%       0.0%
