<sld_project_info>
  <project>
    <hash md5_digest_80b="361089b220062c9ff6aa"/>
  </project>
  <file_info>
    <file device="EP4CE10F17C8" path="VerilogPractise.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
