// Seed: 871861525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  assign module_1.id_8 = 0;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_22 = 1 + 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd41
) (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 _id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10
);
  logic [(  1  ) : id_7] id_12;
  localparam id_13 = -1;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
