//! **************************************************************************
// Written by: Map P.20131013 on Wed Dec 06 19:55:12 2017
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "start_button" LOCATE = SITE "P41" LEVEL 1;
COMP "clk" LOCATE = SITE "P56" LEVEL 1;
COMP "io_button[0]" LOCATE = SITE "P137" LEVEL 1;
COMP "io_button[1]" LOCATE = SITE "P140" LEVEL 1;
COMP "io_button[2]" LOCATE = SITE "P139" LEVEL 1;
COMP "io_button[3]" LOCATE = SITE "P142" LEVEL 1;
COMP "io_button[4]" LOCATE = SITE "P138" LEVEL 1;
COMP "cclk" LOCATE = SITE "P70" LEVEL 1;
COMP "io_dip(0)" LOCATE = SITE "P120" LEVEL 1;
COMP "io_dip(1)" LOCATE = SITE "P121" LEVEL 1;
COMP "io_dip(2)" LOCATE = SITE "P118" LEVEL 1;
COMP "io_dip(3)" LOCATE = SITE "P119" LEVEL 1;
COMP "io_dip(4)" LOCATE = SITE "P116" LEVEL 1;
COMP "io_dip(5)" LOCATE = SITE "P117" LEVEL 1;
COMP "io_dip(6)" LOCATE = SITE "P114" LEVEL 1;
COMP "io_dip(7)" LOCATE = SITE "P115" LEVEL 1;
COMP "io_dip(8)" LOCATE = SITE "P112" LEVEL 1;
COMP "io_dip(9)" LOCATE = SITE "P111" LEVEL 1;
COMP "rst_n" LOCATE = SITE "P38" LEVEL 1;
COMP "io_led[0]" LOCATE = SITE "P97" LEVEL 1;
COMP "io_led[1]" LOCATE = SITE "P98" LEVEL 1;
COMP "io_led[2]" LOCATE = SITE "P94" LEVEL 1;
COMP "io_led[3]" LOCATE = SITE "P95" LEVEL 1;
COMP "io_led[4]" LOCATE = SITE "P92" LEVEL 1;
COMP "io_led[5]" LOCATE = SITE "P93" LEVEL 1;
COMP "io_led[6]" LOCATE = SITE "P87" LEVEL 1;
COMP "io_led[7]" LOCATE = SITE "P88" LEVEL 1;
COMP "io_led[8]" LOCATE = SITE "P84" LEVEL 1;
COMP "io_led[9]" LOCATE = SITE "P85" LEVEL 1;
COMP "io_seg[0]" LOCATE = SITE "P5" LEVEL 1;
COMP "io_seg[1]" LOCATE = SITE "P8" LEVEL 1;
COMP "io_seg[2]" LOCATE = SITE "P144" LEVEL 1;
COMP "io_seg[3]" LOCATE = SITE "P143" LEVEL 1;
COMP "io_seg[4]" LOCATE = SITE "P2" LEVEL 1;
COMP "io_seg[5]" LOCATE = SITE "P6" LEVEL 1;
COMP "io_seg[6]" LOCATE = SITE "P1" LEVEL 1;
COMP "io_seg[7]" LOCATE = SITE "P141" LEVEL 1;
COMP "io_sel[0]" LOCATE = SITE "P9" LEVEL 1;
COMP "io_sel[1]" LOCATE = SITE "P10" LEVEL 1;
COMP "io_sel[2]" LOCATE = SITE "P7" LEVEL 1;
COMP "io_sel[3]" LOCATE = SITE "P12" LEVEL 1;
COMP "spi_sck" LOCATE = SITE "P43" LEVEL 1;
COMP "avr_rx_busy" LOCATE = SITE "P39" LEVEL 1;
COMP "led[0]" LOCATE = SITE "P134" LEVEL 1;
COMP "led[1]" LOCATE = SITE "P133" LEVEL 1;
COMP "led[2]" LOCATE = SITE "P132" LEVEL 1;
COMP "led[3]" LOCATE = SITE "P131" LEVEL 1;
COMP "led[4]" LOCATE = SITE "P127" LEVEL 1;
COMP "led[5]" LOCATE = SITE "P126" LEVEL 1;
COMP "led[6]" LOCATE = SITE "P124" LEVEL 1;
COMP "led[7]" LOCATE = SITE "P123" LEVEL 1;
COMP "io_dip(10)" LOCATE = SITE "P105" LEVEL 1;
COMP "io_dip(11)" LOCATE = SITE "P104" LEVEL 1;
COMP "io_dip(12)" LOCATE = SITE "P102" LEVEL 1;
COMP "io_dip(20)" LOCATE = SITE "P67" LEVEL 1;
COMP "io_dip(13)" LOCATE = SITE "P101" LEVEL 1;
COMP "io_dip(21)" LOCATE = SITE "P66" LEVEL 1;
COMP "io_dip(14)" LOCATE = SITE "P100" LEVEL 1;
COMP "io_dip(22)" LOCATE = SITE "P58" LEVEL 1;
COMP "io_dip(15)" LOCATE = SITE "P99" LEVEL 1;
COMP "io_dip(23)" LOCATE = SITE "P57" LEVEL 1;
COMP "io_dip(16)" LOCATE = SITE "P79" LEVEL 1;
COMP "io_dip(17)" LOCATE = SITE "P78" LEVEL 1;
COMP "io_dip(18)" LOCATE = SITE "P75" LEVEL 1;
COMP "io_dip(19)" LOCATE = SITE "P74" LEVEL 1;
COMP "avr_tx" LOCATE = SITE "P55" LEVEL 1;
COMP "spi_ss" LOCATE = SITE "P48" LEVEL 1;
COMP "io_led[10]" LOCATE = SITE "P82" LEVEL 1;
COMP "io_led[11]" LOCATE = SITE "P83" LEVEL 1;
COMP "io_led[12]" LOCATE = SITE "P80" LEVEL 1;
COMP "io_led[20]" LOCATE = SITE "P22" LEVEL 1;
COMP "io_led[13]" LOCATE = SITE "P81" LEVEL 1;
COMP "io_led[21]" LOCATE = SITE "P23" LEVEL 1;
COMP "io_led[14]" LOCATE = SITE "P11" LEVEL 1;
COMP "io_led[22]" LOCATE = SITE "P24" LEVEL 1;
COMP "io_led[15]" LOCATE = SITE "P14" LEVEL 1;
COMP "io_led[23]" LOCATE = SITE "P26" LEVEL 1;
COMP "io_led[16]" LOCATE = SITE "P15" LEVEL 1;
COMP "io_led[17]" LOCATE = SITE "P16" LEVEL 1;
COMP "io_led[18]" LOCATE = SITE "P17" LEVEL 1;
COMP "io_led[19]" LOCATE = SITE "P21" LEVEL 1;
COMP "spi_mosi" LOCATE = SITE "P44" LEVEL 1;
COMP "reset_button" LOCATE = SITE "P51" LEVEL 1;
TIMEGRP clk = BEL "processor/M_blink_q_24" BEL "processor/M_blink_q_23" BEL
        "processor/M_blink_q_22" BEL "processor/M_blink_q_21" BEL
        "processor/M_blink_q_20" BEL "processor/M_blink_q_19" BEL
        "processor/M_blink_q_18" BEL "processor/M_blink_q_17" BEL
        "processor/M_blink_q_16" BEL "processor/M_blink_q_15" BEL
        "processor/M_blink_q_14" BEL "processor/M_blink_q_13" BEL
        "processor/M_blink_q_12" BEL "processor/M_blink_q_11" BEL
        "processor/M_blink_q_10" BEL "processor/M_blink_q_9" BEL
        "processor/M_blink_q_8" BEL "processor/M_blink_q_7" BEL
        "processor/M_blink_q_6" BEL "processor/M_blink_q_5" BEL
        "processor/M_blink_q_4" BEL "processor/M_blink_q_3" BEL
        "processor/M_blink_q_2" BEL "processor/M_state_q_FSM_FFd2" BEL
        "processor/M_state_q_FSM_FFd1" BEL "processor/M_current_map_q_24" BEL
        "processor/M_current_map_q_23" BEL "processor/M_current_map_q_22" BEL
        "processor/M_current_map_q_21" BEL "processor/M_current_map_q_20" BEL
        "processor/M_current_map_q_19" BEL "processor/M_current_map_q_18" BEL
        "processor/M_current_map_q_17" BEL "processor/M_current_map_q_16" BEL
        "processor/M_current_map_q_15" BEL "processor/M_current_map_q_14" BEL
        "processor/M_current_map_q_13" BEL "processor/M_current_map_q_12" BEL
        "processor/M_current_map_q_11" BEL "processor/M_current_map_q_10" BEL
        "processor/M_current_map_q_9" BEL "processor/M_current_map_q_8" BEL
        "processor/M_current_map_q_7" BEL "processor/M_current_map_q_6" BEL
        "processor/M_current_map_q_5" BEL "processor/M_current_map_q_4" BEL
        "processor/M_current_map_q_3" BEL "processor/M_current_map_q_2" BEL
        "processor/M_current_map_q_1" BEL "processor/M_current_map_q_0" BEL
        "processor/M_current_cursor_q_24" BEL
        "processor/M_current_cursor_q_23" BEL
        "processor/M_current_cursor_q_22" BEL
        "processor/M_current_cursor_q_21" BEL
        "processor/M_current_cursor_q_20" BEL
        "processor/M_current_cursor_q_19" BEL
        "processor/M_current_cursor_q_18" BEL
        "processor/M_current_cursor_q_17" BEL
        "processor/M_current_cursor_q_16" BEL
        "processor/M_current_cursor_q_15" BEL
        "processor/M_current_cursor_q_14" BEL
        "processor/M_current_cursor_q_13" BEL
        "processor/M_current_cursor_q_12" BEL
        "processor/M_current_cursor_q_11" BEL
        "processor/M_current_cursor_q_10" BEL "processor/M_current_cursor_q_9"
        BEL "processor/M_current_cursor_q_8" BEL
        "processor/M_current_cursor_q_7" BEL "processor/M_current_cursor_q_6"
        BEL "processor/M_current_cursor_q_5" BEL
        "processor/M_current_cursor_q_4" BEL "processor/M_current_cursor_q_3"
        BEL "processor/M_current_cursor_q_2" BEL
        "processor/M_current_cursor_q_1" BEL "processor/M_current_cursor_q_0"
        BEL "processor/M_next_cursor_q_24" BEL "processor/M_next_cursor_q_23"
        BEL "processor/M_next_cursor_q_22" BEL "processor/M_next_cursor_q_21"
        BEL "processor/M_next_cursor_q_20" BEL "processor/M_next_cursor_q_19"
        BEL "processor/M_next_cursor_q_18" BEL "processor/M_next_cursor_q_17"
        BEL "processor/M_next_cursor_q_16" BEL "processor/M_next_cursor_q_15"
        BEL "processor/M_next_cursor_q_14" BEL "processor/M_next_cursor_q_13"
        BEL "processor/M_next_cursor_q_12" BEL "processor/M_next_cursor_q_11"
        BEL "processor/M_next_cursor_q_10" BEL "processor/M_next_cursor_q_9"
        BEL "processor/M_next_cursor_q_8" BEL "processor/M_next_cursor_q_7"
        BEL "processor/M_next_cursor_q_6" BEL "processor/M_next_cursor_q_5"
        BEL "processor/M_next_cursor_q_4" BEL "processor/M_next_cursor_q_3"
        BEL "processor/M_next_cursor_q_2" BEL "processor/M_next_cursor_q_1"
        BEL "processor/M_next_cursor_q_0" BEL "processor/M_direction_q_1" BEL
        "processor/M_direction_q_0" BEL "processor/M_blink_q_2_1" BEL
        "processor/M_blink_q_2_2" BEL "processor/M_blink_q_2_3" BEL
        "processor/up_btn_cond/M_ctr_q_19" BEL
        "processor/up_btn_cond/M_ctr_q_18" BEL
        "processor/up_btn_cond/M_ctr_q_17" BEL
        "processor/up_btn_cond/M_ctr_q_16" BEL
        "processor/up_btn_cond/M_ctr_q_15" BEL
        "processor/up_btn_cond/M_ctr_q_14" BEL
        "processor/up_btn_cond/M_ctr_q_13" BEL
        "processor/up_btn_cond/M_ctr_q_12" BEL
        "processor/up_btn_cond/M_ctr_q_11" BEL
        "processor/up_btn_cond/M_ctr_q_10" BEL
        "processor/up_btn_cond/M_ctr_q_9" BEL
        "processor/up_btn_cond/M_ctr_q_8" BEL
        "processor/up_btn_cond/M_ctr_q_7" BEL
        "processor/up_btn_cond/M_ctr_q_6" BEL
        "processor/up_btn_cond/M_ctr_q_5" BEL
        "processor/up_btn_cond/M_ctr_q_4" BEL
        "processor/up_btn_cond/M_ctr_q_3" BEL
        "processor/up_btn_cond/M_ctr_q_2" BEL
        "processor/up_btn_cond/M_ctr_q_1" BEL
        "processor/up_btn_cond/M_ctr_q_0" BEL
        "processor/up_btn_cond/sync/M_pipe_q_1" BEL
        "processor/up_btn_cond/sync/Mshreg_M_pipe_q_1" BEL
        "processor/left_btn_cond/M_ctr_q_19" BEL
        "processor/left_btn_cond/M_ctr_q_18" BEL
        "processor/left_btn_cond/M_ctr_q_17" BEL
        "processor/left_btn_cond/M_ctr_q_16" BEL
        "processor/left_btn_cond/M_ctr_q_15" BEL
        "processor/left_btn_cond/M_ctr_q_14" BEL
        "processor/left_btn_cond/M_ctr_q_13" BEL
        "processor/left_btn_cond/M_ctr_q_12" BEL
        "processor/left_btn_cond/M_ctr_q_11" BEL
        "processor/left_btn_cond/M_ctr_q_10" BEL
        "processor/left_btn_cond/M_ctr_q_9" BEL
        "processor/left_btn_cond/M_ctr_q_8" BEL
        "processor/left_btn_cond/M_ctr_q_7" BEL
        "processor/left_btn_cond/M_ctr_q_6" BEL
        "processor/left_btn_cond/M_ctr_q_5" BEL
        "processor/left_btn_cond/M_ctr_q_4" BEL
        "processor/left_btn_cond/M_ctr_q_3" BEL
        "processor/left_btn_cond/M_ctr_q_2" BEL
        "processor/left_btn_cond/M_ctr_q_1" BEL
        "processor/left_btn_cond/M_ctr_q_0" BEL
        "processor/left_btn_cond/sync/M_pipe_q_1" BEL
        "processor/left_btn_cond/sync/Mshreg_M_pipe_q_1" BEL
        "processor/enter_btn_cond/M_ctr_q_19" BEL
        "processor/enter_btn_cond/M_ctr_q_18" BEL
        "processor/enter_btn_cond/M_ctr_q_17" BEL
        "processor/enter_btn_cond/M_ctr_q_16" BEL
        "processor/enter_btn_cond/M_ctr_q_15" BEL
        "processor/enter_btn_cond/M_ctr_q_14" BEL
        "processor/enter_btn_cond/M_ctr_q_13" BEL
        "processor/enter_btn_cond/M_ctr_q_12" BEL
        "processor/enter_btn_cond/M_ctr_q_11" BEL
        "processor/enter_btn_cond/M_ctr_q_10" BEL
        "processor/enter_btn_cond/M_ctr_q_9" BEL
        "processor/enter_btn_cond/M_ctr_q_8" BEL
        "processor/enter_btn_cond/M_ctr_q_7" BEL
        "processor/enter_btn_cond/M_ctr_q_6" BEL
        "processor/enter_btn_cond/M_ctr_q_5" BEL
        "processor/enter_btn_cond/M_ctr_q_4" BEL
        "processor/enter_btn_cond/M_ctr_q_3" BEL
        "processor/enter_btn_cond/M_ctr_q_2" BEL
        "processor/enter_btn_cond/M_ctr_q_1" BEL
        "processor/enter_btn_cond/M_ctr_q_0" BEL
        "processor/enter_btn_cond/sync/M_pipe_q_1" BEL
        "processor/enter_btn_cond/sync/Mshreg_M_pipe_q_1" BEL
        "processor/right_btn_cond/M_ctr_q_19" BEL
        "processor/right_btn_cond/M_ctr_q_18" BEL
        "processor/right_btn_cond/M_ctr_q_17" BEL
        "processor/right_btn_cond/M_ctr_q_16" BEL
        "processor/right_btn_cond/M_ctr_q_15" BEL
        "processor/right_btn_cond/M_ctr_q_14" BEL
        "processor/right_btn_cond/M_ctr_q_13" BEL
        "processor/right_btn_cond/M_ctr_q_12" BEL
        "processor/right_btn_cond/M_ctr_q_11" BEL
        "processor/right_btn_cond/M_ctr_q_10" BEL
        "processor/right_btn_cond/M_ctr_q_9" BEL
        "processor/right_btn_cond/M_ctr_q_8" BEL
        "processor/right_btn_cond/M_ctr_q_7" BEL
        "processor/right_btn_cond/M_ctr_q_6" BEL
        "processor/right_btn_cond/M_ctr_q_5" BEL
        "processor/right_btn_cond/M_ctr_q_4" BEL
        "processor/right_btn_cond/M_ctr_q_3" BEL
        "processor/right_btn_cond/M_ctr_q_2" BEL
        "processor/right_btn_cond/M_ctr_q_1" BEL
        "processor/right_btn_cond/M_ctr_q_0" BEL
        "processor/right_btn_cond/sync/M_pipe_q_1" BEL
        "processor/right_btn_cond/sync/Mshreg_M_pipe_q_1" BEL
        "processor/down_btn_cond/M_ctr_q_19" BEL
        "processor/down_btn_cond/M_ctr_q_18" BEL
        "processor/down_btn_cond/M_ctr_q_17" BEL
        "processor/down_btn_cond/M_ctr_q_16" BEL
        "processor/down_btn_cond/M_ctr_q_15" BEL
        "processor/down_btn_cond/M_ctr_q_14" BEL
        "processor/down_btn_cond/M_ctr_q_13" BEL
        "processor/down_btn_cond/M_ctr_q_12" BEL
        "processor/down_btn_cond/M_ctr_q_11" BEL
        "processor/down_btn_cond/M_ctr_q_10" BEL
        "processor/down_btn_cond/M_ctr_q_9" BEL
        "processor/down_btn_cond/M_ctr_q_8" BEL
        "processor/down_btn_cond/M_ctr_q_7" BEL
        "processor/down_btn_cond/M_ctr_q_6" BEL
        "processor/down_btn_cond/M_ctr_q_5" BEL
        "processor/down_btn_cond/M_ctr_q_4" BEL
        "processor/down_btn_cond/M_ctr_q_3" BEL
        "processor/down_btn_cond/M_ctr_q_2" BEL
        "processor/down_btn_cond/M_ctr_q_1" BEL
        "processor/down_btn_cond/M_ctr_q_0" BEL
        "processor/down_btn_cond/sync/M_pipe_q_1" BEL
        "processor/down_btn_cond/sync/Mshreg_M_pipe_q_1" BEL
        "processor/left_btn/M_last_q" BEL "processor/down_btn/M_last_q" BEL
        "processor/toggle_map/M_out_temp_q_24" BEL
        "processor/toggle_map/M_out_temp_q_23" BEL
        "processor/toggle_map/M_out_temp_q_22" BEL
        "processor/toggle_map/M_out_temp_q_21" BEL
        "processor/toggle_map/M_out_temp_q_20" BEL
        "processor/toggle_map/M_out_temp_q_19" BEL
        "processor/toggle_map/M_out_temp_q_18" BEL
        "processor/toggle_map/M_out_temp_q_17" BEL
        "processor/toggle_map/M_out_temp_q_16" BEL
        "processor/toggle_map/M_out_temp_q_15" BEL
        "processor/toggle_map/M_out_temp_q_14" BEL
        "processor/toggle_map/M_out_temp_q_13" BEL
        "processor/toggle_map/M_out_temp_q_12" BEL
        "processor/toggle_map/M_out_temp_q_11" BEL
        "processor/toggle_map/M_out_temp_q_10" BEL
        "processor/toggle_map/M_out_temp_q_9" BEL
        "processor/toggle_map/M_out_temp_q_8" BEL
        "processor/toggle_map/M_out_temp_q_7" BEL
        "processor/toggle_map/M_out_temp_q_6" BEL
        "processor/toggle_map/M_out_temp_q_5" BEL
        "processor/toggle_map/M_out_temp_q_4" BEL
        "processor/toggle_map/M_out_temp_q_3" BEL
        "processor/toggle_map/M_out_temp_q_2" BEL
        "processor/toggle_map/M_out_temp_q_1" BEL
        "processor/toggle_map/M_out_temp_q_0" BEL
        "processor/toggle_map/M_mask3_q_24" BEL
        "processor/toggle_map/M_mask3_q_23" BEL
        "processor/toggle_map/M_mask3_q_22" BEL
        "processor/toggle_map/M_mask3_q_21" BEL
        "processor/toggle_map/M_mask3_q_20" BEL
        "processor/toggle_map/M_mask3_q_19" BEL
        "processor/toggle_map/M_mask3_q_18" BEL
        "processor/toggle_map/M_mask3_q_17" BEL
        "processor/toggle_map/M_mask3_q_16" BEL
        "processor/toggle_map/M_mask3_q_15" BEL
        "processor/toggle_map/M_mask3_q_14" BEL
        "processor/toggle_map/M_mask3_q_13" BEL
        "processor/toggle_map/M_mask3_q_12" BEL
        "processor/toggle_map/M_mask3_q_11" BEL
        "processor/toggle_map/M_mask3_q_10" BEL
        "processor/toggle_map/M_mask3_q_9" BEL
        "processor/toggle_map/M_mask3_q_8" BEL
        "processor/toggle_map/M_mask3_q_7" BEL
        "processor/toggle_map/M_mask3_q_6" BEL
        "processor/toggle_map/M_mask3_q_5" BEL
        "processor/toggle_map/M_mask3_q_4" BEL
        "processor/toggle_map/M_mask3_q_3" BEL
        "processor/toggle_map/M_mask3_q_2" BEL
        "processor/toggle_map/M_mask3_q_1" BEL
        "processor/toggle_map/M_mask3_q_0" BEL
        "processor/toggle_map/M_mask2_q_24" BEL
        "processor/toggle_map/M_mask2_q_23" BEL
        "processor/toggle_map/M_mask2_q_22" BEL
        "processor/toggle_map/M_mask2_q_21" BEL
        "processor/toggle_map/M_mask2_q_20" BEL
        "processor/toggle_map/M_mask2_q_19" BEL
        "processor/toggle_map/M_mask2_q_18" BEL
        "processor/toggle_map/M_mask2_q_17" BEL
        "processor/toggle_map/M_mask2_q_16" BEL
        "processor/toggle_map/M_mask2_q_15" BEL
        "processor/toggle_map/M_mask2_q_14" BEL
        "processor/toggle_map/M_mask2_q_13" BEL
        "processor/toggle_map/M_mask2_q_12" BEL
        "processor/toggle_map/M_mask2_q_11" BEL
        "processor/toggle_map/M_mask2_q_10" BEL
        "processor/toggle_map/M_mask2_q_9" BEL
        "processor/toggle_map/M_mask2_q_8" BEL
        "processor/toggle_map/M_mask2_q_7" BEL
        "processor/toggle_map/M_mask2_q_6" BEL
        "processor/toggle_map/M_mask2_q_5" BEL
        "processor/toggle_map/M_mask2_q_4" BEL
        "processor/toggle_map/M_mask2_q_3" BEL
        "processor/toggle_map/M_mask2_q_2" BEL
        "processor/toggle_map/M_mask2_q_1" BEL
        "processor/toggle_map/M_mask2_q_0" BEL
        "processor/toggle_map/M_mask1_q_24" BEL
        "processor/toggle_map/M_mask1_q_23" BEL
        "processor/toggle_map/M_mask1_q_22" BEL
        "processor/toggle_map/M_mask1_q_21" BEL
        "processor/toggle_map/M_mask1_q_20" BEL
        "processor/toggle_map/M_mask1_q_19" BEL
        "processor/toggle_map/M_mask1_q_18" BEL
        "processor/toggle_map/M_mask1_q_17" BEL
        "processor/toggle_map/M_mask1_q_16" BEL
        "processor/toggle_map/M_mask1_q_15" BEL
        "processor/toggle_map/M_mask1_q_14" BEL
        "processor/toggle_map/M_mask1_q_13" BEL
        "processor/toggle_map/M_mask1_q_12" BEL
        "processor/toggle_map/M_mask1_q_11" BEL
        "processor/toggle_map/M_mask1_q_10" BEL
        "processor/toggle_map/M_mask1_q_9" BEL
        "processor/toggle_map/M_mask1_q_8" BEL
        "processor/toggle_map/M_mask1_q_7" BEL
        "processor/toggle_map/M_mask1_q_6" BEL
        "processor/toggle_map/M_mask1_q_5" BEL
        "processor/toggle_map/M_mask1_q_4" BEL
        "processor/toggle_map/M_mask1_q_3" BEL
        "processor/toggle_map/M_mask1_q_2" BEL
        "processor/toggle_map/M_mask1_q_1" BEL
        "processor/toggle_map/M_mask1_q_0" BEL
        "processor/toggle_map/M_mask4_q_24" BEL
        "processor/toggle_map/M_mask4_q_23" BEL
        "processor/toggle_map/M_mask4_q_22" BEL
        "processor/toggle_map/M_mask4_q_21" BEL
        "processor/toggle_map/M_mask4_q_20" BEL
        "processor/toggle_map/M_mask4_q_19" BEL
        "processor/toggle_map/M_mask4_q_18" BEL
        "processor/toggle_map/M_mask4_q_17" BEL
        "processor/toggle_map/M_mask4_q_16" BEL
        "processor/toggle_map/M_mask4_q_15" BEL
        "processor/toggle_map/M_mask4_q_14" BEL
        "processor/toggle_map/M_mask4_q_13" BEL
        "processor/toggle_map/M_mask4_q_12" BEL
        "processor/toggle_map/M_mask4_q_11" BEL
        "processor/toggle_map/M_mask4_q_10" BEL
        "processor/toggle_map/M_mask4_q_9" BEL
        "processor/toggle_map/M_mask4_q_8" BEL
        "processor/toggle_map/M_mask4_q_7" BEL
        "processor/toggle_map/M_mask4_q_6" BEL
        "processor/toggle_map/M_mask4_q_5" BEL
        "processor/toggle_map/M_mask4_q_4" BEL
        "processor/toggle_map/M_mask4_q_3" BEL
        "processor/toggle_map/M_mask4_q_2" BEL
        "processor/toggle_map/M_mask4_q_1" BEL
        "processor/toggle_map/M_mask4_q_0" BEL "processor/enter_btn/M_last_q"
        BEL "processor/up_btn/M_last_q" BEL "processor/right_btn/M_last_q" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_1" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_0" BEL
        "processor/shift_cursor/get_neighbours/M_cursor_position_q_0" BEL
        "processor/shift_cursor/get_neighbours/M_cursor_position_q_1" BEL
        "processor/shift_cursor/get_neighbours/M_cursor_position_q_2" BEL
        "processor/shift_cursor/get_neighbours/M_cursor_position_q_3" BEL
        "processor/shift_cursor/get_neighbours/M_cursor_position_q_4" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_3" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_4" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_5" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_6" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_7" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_8" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_9" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_10" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_11" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_12" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_13" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_14" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_15" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_16" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_17" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_18" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_19" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_20" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_21" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_22" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_23" BEL
        "processor/shift_cursor/get_neighbours/M_up_temp_q_24" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_0" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_1" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_2" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_3" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_4" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_5" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_6" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_7" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_8" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_9" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_10" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_11" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_12" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_13" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_14" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_15" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_16" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_17" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_18" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_19" BEL
        "processor/shift_cursor/get_neighbours/M_right_temp_q_20" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_0" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_1" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_2" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_3" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_4" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_5" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_6" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_7" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_8" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_9" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_10" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_11" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_12" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_13" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_14" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_15" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_16" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_17" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_18" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_19" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_20" BEL
        "processor/shift_cursor/get_neighbours/M_down_temp_q_21" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_4" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_5" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_6" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_7" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_8" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_9" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_10" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_11" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_12" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_13" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_14" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_15" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_16" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_17" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_18" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_19" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_20" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_21" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_22" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_23" BEL
        "processor/shift_cursor/get_neighbours/M_left_temp_q_24" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_0_1" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_1_1" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_0_2" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_0_3" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_0_4" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_1_2" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_1_3" BEL
        "processor/shift_cursor/get_neighbours/M_ctr_q_1_4" BEL
        "clk_BUFGP/BUFG" BEL "reset_cond/M_stage_q_3" BEL
        "reset_cond/M_stage_q_2" BEL "reset_cond/M_stage_q_1" BEL
        "reset_cond/M_stage_q_0";
TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
SCHEMATIC END;

