STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX (TM)  Z-2007.03-SP5-i071016_155731 STIL output";
   Date "Fri Mar 16 11:19:28 2012";
   Source "  TetraMAX (TM)  B-2008.09-i080825_235246 STIL output";
   History {
      Ann {*  Tue Mar 15 14:31:36 2011  *}
      Ann {*    Uncollapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                    code  #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                        DT          0 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                    UD          0 *}
      Ann {* ATPG untestable                  AU          0 *}
      Ann {* Not detected                    ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                                0 *}
      Ann {* test coverage                            0.00% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B8    warning        2  unconnected module input pin *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* CK                0    *}
      Ann {*  *}
      Ann {* There are no constraint ports *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {*     Uncollapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT          0 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU          0 *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                                 0 *}
      Ann {* test coverage                             0.00% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                           0 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N5    warning        4  redefined module *}
      Ann {* B8    warning        2  unconnected module input pin *}
      Ann {* S1    fatal          1  scan chain blockage *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* CK                 0   shift  *}
      Ann {*  *}
      Ann {* There are no constraint ports *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
   }
}
Signals {
   "GND" In; "VDD" In; "CK" In; "G0" In; "G1" In; "G2" In; "G3" In; "test_si" In {
   ScanIn; } "test_se" In; "G17" Out; "test_so" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"GND" + "VDD" + "CK" + "G0" + "G1" + "G2" + "G3" + "test_si" +
   "test_se"'; // #signals=9
   "_in" = '"GND" + "VDD" + "CK" + "G0" + "G1" + "G2" + "G3" + "test_si" +
   "test_se"'; // #signals=9
   "_po" = '"G17" + "test_so"'; // #signals=2
   "_out" = '"G17" + "test_so"'; // #signals=2
   "_default_In_Timing_" = '"GND" + "VDD" + "CK" + "G0" + "G1" + "G2" + "G3" +
   "test_si" + "test_se"'; // #signals=9
   "_default_Out_Timing_" = '"G17" + "test_so"'; // #signals=2
   "_default_Clk0_Timing_" = '"CK"'; // #signals=1
}
Timing {
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "_default_In_Timing_" { 0 { '0ns' D; } }
         "_default_In_Timing_" { 1 { '0ns' U; } }
         "_default_In_Timing_" { Z { '0ns' Z; } }
         "_default_In_Timing_" { N { '0ns' N; } }
         "_default_Clk0_Timing_" { P { '0ns' D; '50ns' U; '80ns' D; } }
         "_default_Out_Timing_" { X { '0ns' X; } }
         "_default_Out_Timing_" { H { '0ns' X; '40ns' H; } }
         "_default_Out_Timing_" { L { '0ns' X; '40ns' L; } }
         "_default_Out_Timing_" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "chain_name" {
      ScanLength 0;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "capture_CK" {
      W "_default_WFT_";
      "forcePI": V { "_pi"=\r9 # ; "_po"=XX; }
      "measurePO": V { "_po"=##; }
      C { "_po"=XX; }
      "pulse": V { "CK"=P; }
   }
   "capture" {
      W "_default_WFT_";
      "forcePI": V { "_pi"=\r9 # ; "_po"=XX; }
      "measurePO": V { "_po"=##; }
   }
   "load_unload" {
      W "_default_WFT_";
      V { "test_so"=X; "test_si"=0; "CK"=0; }
      Shift {          W "_default_WFT_";
         V { "test_si"=#; "test_so"=#; "CK"=P; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      V { "CK"=0; }
   }
}
