#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 22 13:51:32 2017
# Process ID: 8628
# Current directory: /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper.vdi
# Journal file: /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_ZedboardOLED_0_0/system_ZedboardOLED_0_0.dcp' for cell 'system_i/ZedboardOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/constrs_1/new/oled_constraints.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/constrs_1/new/oled_constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.598 ; gain = 307.609 ; free physical = 754 ; free virtual = 7773
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1361.613 ; gain = 56.016 ; free physical = 733 ; free virtual = 7752
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 21f9c448b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20ba245fe

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 356 ; free virtual = 7391

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 17 cells.
Phase 2 Constant propagation | Checksum: 19d03e830

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 355 ; free virtual = 7390

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 282 unconnected nets.
INFO: [Opt 31-11] Eliminated 261 unconnected cells.
Phase 3 Sweep | Checksum: 1fa7d7f1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 355 ; free virtual = 7390

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 189e0e282

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 355 ; free virtual = 7390

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 355 ; free virtual = 7390
Ending Logic Optimization Task | Checksum: 189e0e282

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.105 ; gain = 0.000 ; free physical = 355 ; free virtual = 7390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 143ad1cf4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 218 ; free virtual = 7226
Ending Power Optimization Task | Checksum: 143ad1cf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.223 ; gain = 241.117 ; free physical = 218 ; free virtual = 7226
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.223 ; gain = 726.625 ; free physical = 218 ; free virtual = 7226
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 213 ; free virtual = 7226
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 216 ; free virtual = 7222
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 216 ; free virtual = 7222

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3ae47cd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 211 ; free virtual = 7221

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 184a56e6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7219

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 184a56e6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7218
Phase 1 Placer Initialization | Checksum: 184a56e6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7218

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d5bad61e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 207 ; free virtual = 7215

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d5bad61e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 207 ; free virtual = 7215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20556cf4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 206 ; free virtual = 7214

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aba8f8d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 206 ; free virtual = 7214

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aba8f8d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 206 ; free virtual = 7214

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 169175085

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7214

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 151af5761

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7214

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1765406fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7215

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a406efa3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7215

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a406efa3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7215
Phase 3 Detail Placement | Checksum: 1a406efa3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 7215

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.552. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19e6baea3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214
Phase 4.1 Post Commit Optimization | Checksum: 19e6baea3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19e6baea3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19e6baea3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f93cddf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f93cddf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214
Ending Placer Task | Checksum: f495fe66

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 204 ; free virtual = 7214
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 198 ; free virtual = 7215
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 202 ; free virtual = 7214
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 202 ; free virtual = 7214
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 202 ; free virtual = 7214
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: de647c0f ConstDB: 0 ShapeSum: 16318257 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb934d27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 170 ; free virtual = 7180

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb934d27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 169 ; free virtual = 7181

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fb934d27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 169 ; free virtual = 7182

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fb934d27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 169 ; free virtual = 7182
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1093f8a07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 149 ; free virtual = 7163
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=-0.189 | THS=-24.519|

Phase 2 Router Initialization | Checksum: 13fb65cd6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 147 ; free virtual = 7160

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2605f4442

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 147 ; free virtual = 7160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2637
 Number of Nodes with overlaps = 1076
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18ce2caa1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-1.011 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: e1b52e0b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: d9b776bb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
Phase 4.1.2 GlobIterForTiming | Checksum: 1574786b2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
Phase 4.1 Global Iteration 0 | Checksum: 1574786b2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 172e9299a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-0.114 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 144599f58

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1c453a2df

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
Phase 4.2.2 GlobIterForTiming | Checksum: 1ea8e6fff

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158
Phase 4.2 Global Iteration 1 | Checksum: 1ea8e6fff

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 142 ; free virtual = 7158

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 230411be7

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.129  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1884e47f3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
Phase 4 Rip-up And Reroute | Checksum: 1884e47f3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1884e47f3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1884e47f3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
Phase 5 Delay and Skew Optimization | Checksum: 1884e47f3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232e45e28

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.244  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232e45e28

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
Phase 6 Post Hold Fix | Checksum: 232e45e28

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29864 %
  Global Horizontal Routing Utilization  = 1.70783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 175fbf9f7

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 175fbf9f7

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f13c8a33

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.244  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f13c8a33

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 133 ; free virtual = 7149
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2032.223 ; gain = 0.000 ; free physical = 124 ; free virtual = 7149
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/nikolas/Git_Repos/CE435/lab5/Sobel_SW/Lab_5_SW/Lab_5_SW.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 22 13:53:31 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2348.910 ; gain = 304.648 ; free physical = 169 ; free virtual = 6753
INFO: [Common 17-206] Exiting Vivado at Mon May 22 13:53:31 2017...
