#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x182e8b0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x18b0da0_0 .var "CLK", 0 0;
v0x18b0e60_0 .net "MemtoRegOut", 63 0, L_0x18b1b60;  1 drivers
v0x18b0f70_0 .var "Reset_L", 0 0;
v0x18b1010_0 .net "currentPC", 63 0, v0x18afcb0_0;  1 drivers
v0x18b10b0_0 .var "passed", 7 0;
v0x18b11c0_0 .var "startPC", 63 0;
v0x18b1280_0 .var "watchdog", 15 0;
E_0x188b880 .event edge, v0x18b1280_0;
S_0x182c740 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x182e8b0;
 .timescale -9 -12;
v0x188a340_0 .var "numTests", 7 0;
v0x18a9430_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x18a9430_0;
    %load/vec4 v0x188a340_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x18a9430_0, v0x188a340_0 {0 0 0};
T_0.1 ;
    %end;
S_0x18a9510 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x182e8b0;
 .timescale -9 -12;
v0x18a9700_0 .var "actualOut", 63 0;
v0x18a97e0_0 .var "expectedOut", 63 0;
v0x18a98c0_0 .var "passed", 7 0;
v0x18a99b0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x18a9700_0;
    %load/vec4 v0x18a97e0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x18a99b0_0 {0 0 0};
    %load/vec4 v0x18a98c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x18a98c0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x18a99b0_0, v0x18a9700_0, v0x18a97e0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x18a9a90 .scope module, "uut" "singlecycle" 2 46, 3 2 0, S_0x182e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "MemtoRegOut"
    .port_info 4 /INPUT 1 "CLK"
v0x18af2f0_0 .net "ALUMux", 63 0, L_0x18b1a20;  1 drivers
v0x18af3e0_0 .net "CLK", 0 0, v0x18b0da0_0;  1 drivers
v0x18af4d0_0 .net "MemtoRegOut", 63 0, L_0x18b1b60;  alias, 1 drivers
v0x18af5a0_0 .net "ReadData", 63 0, v0x18ab090_0;  1 drivers
v0x18af670_0 .net "Zero", 0 0, L_0x18c1da0;  1 drivers
v0x18af760_0 .net *"_s5", 4 0, L_0x18b1590;  1 drivers
v0x18af800_0 .net *"_s7", 4 0, L_0x18b16c0;  1 drivers
v0x18af8c0_0 .net "aluctrl", 3 0, v0x18ae250_0;  1 drivers
v0x18af9d0_0 .net "aluout", 63 0, v0x18aa310_0;  1 drivers
v0x18afb20_0 .net "alusrc", 0 0, v0x18ae360_0;  1 drivers
v0x18afbc0_0 .net "branch", 0 0, v0x18ae400_0;  1 drivers
v0x18afcb0_0 .var "currentpc", 63 0;
v0x18afda0_0 .net "extimm", 63 0, v0x18adb10_0;  1 drivers
v0x18afeb0_0 .net "instruction", 31 0, v0x18af1d0_0;  1 drivers
v0x18aff70_0 .net "mem2reg", 0 0, v0x18ae500_0;  1 drivers
v0x18b0010_0 .net "memread", 0 0, v0x18ae5a0_0;  1 drivers
v0x18b0100_0 .net "memwrite", 0 0, v0x18ae690_0;  1 drivers
v0x18b02b0_0 .net "nextpc", 63 0, v0x18ad470_0;  1 drivers
v0x18b0350_0 .net "opcode", 10 0, L_0x18b18f0;  1 drivers
v0x18b03f0_0 .net "rd", 4 0, L_0x18b1340;  1 drivers
v0x18b0490_0 .net "reg2loc", 0 0, v0x18ae800_0;  1 drivers
v0x18b0530_0 .net "regoutA", 63 0, L_0x18c23c0;  1 drivers
v0x18b0620_0 .net "regoutB", 63 0, L_0x18c2b40;  1 drivers
v0x18b0710_0 .net "regwrite", 0 0, v0x18ae8a0_0;  1 drivers
v0x18b0800_0 .net "resetl", 0 0, v0x18b0f70_0;  1 drivers
v0x18b08a0_0 .net "rm", 4 0, L_0x18b14a0;  1 drivers
v0x18b0940_0 .net "rn", 4 0, L_0x18b1760;  1 drivers
v0x18b09e0_0 .net "signop", 1 0, v0x18aea00_0;  1 drivers
v0x18b0ad0_0 .net "startpc", 63 0, v0x18b11c0_0;  1 drivers
v0x18b0b90_0 .net "uncond_branch", 0 0, v0x18aead0_0;  1 drivers
o0x7fe97b6ceb28 .functor BUFZ 1, C4<z>; HiZ drive
v0x18b0c80_0 .net "zero", 0 0, o0x7fe97b6ceb28;  0 drivers
L_0x18b1340 .part v0x18af1d0_0, 0, 5;
L_0x18b14a0 .part v0x18af1d0_0, 5, 5;
L_0x18b1590 .part v0x18af1d0_0, 0, 5;
L_0x18b16c0 .part v0x18af1d0_0, 16, 5;
L_0x18b1760 .functor MUXZ 5, L_0x18b16c0, L_0x18b1590, v0x18ae800_0, C4<>;
L_0x18b18f0 .part v0x18af1d0_0, 21, 11;
L_0x18b1a20 .functor MUXZ 64, L_0x18c2b40, v0x18adb10_0, v0x18ae360_0, C4<>;
L_0x18b1b60 .functor MUXZ 64, v0x18aa310_0, v0x18ab090_0, v0x18ae500_0, C4<>;
L_0x18b1cf0 .part v0x18af1d0_0, 0, 26;
S_0x18a9d40 .scope module, "ALU" "ALU" 3 106, 4 8 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
v0x18aa040_0 .net "ALUCtrl", 3 0, v0x18ae250_0;  alias, 1 drivers
v0x18aa140_0 .net "BusA", 63 0, L_0x18c23c0;  alias, 1 drivers
v0x18aa220_0 .net "BusB", 63 0, L_0x18b1a20;  alias, 1 drivers
v0x18aa310_0 .var "BusW", 63 0;
v0x18aa3f0_0 .net "Zero", 0 0, L_0x18c1da0;  alias, 1 drivers
L_0x7fe97b685018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18aa500_0 .net/2u *"_s0", 63 0, L_0x7fe97b685018;  1 drivers
E_0x18a9fc0 .event edge, v0x18aa220_0, v0x18aa140_0, v0x18aa040_0;
L_0x18c1da0 .cmp/eq 64, v0x18aa310_0, L_0x7fe97b685018;
S_0x18aa680 .scope module, "DataMemory" "DataMemory" 3 126, 5 5 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x18aad80_0 .net "Address", 63 0, v0x18aa310_0;  alias, 1 drivers
v0x18aae60_0 .net "Clock", 0 0, v0x18b0da0_0;  alias, 1 drivers
v0x18aaf00_0 .net "MemoryRead", 0 0, v0x18ae5a0_0;  alias, 1 drivers
v0x18aafd0_0 .net "MemoryWrite", 0 0, v0x18ae690_0;  alias, 1 drivers
v0x18ab090_0 .var "ReadData", 63 0;
v0x18ab1c0_0 .net "WriteData", 63 0, L_0x18c2b40;  alias, 1 drivers
v0x18ab2a0 .array "memBank", 0 1023, 7 0;
E_0x18aa950 .event posedge, v0x18aae60_0;
S_0x18aa9b0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x18aa680;
 .timescale -9 -12;
v0x18aaba0_0 .var "addr", 63 0;
v0x18aaca0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x18aaba0_0;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %load/vec4 v0x18aaca0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x18aaba0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x18ab2a0, 4, 0;
    %end;
S_0x18ab460 .scope module, "MiniRegisterFile" "MiniRegisterFile" 3 115, 6 3 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x18ab770_0 .net "BusA", 63 0, L_0x18c23c0;  alias, 1 drivers
v0x18ab880_0 .net "BusB", 63 0, L_0x18c2b40;  alias, 1 drivers
v0x18ab950_0 .net "BusW", 63 0, L_0x18b1b60;  alias, 1 drivers
v0x18aba20_0 .net "Clk", 0 0, v0x18b0da0_0;  alias, 1 drivers
v0x18abaf0_0 .net "RA", 4 0, L_0x18b14a0;  alias, 1 drivers
v0x18abc00_0 .net "RB", 4 0, L_0x18b1760;  alias, 1 drivers
v0x18abce0_0 .net "RW", 4 0, L_0x18b1340;  alias, 1 drivers
v0x18abdc0_0 .net "RegWr", 0 0, v0x18ae8a0_0;  alias, 1 drivers
v0x18abe80_0 .net *"_s0", 31 0, L_0x18c1f20;  1 drivers
v0x18abff0_0 .net *"_s10", 63 0, L_0x18c2150;  1 drivers
v0x18ac0d0_0 .net *"_s12", 6 0, L_0x18c21f0;  1 drivers
L_0x7fe97b685138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18ac1b0_0 .net *"_s15", 1 0, L_0x7fe97b685138;  1 drivers
v0x18ac290_0 .net *"_s18", 31 0, L_0x18c2610;  1 drivers
L_0x7fe97b685180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ac370_0 .net *"_s21", 26 0, L_0x7fe97b685180;  1 drivers
L_0x7fe97b6851c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x18ac450_0 .net/2u *"_s22", 31 0, L_0x7fe97b6851c8;  1 drivers
v0x18ac530_0 .net *"_s24", 0 0, L_0x18c2700;  1 drivers
L_0x7fe97b685210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ac5f0_0 .net/2u *"_s26", 63 0, L_0x7fe97b685210;  1 drivers
v0x18ac7a0_0 .net *"_s28", 63 0, L_0x18c2840;  1 drivers
L_0x7fe97b685060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ac840_0 .net *"_s3", 26 0, L_0x7fe97b685060;  1 drivers
v0x18ac920_0 .net *"_s30", 6 0, L_0x18c2930;  1 drivers
L_0x7fe97b685258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18aca00_0 .net *"_s33", 1 0, L_0x7fe97b685258;  1 drivers
L_0x7fe97b6850a8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x18acae0_0 .net/2u *"_s4", 31 0, L_0x7fe97b6850a8;  1 drivers
v0x18acbc0_0 .net *"_s6", 0 0, L_0x18c2010;  1 drivers
L_0x7fe97b6850f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18acc80_0 .net/2u *"_s8", 63 0, L_0x7fe97b6850f0;  1 drivers
v0x18acd60 .array "register", 0 31, 63 0;
E_0x18aa870 .event negedge, v0x18aae60_0;
L_0x18c1f20 .concat [ 5 27 0 0], L_0x18b14a0, L_0x7fe97b685060;
L_0x18c2010 .cmp/eq 32, L_0x18c1f20, L_0x7fe97b6850a8;
L_0x18c2150 .array/port v0x18acd60, L_0x18c21f0;
L_0x18c21f0 .concat [ 5 2 0 0], L_0x18b14a0, L_0x7fe97b685138;
L_0x18c23c0 .delay 64 (2000,2000,2000) L_0x18c23c0/d;
L_0x18c23c0/d .functor MUXZ 64, L_0x18c2150, L_0x7fe97b6850f0, L_0x18c2010, C4<>;
L_0x18c2610 .concat [ 5 27 0 0], L_0x18b1760, L_0x7fe97b685180;
L_0x18c2700 .cmp/eq 32, L_0x18c2610, L_0x7fe97b6851c8;
L_0x18c2840 .array/port v0x18acd60, L_0x18c2930;
L_0x18c2930 .concat [ 5 2 0 0], L_0x18b1760, L_0x7fe97b685258;
L_0x18c2b40 .delay 64 (2000,2000,2000) L_0x18c2b40/d;
L_0x18c2b40/d .functor MUXZ 64, L_0x18c2840, L_0x7fe97b685210, L_0x18c2700, C4<>;
S_0x18acf20 .scope module, "NextPClogic" "NextPClogic" 3 136, 7 1 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x18ad1e0_0 .net "ALUZero", 0 0, o0x7fe97b6ceb28;  alias, 0 drivers
v0x18ad2c0_0 .net "Branch", 0 0, v0x18ae400_0;  alias, 1 drivers
v0x18ad380_0 .net "CurrentPC", 63 0, v0x18afcb0_0;  alias, 1 drivers
v0x18ad470_0 .var "NextPC", 63 0;
v0x18ad550_0 .net "SignExtImm64", 63 0, v0x18adb10_0;  alias, 1 drivers
v0x18ad680_0 .net "Uncondbranch", 0 0, v0x18aead0_0;  alias, 1 drivers
E_0x18ad180/0 .event edge, v0x18ad2c0_0, v0x18ad1e0_0, v0x18ad680_0, v0x18ad380_0;
E_0x18ad180/1 .event edge, v0x18ad550_0;
E_0x18ad180 .event/or E_0x18ad180/0, E_0x18ad180/1;
S_0x18ad840 .scope module, "SignExtender" "SignExtender" 3 98, 8 1 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Inst26"
    .port_info 2 /INPUT 2 "Ctrl"
v0x18adb10_0 .var "BusImm", 63 0;
v0x18adbf0_0 .net "Ctrl", 1 0, v0x18aea00_0;  alias, 1 drivers
v0x18adcb0_0 .net "Inst26", 25 0, L_0x18b1cf0;  1 drivers
v0x18add70_0 .var "extBit", 0 0;
E_0x18ad0a0 .event edge, v0x18adbf0_0, v0x18adcb0_0, v0x18add70_0;
S_0x18adeb0 .scope module, "control" "control" 3 78, 9 17 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x18ae250_0 .var "aluop", 3 0;
v0x18ae360_0 .var "alusrc", 0 0;
v0x18ae400_0 .var "branch", 0 0;
v0x18ae500_0 .var "mem2reg", 0 0;
v0x18ae5a0_0 .var "memread", 0 0;
v0x18ae690_0 .var "memwrite", 0 0;
v0x18ae760_0 .net "opcode", 10 0, L_0x18b18f0;  alias, 1 drivers
v0x18ae800_0 .var "reg2loc", 0 0;
v0x18ae8a0_0 .var "regwrite", 0 0;
v0x18aea00_0 .var "signop", 1 0;
v0x18aead0_0 .var "uncond_branch", 0 0;
E_0x18ae1f0 .event edge, v0x18ae760_0;
S_0x18aed20 .scope module, "imem" "InstructionMemory" 3 73, 10 8 0, S_0x18a9a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x18aeea0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x18aeee0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x18af0c0_0 .net "Address", 63 0, v0x18afcb0_0;  alias, 1 drivers
v0x18af1d0_0 .var "Data", 31 0;
E_0x18af040 .event edge, v0x18ad380_0;
    .scope S_0x18aed20;
T_3 ;
    %wait E_0x18af040;
    %load/vec4 v0x18af0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x18af1d0_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x18adeb0;
T_4 ;
    %wait E_0x18ae1f0;
    %load/vec4 v0x18ae760_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18ae500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ae400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aead0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x18ae250_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18aea00_0, 0, 2;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x18ad840;
T_5 ;
    %wait E_0x18ad0a0;
    %load/vec4 v0x18adbf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18adcb0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x18add70_0, 0, 1;
    %load/vec4 v0x18add70_0;
    %replicate 52;
    %load/vec4 v0x18adcb0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18adb10_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18adbf0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x18adcb0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x18add70_0, 0, 1;
    %load/vec4 v0x18add70_0;
    %replicate 55;
    %load/vec4 v0x18adcb0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18adb10_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x18adbf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x18adcb0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x18add70_0, 0, 1;
    %load/vec4 v0x18add70_0;
    %replicate 38;
    %load/vec4 v0x18adcb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18adb10_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x18adbf0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x18adcb0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x18add70_0, 0, 1;
    %load/vec4 v0x18add70_0;
    %replicate 45;
    %load/vec4 v0x18adcb0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18adb10_0, 0, 64;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18a9d40;
T_6 ;
    %wait E_0x18a9fc0;
    %load/vec4 v0x18aa040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x18aa140_0;
    %load/vec4 v0x18aa220_0;
    %and;
    %store/vec4 v0x18aa310_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x18aa140_0;
    %load/vec4 v0x18aa220_0;
    %or;
    %store/vec4 v0x18aa310_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x18aa140_0;
    %load/vec4 v0x18aa220_0;
    %add;
    %store/vec4 v0x18aa310_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x18aa140_0;
    %load/vec4 v0x18aa220_0;
    %sub;
    %store/vec4 v0x18aa310_0, 0, 64;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x18aa220_0;
    %store/vec4 v0x18aa310_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x18ab460;
T_7 ;
    %wait E_0x18aa870;
    %load/vec4 v0x18abdc0_0;
    %load/vec4 v0x18abce0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x18ab950_0;
    %load/vec4 v0x18abce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18acd60, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18aa680;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18aaba0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x18aaca0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x18aa9b0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x18aaba0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x18aaca0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x18aa9b0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x18aaba0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x18aaca0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x18aa9b0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x18aaba0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x18aaca0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x18aa9b0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x18aaba0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18aaca0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x18aa9b0;
    %join;
    %end;
    .thread T_8;
    .scope S_0x18aa680;
T_9 ;
    %wait E_0x18aa950;
    %load/vec4 v0x18aaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x18aad80_0;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x18ab2a0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18ab090_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x18aa680;
T_10 ;
    %wait E_0x18aa950;
    %load/vec4 v0x18aafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x18aad80_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
    %load/vec4 v0x18ab1c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x18aad80_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x18ab2a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x18acf20;
T_11 ;
    %wait E_0x18ad180;
    %load/vec4 v0x18ad2c0_0;
    %load/vec4 v0x18ad1e0_0;
    %and;
    %load/vec4 v0x18ad680_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x18ad380_0;
    %load/vec4 v0x18ad550_0;
    %add;
    %store/vec4 v0x18ad470_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x18ad380_0;
    %addi 4, 0, 64;
    %store/vec4 v0x18ad470_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x18a9a90;
T_12 ;
    %wait E_0x18aa870;
    %load/vec4 v0x18b0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x18b02b0_0;
    %assign/vec4 v0x18afcb0_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x18b0ad0_0;
    %assign/vec4 v0x18afcb0_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x182e8b0;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x182e8b0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b0f70_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18b11c0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x18b10b0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18b1280_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b0f70_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18b11c0_0, 0, 64;
    %wait E_0x18aa950;
    %wait E_0x18aa870;
    %wait E_0x18aa950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b0f70_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x18b1010_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x18aa950;
    %wait E_0x18aa870;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x18b1010_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x18b0e60_0;
    %store/vec4 v0x18a9700_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x18a97e0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x18a99b0_0, 0, 257;
    %load/vec4 v0x18b10b0_0;
    %store/vec4 v0x18a98c0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x18a9510;
    %join;
    %load/vec4 v0x18a98c0_0;
    %store/vec4 v0x18b10b0_0, 0, 8;
    %load/vec4 v0x18b10b0_0;
    %store/vec4 v0x18a9430_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x188a340_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x182c740;
    %join;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x182e8b0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b0da0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x182e8b0;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x18b0da0_0;
    %inv;
    %store/vec4 v0x18b0da0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x18b0da0_0;
    %inv;
    %store/vec4 v0x18b0da0_0, 0, 1;
    %load/vec4 v0x18b1280_0;
    %addi 1, 0, 16;
    %store/vec4 v0x18b1280_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x182e8b0;
T_17 ;
    %wait E_0x188b880;
    %load/vec4 v0x18b1280_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 116 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "MiniRegisterFile.v";
    "NextPClogic.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
