Info: Starting: Create simulation model
Info: qsys-generate E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm\simulation --family="MAX 10" --part=10M02DCV36I7G
Progress: Loading ip/simple_avmm_bfm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_master_bfm_0 [altera_avalon_mm_master_bfm 16.1]
Info: altera_avalon_mm_master_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module mm_master_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_read_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_read_port
Progress: Adding reg32_write_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_write_port
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_avmm_bfm.reg32_read_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_avmm_bfm.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_avmm_bfm.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: simple_avmm_bfm: Generating simple_avmm_bfm "simple_avmm_bfm" for SIM_VERILOG
Info: mm_master_bfm_0: "simple_avmm_bfm" instantiated altera_avalon_mm_master_bfm "mm_master_bfm_0"
Info: onchip_memory2_0: Starting RTL generation for module 'simple_avmm_bfm_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=simple_avmm_bfm_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0002_onchip_memory2_0_gen//simple_avmm_bfm_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'simple_avmm_bfm_onchip_memory2_0'
Info: onchip_memory2_0: "simple_avmm_bfm" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg32_read_port: Starting RTL generation for module 'simple_avmm_bfm_reg32_read_port'
Info: reg32_read_port:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_avmm_bfm_reg32_read_port --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0003_reg32_read_port_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0003_reg32_read_port_gen//simple_avmm_bfm_reg32_read_port_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0003_reg32_read_port_gen/  ]
Info: reg32_read_port: Done RTL generation for module 'simple_avmm_bfm_reg32_read_port'
Info: reg32_read_port: "simple_avmm_bfm" instantiated altera_avalon_pio "reg32_read_port"
Info: reg32_write_port: Starting RTL generation for module 'simple_avmm_bfm_reg32_write_port'
Info: reg32_write_port:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_avmm_bfm_reg32_write_port --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0004_reg32_write_port_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0004_reg32_write_port_gen//simple_avmm_bfm_reg32_write_port_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0004_reg32_write_port_gen/  ]
Info: reg32_write_port: Done RTL generation for module 'simple_avmm_bfm_reg32_write_port'
Info: reg32_write_port: "simple_avmm_bfm" instantiated altera_avalon_pio "reg32_write_port"
Info: sysid_qsys_0: "simple_avmm_bfm" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "simple_avmm_bfm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "simple_avmm_bfm" instantiated altera_reset_controller "rst_controller"
Info: mm_master_bfm_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_master_bfm_0_m0_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: mm_master_bfm_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_master_bfm_0_m0_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: mm_master_bfm_0_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_master_bfm_0_m0_limiter"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/submodules/altera_avalon_sc_fifo.v
Info: sysid_qsys_0_control_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sysid_qsys_0_control_slave_burst_adapter"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: simple_avmm_bfm: Done "simple_avmm_bfm" with 23 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm\simple_avmm_bfm.spd --output-directory=E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm\simple_avmm_bfm.spd --output-directory=E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	23 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm.qsys --block-symbol-file --output-directory=E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm --family="MAX 10" --part=10M02DCV36I7G
Progress: Loading ip/simple_avmm_bfm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_master_bfm_0 [altera_avalon_mm_master_bfm 16.1]
Progress: Parameterizing module mm_master_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_read_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_read_port
Progress: Adding reg32_write_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_write_port
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_avmm_bfm.reg32_read_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_avmm_bfm.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_avmm_bfm.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm.qsys --synthesis=VERILOG --output-directory=E:\Galaxy\GFEC\02_Altera\Altera_IP\verified_IP\avmm_bfm_proj\ip\simple_avmm_bfm\synthesis --family="MAX 10" --part=10M02DCV36I7G
Progress: Loading ip/simple_avmm_bfm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_master_bfm_0 [altera_avalon_mm_master_bfm 16.1]
Progress: Parameterizing module mm_master_bfm_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_read_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_read_port
Progress: Adding reg32_write_port [altera_avalon_pio 16.1]
Progress: Parameterizing module reg32_write_port
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_avmm_bfm.reg32_read_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_avmm_bfm.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_avmm_bfm.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: simple_avmm_bfm: Generating simple_avmm_bfm "simple_avmm_bfm" for QUARTUS_SYNTH
Info: mm_master_bfm_0: "simple_avmm_bfm" instantiated altera_avalon_mm_master_bfm "mm_master_bfm_0"
Info: onchip_memory2_0: Starting RTL generation for module 'simple_avmm_bfm_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=simple_avmm_bfm_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0023_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0023_onchip_memory2_0_gen//simple_avmm_bfm_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'simple_avmm_bfm_onchip_memory2_0'
Info: onchip_memory2_0: "simple_avmm_bfm" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg32_read_port: Starting RTL generation for module 'simple_avmm_bfm_reg32_read_port'
Info: reg32_read_port:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_avmm_bfm_reg32_read_port --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0024_reg32_read_port_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0024_reg32_read_port_gen//simple_avmm_bfm_reg32_read_port_component_configuration.pl  --do_build_sim=0  ]
Info: reg32_read_port: Done RTL generation for module 'simple_avmm_bfm_reg32_read_port'
Info: reg32_read_port: "simple_avmm_bfm" instantiated altera_avalon_pio "reg32_read_port"
Info: reg32_write_port: Starting RTL generation for module 'simple_avmm_bfm_reg32_write_port'
Info: reg32_write_port:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_avmm_bfm_reg32_write_port --dir=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0025_reg32_write_port_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt7995_1214718430477573468.dir/0025_reg32_write_port_gen//simple_avmm_bfm_reg32_write_port_component_configuration.pl  --do_build_sim=0  ]
Info: reg32_write_port: Done RTL generation for module 'simple_avmm_bfm_reg32_write_port'
Info: reg32_write_port: "simple_avmm_bfm" instantiated altera_avalon_pio "reg32_write_port"
Info: sysid_qsys_0: "simple_avmm_bfm" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "simple_avmm_bfm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "simple_avmm_bfm" instantiated altera_reset_controller "rst_controller"
Info: mm_master_bfm_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_master_bfm_0_m0_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: mm_master_bfm_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_master_bfm_0_m0_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: mm_master_bfm_0_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_master_bfm_0_m0_limiter"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sysid_qsys_0_control_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sysid_qsys_0_control_slave_burst_adapter"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Galaxy/GFEC/02_Altera/Altera_IP/verified_IP/avmm_bfm_proj/ip/simple_avmm_bfm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: simple_avmm_bfm: Done "simple_avmm_bfm" with 23 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
