{'cin': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [[]],
         'DLines': ['15:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7b20f7090>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['cin', 't']],
              'DLines': ['20:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7b20fd510>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['cin', 'b', 'a']],
       'DLines': ['16:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7b20e3e50>]},
 't': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['a', 'b']],
       'DLines': ['19:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7b20f1490>]}}
