# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SoC_06_13.ip_user_files/ipstatic" \
"../../../../SoC_06_13.gen/sources_1/ip/spram6/sim/spram6.v" \
"../../../../SoC_06_13.gen/sources_1/ip/spram5/sim/spram5.v" \
"../../../../SoC_06_13.gen/sources_1/ip/spram4/sim/spram4.v" \
"../../../../SoC_06_13.gen/sources_1/ip/spram3/sim/spram3.v" \
"../../../../SoC_06_13.gen/sources_1/ip/spram2/sim/spram2.v" \
"../../../../SoC_06_13.gen/sources_1/ip/spram1/sim/spram1.v" \
"../../../../SoC_06_13.srcs/sim_1/new/spram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
