Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 17 23:38:52 2021
| Host         : DESKTOP-O25IKCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_QVGA_wrapper_timing_summary_routed.rpt -pb OV7670_QVGA_wrapper_timing_summary_routed.pb -rpx OV7670_QVGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_QVGA_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: ARDUINO_IO10 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.119        0.000                      0                 2808        0.011        0.000                      0                 2808        3.000        0.000                       0                  1129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
OV7670_QVGA_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_OV7670_QVGA_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk_out2_OV7670_QVGA_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_OV7670_QVGA_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                            {0.000 10.000}     20.000          50.000          
clk_fpga_1                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OV7670_QVGA_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OV7670_QVGA_clk_wiz_0_0         13.119        0.000                      0                  168        0.152        0.000                      0                  168        9.500        0.000                       0                    98  
  clk_out2_OV7670_QVGA_clk_wiz_0_0         32.016        0.000                      0                  785        0.087        0.000                      0                  785       19.500        0.000                       0                   103  
  clkfbout_OV7670_QVGA_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                 13.394        0.000                      0                 1855        0.011        0.000                      0                 1855        9.020        0.000                       0                   923  
clk_fpga_1                                                                                                                                                                              7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
  To Clock:  OV7670_QVGA_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clk_out1_OV7670_QVGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 2.852ns (43.907%)  route 3.644ns (56.093%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.720     5.874    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.998 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.428     6.426    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.550 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.852     7.403    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X36Y81         LUT4 (Prop_lut4_I0_O)        0.150     7.553 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.643     8.196    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.555    21.558    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.104    21.662    
                         clock uncertainty           -0.084    21.578    
    SLICE_X36Y81         FDRE (Setup_fdre_C_D)       -0.263    21.315    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         21.315    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.148ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.826ns (42.360%)  route 3.845ns (57.640%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.720     5.874    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.998 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.428     6.426    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.550 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.064     7.615    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.739 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.633     8.372    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.555    21.558    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.104    21.662    
                         clock uncertainty           -0.084    21.578    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)       -0.058    21.520    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 13.148    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 3.058ns (45.394%)  route 3.679ns (54.606%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 21.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.154 f  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[6]
                         net (fo=23, routed)          2.457     6.612    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[6]
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.153     6.765 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_11/O
                         net (fo=1, routed)           0.794     7.559    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_11_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.327     7.886 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_6/O
                         net (fo=1, routed)           0.427     8.313    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip0
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_1/O
                         net (fo=1, routed)           0.000     8.437    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.563    21.566    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y90         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/C
                         clock pessimism              0.104    21.670    
                         clock uncertainty           -0.084    21.586    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.031    21.617    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 3.281ns (50.641%)  route 3.198ns (49.359%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 21.565 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[1]
                         net (fo=29, routed)          1.618     5.772    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.152     5.924 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13/O
                         net (fo=2, routed)           0.426     6.350    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I0_O)        0.343     6.693 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6/O
                         net (fo=1, routed)           0.663     7.356    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.332     7.688 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.491     8.179    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.562    21.565    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y88         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.104    21.669    
                         clock uncertainty           -0.084    21.585    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    21.380    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 13.201    

Slack (MET) :             13.210ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.852ns (44.579%)  route 3.546ns (55.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 21.557 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.720     5.874    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.998 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.428     6.426    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.550 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.852     7.403    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X36Y81         LUT4 (Prop_lut4_I0_O)        0.150     7.553 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.546     8.098    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.554    21.557    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.104    21.661    
                         clock uncertainty           -0.084    21.577    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)       -0.269    21.308    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         21.308    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 13.210    

Slack (MET) :             13.240ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.702ns (41.970%)  route 3.736ns (58.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[6]
                         net (fo=23, routed)          2.439     6.593    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[6]
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5/O
                         net (fo=2, routed)           0.446     7.163    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=9, routed)           0.851     8.138    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data0
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.560    21.563    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[1]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y85         FDRE (Setup_fdre_C_CE)      -0.205    21.378    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.378    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 13.240    

Slack (MET) :             13.240ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.702ns (41.970%)  route 3.736ns (58.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[6]
                         net (fo=23, routed)          2.439     6.593    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[6]
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5/O
                         net (fo=2, routed)           0.446     7.163    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=9, routed)           0.851     8.138    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data0
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.560    21.563    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y85         FDRE (Setup_fdre_C_CE)      -0.205    21.378    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.378    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 13.240    

Slack (MET) :             13.240ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.702ns (41.970%)  route 3.736ns (58.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[6]
                         net (fo=23, routed)          2.439     6.593    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[6]
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5/O
                         net (fo=2, routed)           0.446     7.163    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_5_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=9, routed)           0.851     8.138    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data0
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.560    21.563    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y85         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y85         FDRE (Setup_fdre_C_CE)      -0.205    21.378    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.378    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 13.240    

Slack (MET) :             13.245ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 2.826ns (43.962%)  route 3.602ns (56.038%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.758     5.913    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.037 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.289     6.326    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.450 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.473     6.923    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.047 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.082     8.129    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.555    21.558    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.104    21.662    
                         clock uncertainty           -0.084    21.578    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    21.373    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 13.245    

Slack (MET) :             13.245ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 2.826ns (43.962%)  route 3.602ns (56.038%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.697     1.700    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.154 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.758     5.913    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.037 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.289     6.326    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.450 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.473     6.923    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.047 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.082     8.129    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.555    21.558    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.104    21.662    
                         clock uncertainty           -0.084    21.578    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    21.373    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 13.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.619%)  route 0.244ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582     0.584    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y82         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.244     0.969    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_6
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.473%)  route 0.246ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582     0.584    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y82         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.246     0.970    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_4
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586     0.588    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.098     0.827    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg_n_0_[0]
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.872 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000     0.872    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.856     0.858    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/C
                         clock pessimism             -0.257     0.601    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.091     0.692    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586     0.588    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.133     0.861    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/sel0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.906 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.906    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount[2]_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.856     0.858    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X38Y89         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism             -0.257     0.601    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.120     0.721    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.070%)  route 0.299ns (67.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.581     0.583    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y81         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.299     1.022    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_8
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.720%)  route 0.304ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.580     0.582    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.304     1.026    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_7
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.605%)  route 0.305ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.580     0.582    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.305     1.028    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_10
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.548%)  route 0.306ns (68.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.580     0.582    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.306     1.029    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_9
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.420%)  route 0.308ns (68.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.580     0.582    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y80         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.308     1.030    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_5
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.866     0.868    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y32         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.817    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.867%)  route 0.120ns (39.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582     0.584    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y82         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/Q
                         net (fo=1, routed)           0.120     0.844    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000     0.889    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X36Y82         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850     0.852    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y82         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092     0.676    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32     OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y88     OV7670_QVGA_i/debounce_0/inst/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y93     OV7670_QVGA_i/debounce_0/inst/c_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y84     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y84     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/delay_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y88     OV7670_QVGA_i/debounce_0/inst/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y90     OV7670_QVGA_i/debounce_0/inst/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91     OV7670_QVGA_i/debounce_0/inst/c_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y92     OV7670_QVGA_i/debounce_0/inst/c_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clk_out2_OV7670_QVGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 0.456ns (6.362%)  route 6.712ns (93.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/Q
                         net (fo=49, routed)          6.712     8.832    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.515    41.518    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.508    
                         clock uncertainty           -0.095    41.413    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.847    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 0.456ns (6.556%)  route 6.500ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=49, routed)          6.500     8.620    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.515    41.518    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.508    
                         clock uncertainty           -0.095    41.413    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.847    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.360ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.456ns (6.677%)  route 6.374ns (93.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.524 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/Q
                         net (fo=49, routed)          6.374     8.494    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.521    41.524    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.514    
                         clock uncertainty           -0.095    41.419    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.853    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.853    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 32.360    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 0.456ns (6.891%)  route 6.162ns (93.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.524 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=49, routed)          6.162     8.282    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.521    41.524    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.514    
                         clock uncertainty           -0.095    41.419    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.853    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.853    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.703ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.456ns (7.024%)  route 6.036ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/Q
                         net (fo=49, routed)          6.036     8.156    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.526    41.529    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.519    
                         clock uncertainty           -0.095    41.424    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.858    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                 32.703    

Slack (MET) :             32.915ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.456ns (7.262%)  route 5.824ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=49, routed)          5.824     7.944    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.526    41.529    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.519    
                         clock uncertainty           -0.095    41.424    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.858    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 32.915    

Slack (MET) :             33.045ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/Q
                         net (fo=49, routed)          5.698     7.818    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.530    41.533    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.523    
                         clock uncertainty           -0.095    41.428    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.862    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                 33.045    

Slack (MET) :             33.121ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.456ns (7.522%)  route 5.606ns (92.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.662     1.665    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y34         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/Q
                         net (fo=49, routed)          5.606     7.727    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.515    41.518    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.508    
                         clock uncertainty           -0.095    41.413    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.847    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 33.121    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.456ns (7.675%)  route 5.486ns (92.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=49, routed)          5.486     7.606    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.530    41.533    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.523    
                         clock uncertainty           -0.095    41.428    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.862    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.385ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.841%)  route 5.360ns (92.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 41.535 - 40.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.661     1.664    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/Q
                         net (fo=49, routed)          5.360     7.480    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.532    41.535    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.525    
                         clock uncertainty           -0.095    41.430    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.864    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 33.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.886%)  route 0.275ns (66.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.556     0.558    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y36         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/Q
                         net (fo=53, routed)          0.275     0.974    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X16Y37         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.827     0.829    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X16Y37         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.063     0.887    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.555     0.557    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y33         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[0]/Q
                         net (fo=49, routed)          0.534     1.231    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y6          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.867     0.869    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.047    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.556     0.558    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     0.812    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.822     0.824    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.070     0.628    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.956%)  route 0.402ns (74.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.556     0.558    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X22Y36         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/Q
                         net (fo=48, routed)          0.402     1.101    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X16Y37         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.827     0.829    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X16Y37         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.088     0.912    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.556     0.558    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.116     0.815    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.822     0.824    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X23Y34         FDRE                                         r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.066     0.624    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553     0.555    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X24Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/Q
                         net (fo=7, routed)           0.073     0.775    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]
    SLICE_X24Y31         LUT6 (Prop_lut6_I5_O)        0.098     0.873 r  OV7670_QVGA_i/VGA_0/inst/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.873    OV7670_QVGA_i/VGA_0/inst/plusOp[8]
    SLICE_X24Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.819     0.821    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X24Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[8]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.121     0.676    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.554     0.556    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X22Y32         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[6]/Q
                         net (fo=7, routed)           0.131     0.828    OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[6]
    SLICE_X23Y32         LUT5 (Prop_lut5_I4_O)        0.045     0.873 r  OV7670_QVGA_i/VGA_0/inst/Vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.873    OV7670_QVGA_i/VGA_0/inst/plusOp__0[9]
    SLICE_X23Y32         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820     0.822    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X23Y32         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[9]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.091     0.660    OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.555     0.557    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X23Y33         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/Q
                         net (fo=8, routed)           0.120     0.818    OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  OV7670_QVGA_i/VGA_0/inst/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.863    OV7670_QVGA_i/VGA_0/inst/plusOp__0[5]
    SLICE_X23Y33         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.821     0.823    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X23Y33         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]/C
                         clock pessimism             -0.266     0.557    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.092     0.649    OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.187ns (51.727%)  route 0.175ns (48.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553     0.555    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X25Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/Q
                         net (fo=9, routed)           0.175     0.870    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]
    SLICE_X24Y31         LUT5 (Prop_lut5_I4_O)        0.046     0.916 r  OV7670_QVGA_i/VGA_0/inst/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.916    OV7670_QVGA_i/VGA_0/inst/Hcnt[7]_i_1_n_0
    SLICE_X24Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.819     0.821    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X24Y31         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.131     0.699    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552     0.554    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X24Y30         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     0.718 f  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[9]/Q
                         net (fo=5, routed)           0.147     0.864    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[9]
    SLICE_X24Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.909 r  OV7670_QVGA_i/VGA_0/inst/Hsync_i_1/O
                         net (fo=1, routed)           0.000     0.909    OV7670_QVGA_i/VGA_0/inst/Hsync_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.817     0.819    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X24Y29         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hsync_reg/C
                         clock pessimism             -0.252     0.567    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.120     0.687    OV7670_QVGA_i/VGA_0/inst/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y35     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y35     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y34     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y34     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y34     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y34     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y33     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y35     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y35     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y36     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y37     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y33     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y33     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clkfbout_OV7670_QVGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    OV7670_QVGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.374ns (38.185%)  route 3.843ns (61.815%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.956     9.732    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.331    10.063 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.063    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X6Y44          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.282    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.118    23.457    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.386ns (39.231%)  route 3.696ns (60.769%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.795 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.809     9.604    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.324     9.928 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.928    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X6Y44          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.282    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.118    23.457    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 13.529    

Slack (MET) :             13.562ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.370ns (38.887%)  route 3.725ns (61.114%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.778 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.838     9.615    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.325     9.940 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.940    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.118    23.502    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.502    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 13.562    

Slack (MET) :             13.595ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.442ns (40.560%)  route 3.579ns (59.440%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.869 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.692     9.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.306     9.867 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.867    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.077    23.461    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 13.595    

Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.274ns (37.530%)  route 3.785ns (62.470%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.681 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.898     9.579    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.326     9.905 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.905    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.118    23.502    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.502    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 2.321ns (38.604%)  route 3.691ns (61.396%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.755 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.804     9.559    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.299     9.858 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.858    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.118    23.502    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.502    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.655ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.230ns (37.401%)  route 3.732ns (62.599%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.664 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.845     9.509    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.299     9.808 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.808    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.079    23.463    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.463    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                 13.655    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.182ns (20.359%)  route 4.624ns (79.641%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.732     3.864    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     4.320 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.304     5.624    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.150     5.774 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.655     7.429    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r_reg[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.328     7.757 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/next_pending_r_i_2/O
                         net (fo=2, routed)           0.796     8.553    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__0/O
                         net (fo=3, routed)           0.868     9.545    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     9.669    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0_n_3
    SLICE_X9Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.495    23.344    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X9Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.029    23.353    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         23.353    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 13.684    

Slack (MET) :             13.789ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.455ns (41.844%)  route 3.412ns (58.156%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.890 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.525     9.415    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.298     9.713 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.713    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.118    23.502    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.502    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 13.789    

Slack (MET) :             13.793ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.105ns (36.144%)  route 3.719ns (63.856%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.714     3.846    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.419     4.265 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.296     5.561    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.296     5.857 f  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.589     6.446    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.118     6.564 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.002     7.566    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.892 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.532 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.832     9.364    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.306     9.670 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.670    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.554    23.404    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.079    23.463    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.463    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 13.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.375%)  route 0.191ns (50.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     1.501    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.191     1.833    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.856     1.894    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.118     1.776    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.867    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.499%)  route 0.225ns (61.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.586     1.505    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.225     1.872    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X1Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.848     1.886    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.118     1.768    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.070     1.838    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.567     1.486    OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.113     1.740    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y41          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.835     1.873    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.370     1.502    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.685    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.580     1.499    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.243     1.883    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.895     1.933    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.815    OV7670_QVGA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.811%)  route 0.242ns (63.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     1.501    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.242     1.885    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.895     1.933    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.815    OV7670_QVGA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.766%)  route 0.243ns (63.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     1.501    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.885    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.895     1.933    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.815    OV7670_QVGA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.226%)  route 0.248ns (63.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.580     1.499    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.248     1.889    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.895     1.933    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.815    OV7670_QVGA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     1.501    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.840    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.895     1.933    OV7670_QVGA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.761    OV7670_QVGA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.343%)  route 0.287ns (60.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     1.501    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.287     1.929    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X0Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.974    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1_n_0
    SLICE_X0Y48          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.854     1.892    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.120     1.894    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.812%)  route 0.135ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.569     1.488    OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y49         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.135     1.788    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y49          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.837     1.875    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y49          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.351     1.523    
    SLICE_X8Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.706    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X3Y40     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y40     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y38     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X18Y45    OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y44    OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y44    OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y44    OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y38     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y38     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y41    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y41    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y41    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y41    OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y49     OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



