==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
In file included from fractale_hls/src/main.cpp:4:
fractale_hls/src/convergence.h:19:23: error: duplicate member 'zoom'
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:12:23: note: previous declaration is here
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:20:18: error: duplicate member 'offset_X'
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:13:18: note: previous declaration is here
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:21:18: error: duplicate member 'offset_Y'
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:14:18: note: previous declaration is here
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:22:20: error: duplicate member 's_out'
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:15:20: note: previous declaration is here
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:23:15: error: duplicate member 'out_x'
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:16:15: note: previous declaration is here
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:24:15: error: duplicate member 'out_y'
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:17:15: note: previous declaration is here
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:25:10: error: unknown type name 'Conversion'
 typedef Conversion SC_CURRENT_USER_MODULE; Conversion( ::sc_core::sc_module_name )
         ^
fractale_hls/src/convergence.h:25:45: error: C++ requires a type specifier for all declarations
 typedef Conversion SC_CURRENT_USER_MODULE; Conversion( ::sc_core::sc_module_name )
                                            ^~~~~~~~~~
fractale_hls/src/convergence.h:27:159: error: expected a class or namespace
  { ::sc_core::sc_cthread_process* do_convergence_handle = simcontext()->register_cthread_process("do_convergence", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::do_convergence), this ); sensitive.operator() ( do_convergence_handle, clk.pos() ); };
                                                                                                                                                              ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:18:14: error: no matching constructor for initialization of 'convergence'
 convergence convergence("calcul");
             ^           ~~~~~~~~
fractale_hls/src/convergence.h:7:8: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'const char [7]' to 'convergence &' for 1st argument; 
struct convergence : ::sc_core::sc_module
       ^
fractale_hls/src/convergence.h:7:8: note: candidate constructor (the implicit default constructor) not viable: requires 0 arguments, but 1 was provided
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:37: error: use of undeclared identifier 'TAILLEFIFO'
 sc_fifo<sc_uint<32> > addr("addr", TAILLEFIFO);
                                    ^
fractale_hls/src/main.cpp:26:43: error: use of undeclared identifier 'TAILLEFIFO'
  sc_fifo<sc_uint<8> > couleur("couleur", TAILLEFIFO);
                                          ^
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:45:21: error: expected ';' after expression
 entree.reset(reset)
                    ^
                    ;
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
In file included from fractale_hls/src/main.cpp:4:
fractale_hls/src/convergence.h:19:23: error: duplicate member 'zoom'
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:12:23: note: previous declaration is here
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:20:18: error: duplicate member 'offset_X'
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:13:18: note: previous declaration is here
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:21:18: error: duplicate member 'offset_Y'
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:14:18: note: previous declaration is here
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:22:20: error: duplicate member 's_out'
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:15:20: note: previous declaration is here
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:23:15: error: duplicate member 'out_x'
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:16:15: note: previous declaration is here
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:24:15: error: duplicate member 'out_y'
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:17:15: note: previous declaration is here
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:25:10: error: unknown type name 'Conversion'
 typedef Conversion SC_CURRENT_USER_MODULE; Conversion( ::sc_core::sc_module_name )
         ^
fractale_hls/src/convergence.h:25:45: error: C++ requires a type specifier for all declarations
 typedef Conversion SC_CURRENT_USER_MODULE; Conversion( ::sc_core::sc_module_name )
                                            ^~~~~~~~~~
fractale_hls/src/convergence.h:27:159: error: expected a class or namespace
  { ::sc_core::sc_cthread_process* do_convergence_handle = simcontext()->register_cthread_process("do_convergence", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::do_convergence), this ); sensitive.operator() ( do_convergence_handle, clk.pos() ); };
                                                                                                                                                              ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:18:14: error: no matching constructor for initialization of 'convergence'
 convergence convergence("calcul");
             ^           ~~~~~~~~
fractale_hls/src/convergence.h:7:8: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'const char [7]' to 'convergence &' for 1st argument; 
struct convergence : ::sc_core::sc_module
       ^
fractale_hls/src/convergence.h:7:8: note: candidate constructor (the implicit default constructor) not viable: requires 0 arguments, but 1 was provided
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:37: error: use of undeclared identifier 'TAILLEFIFO'
 sc_fifo<sc_uint<32> > addr("addr", TAILLEFIFO);
                                    ^
fractale_hls/src/main.cpp:26:43: error: use of undeclared identifier 'TAILLEFIFO'
  sc_fifo<sc_uint<8> > couleur("couleur", TAILLEFIFO);
                                          ^
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:45:21: error: expected ';' after expression
 entree.reset(reset)
                    ^
                    ;
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
In file included from fractale_hls/src/main.cpp:4:
fractale_hls/src/convergence.h:19:23: error: duplicate member 'zoom'
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:12:23: note: previous declaration is here
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:20:18: error: duplicate member 'offset_X'
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:13:18: note: previous declaration is here
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:21:18: error: duplicate member 'offset_Y'
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:14:18: note: previous declaration is here
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:22:20: error: duplicate member 's_out'
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:15:20: note: previous declaration is here
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:23:15: error: duplicate member 'out_x'
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:16:15: note: previous declaration is here
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:24:15: error: duplicate member 'out_y'
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:17:15: note: previous declaration is here
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:27:200: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'convergence *'
  { ::sc_core::sc_cthread_process* do_convergence_handle = simcontext()->register_cthread_process("do_convergence", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::do_convergence), this ); sensitive.operator() ( do_convergence_handle, clk.pos() ); };
                                                                                                                                                                                                       ^~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:543:64: note: passing argument to parameter here
                                                    sc_module* );
                                                               ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fractale_hls/src/main.cpp:61:21: error: use of undeclared identifier 'clk'
 sc_trace(ma_trace, clk, "signal_clk");
                    ^
fractale_hls/src/main.cpp:62:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, counter, "counter");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:63:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, couleur, "couleur");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:65:15: error: use of undeclared identifier 'SC_MS'
 sc_start(100,SC_MS);
              ^
fractale_hls/src/main.cpp:69:2: error: use of undeclared identifier 'sc_close_vcd_trace_file'
 sc_close_vcd_trace_file(ma_trace);
 ^
18 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
In file included from fractale_hls/src/main.cpp:4:
fractale_hls/src/convergence.h:19:23: error: duplicate member 'zoom'
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:12:23: note: previous declaration is here
  sc_in <sc_uint<8> > zoom;
                      ^
fractale_hls/src/convergence.h:20:18: error: duplicate member 'offset_X'
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:13:18: note: previous declaration is here
  sc_in <float > offset_X;
                 ^
fractale_hls/src/convergence.h:21:18: error: duplicate member 'offset_Y'
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:14:18: note: previous declaration is here
  sc_in <float > offset_Y;
                 ^
fractale_hls/src/convergence.h:22:20: error: duplicate member 's_out'
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:15:20: note: previous declaration is here
  sc_fifo_out<int> s_out;
                   ^
fractale_hls/src/convergence.h:23:15: error: duplicate member 'out_x'
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:16:15: note: previous declaration is here
  sc_out<int> out_x;
              ^
fractale_hls/src/convergence.h:24:15: error: duplicate member 'out_y'
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:17:15: note: previous declaration is here
  sc_out<int> out_y;
              ^
fractale_hls/src/convergence.h:27:200: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'convergence *'
  { ::sc_core::sc_cthread_process* do_convergence_handle = simcontext()->register_cthread_process("do_convergence", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::do_convergence), this ); sensitive.operator() ( do_convergence_handle, clk.pos() ); };
                                                                                                                                                                                                       ^~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:543:64: note: passing argument to parameter here
                                                    sc_module* );
                                                               ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fractale_hls/src/main.cpp:61:21: error: use of undeclared identifier 'clk'
 sc_trace(ma_trace, clk, "signal_clk");
                    ^
fractale_hls/src/main.cpp:62:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, counter, "counter");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:63:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, couleur, "couleur");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:65:15: error: use of undeclared identifier 'SC_MS'
 sc_start(100,SC_MS);
              ^
fractale_hls/src/main.cpp:69:2: error: use of undeclared identifier 'sc_close_vcd_trace_file'
 sc_close_vcd_trace_file(ma_trace);
 ^
18 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fractale_hls/src/main.cpp:61:21: error: use of undeclared identifier 'clk'
 sc_trace(ma_trace, clk, "signal_clk");
                    ^
fractale_hls/src/main.cpp:62:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, counter, "counter");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:63:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, couleur, "couleur");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:65:15: error: use of undeclared identifier 'SC_MS'
 sc_start(100,SC_MS);
              ^
fractale_hls/src/main.cpp:69:2: error: use of undeclared identifier 'sc_close_vcd_trace_file'
 sc_close_vcd_trace_file(ma_trace);
 ^
11 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:36:2: error: use of undeclared identifier 'sc_clock'
 sc_clock clk("clk",10,SC_NS, 0.5);
 ^
fractale_hls/src/main.cpp:39:13: error: use of undeclared identifier 'clk'
 entree.clk(clk);
            ^
fractale_hls/src/main.cpp:40:18: error: use of undeclared identifier 'clk'
 convergence.clk(clk);
                 ^
fractale_hls/src/main.cpp:41:12: error: use of undeclared identifier 'clk'
 image.clk(clk);
           ^
fractale_hls/src/main.cpp:48:2: error: type 'sc_fifo<sc_uint<8> >' does not provide a call operator
 image.couleur(couleur);
 ^~~~~~~~~~~~~
fractale_hls/src/main.cpp:60:28: error: use of undeclared identifier 'sc_create_vcd_trace_file'
 sc_trace_file* ma_trace = sc_create_vcd_trace_file("trace.vcd");
                           ^
fractale_hls/src/main.cpp:61:21: error: use of undeclared identifier 'clk'
 sc_trace(ma_trace, clk, "signal_clk");
                    ^
fractale_hls/src/main.cpp:62:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, counter, "counter");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:63:2: error: no matching function for call to 'sc_trace'
 sc_trace(ma_trace, couleur, "couleur");
 ^~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:196:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const bool' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const bool &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:199:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:202:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned char' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned char &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:205:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:208:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned short' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned short &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:211:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:214:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned int' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned int &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:217:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:220:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:223:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:226:13: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'const unsigned long long' for 2nd argument; 
inline void sc_trace( sc_core::sc_trace_file *tf, const unsigned long long &op, const std::string& n )
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:187:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_int_base<_AP_W,_AP_S> &op,
            ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_extras.h:192:13: note: candidate template ignored: failed template argument deduction
inline void sc_trace( sc_core::sc_trace_file *tf, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N> &op,
            ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:65:15: error: use of undeclared identifier 'SC_MS'
 sc_start(100,SC_MS);
              ^
fractale_hls/src/main.cpp:69:2: error: use of undeclared identifier 'sc_close_vcd_trace_file'
 sc_close_vcd_trace_file(ma_trace);
 ^
11 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
ERROR: [HLS 200-70] In file included from fractale_hls/src/main.cpp:4:
fractale_hls/src/convergence.h:21:3: error: static_cast from 'void (convergence::*)(const double, const double)' to 'sc_core::SC_ENTRY_FUNC' (aka 'void (sc_core::sc_process_host::*)()') is not allowed
                SC_CTHREAD(do_convergence,clk.pos());
                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:448:5: note: expanded from macro 'SC_CTHREAD'
    declare_cthread_process( func ## _handle,                                 \
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:443:22: note: expanded from macro 'declare_cthread_process'
                     SC_MAKE_FUNC_PTR( host_tag, func ), this, 0 ); \
                     ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_process.h:147:9: note: expanded from macro 'SC_MAKE_FUNC_PTR'
        static_cast<sc_core::SC_ENTRY_FUNC>(&callback_tag::func)
        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from fractale_hls/src/main.cpp:5:
fractale_hls/src/image.h:20:3: error: static_cast from 'void (image::*)(double, double, double)' to 'sc_core::SC_ENTRY_FUNC' (aka 'void (sc_core::sc_process_host::*)()') is not allowed
                SC_CTHREAD(do_image,clk.pos());
                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:448:5: note: expanded from macro 'SC_CTHREAD'
    declare_cthread_process( func ## _handle,                                 \
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:443:22: note: expanded from macro 'declare_cthread_process'
                     SC_MAKE_FUNC_PTR( host_tag, func ), this, 0 ); \
                     ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/kernel/sc_process.h:147:9: note: expanded from macro 'SC_MAKE_FUNC_PTR'
        static_cast<sc_core::SC_ENTRY_FUNC>(&callback_tag::func)
        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
fractale_hls/src/main.cpp:56:2: error: no matching function for call to object of type 'sc_fifo_out<int>'
        convergence.s_out(counter);
        ^~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_port.h:272:10: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'sc_core::sc_fifo_out_if<int> &' for 1st argument; 
    void operator () ( IF& interface_ )
         ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_port.h:281:10: note: candidate function not viable: no known conversion from 'sc_fifo<sc_uint<8> >' to 'port_type &' (aka 'sc_port_b<sc_core::sc_fifo_out_if<int> > &') for 1st argument; 
    void operator () ( port_type& parent_ )
         ^
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
ERROR: [HLS 200-70] fractale_hls/src/image.cpp:11:33: error: use of undeclared identifier 'max_iters'
      float t = (float)i/(float)max_iters;
                                ^
fractale_hls/src/image.cpp:15:7: error: use of undeclared identifier 'colors'; did you mean 'color'?
      colors[i][0] = r;
      ^~~~~~
      color
fractale_hls/src/image.cpp:8:7: note: 'color' declared here
  int color[MAX_IT][3];
      ^
fractale_hls/src/image.cpp:16:7: error: use of undeclared identifier 'colors'; did you mean 'color'?
      colors[i][1] = g;
      ^~~~~~
      color
fractale_hls/src/image.cpp:8:7: note: 'color' declared here
  int color[MAX_IT][3];
      ^
fractale_hls/src/image.cpp:17:7: error: use of undeclared identifier 'colors'; did you mean 'color'?
      colors[i][2] = b;
      ^~~~~~
      color
fractale_hls/src/image.cpp:8:7: note: 'color' declared here
  int color[MAX_IT][3];
      ^
fractale_hls/src/image.cpp:21:27: error: use of undeclared identifier 'counter'
    sc_uint<8> compteur = counter.read();
                          ^
fractale_hls/src/image.cpp:22:5: error: use of undeclared identifier 'couleur'
    couleur.write(color[compteur][0]);
    ^
fractale_hls/src/image.cpp:23:5: error: use of undeclared identifier 'couleur'
    couleur.write(color[compteur][1]);
    ^
fractale_hls/src/image.cpp:24:5: error: use of undeclared identifier 'couleur'
    couleur.write(color[compteur][2]);
    ^
fractale_hls/src/image.cpp:25:5: error: use of undeclared identifier 'addr'
    addr.write(x);
    ^
fractale_hls/src/image.cpp:25:16: error: use of undeclared identifier 'x'
    addr.write(x);
               ^
fractale_hls/src/image.cpp:26:5: error: use of undeclared identifier 'addr'
    addr.write(y);
    ^
fractale_hls/src/image.cpp:26:16: error: use of undeclared identifier 'y'
    addr.write(y);
               ^
12 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:10:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:10:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:11:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:12:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:32:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:33:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:9:10: error: no member named 'write' in '_ap_sc_::sc_core::sc_in<bool>'
    test.write();
    ~~~~ ^
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
8 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:12:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:12:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:13:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:14:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:34:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:34:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:35:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:36:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:32:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:33:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:34:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:54:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:54:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:55:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:56:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:32:26: error: use of undeclared identifier 'zoom'; did you mean 'zooom'?
      sc_uint<8> zooom = zoom.read();
                         ^~~~
                         zooom
fractale_hls/src/convergence.cpp:32:18: note: 'zooom' declared here
      sc_uint<8> zooom = zoom.read();
                 ^
fractale_hls/src/convergence.cpp:33:21: error: use of undeclared identifier 'offset_Y'
      float off_Y = offset_Y.read();
                    ^
fractale_hls/src/convergence.cpp:34:21: error: use of undeclared identifier 'offset_X'
      float off_X = offset_X.read();
                    ^
fractale_hls/src/convergence.cpp:54:9: error: use of undeclared identifier 's_out'; did you mean 'sc_out'?
        s_out.write(buff_counter);
        ^~~~~
        sc_out
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:54:9: error: cannot refer to class template 'sc_out' without a template argument list
        s_out.write(buff_counter);
        ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: template is declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/convergence.cpp:1:
fractale_hls/src/convergence.cpp:55:9: error: use of undeclared identifier 'out_x'
        out_x.write(x);
        ^
fractale_hls/src/convergence.cpp:56:9: error: use of undeclared identifier 'out_y'
        out_y.write(y);
        ^
7 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
ERROR: [HLS 200-70] fractale_hls/src/image.cpp:50:16: error: no viable conversion from 'sc_in<int>' to 'const data_type' (aka 'const sc_dt::sc_uint<32>')
    addr.write(x);
               ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:101:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'uint_type' (aka 'unsigned long long') for 1st argument; 
    sc_uint( uint_type v )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:105:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_uint<32> &' for 1st argument; 
    sc_uint( const sc_uint<W>& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:109:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_uint_base &' for 1st argument; 
    sc_uint( const sc_uint_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:113:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_uint_subref_r &' for 1st argument; 
    sc_uint( const sc_uint_subref_r& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:122:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_signed &' for 1st argument; 
    sc_uint( const sc_signed& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:126:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_unsigned &' for 1st argument; 
    sc_uint( const sc_unsigned& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:150:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_bv_base &' for 1st argument; 
    sc_uint( const sc_bv_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:154:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_lv_base &' for 1st argument; 
    sc_uint( const sc_lv_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:158:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const char *' for 1st argument; 
    sc_uint( const char* a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:162:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'unsigned long' for 1st argument; 
    sc_uint( unsigned long a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:166:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'long' for 1st argument; 
    sc_uint( long a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:170:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'unsigned int' for 1st argument; 
    sc_uint( unsigned int a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:174:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'int' for 1st argument; 
    sc_uint( int a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:178:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'int64' (aka 'long long') for 1st argument; 
    sc_uint( int64 a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:182:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'double' for 1st argument; 
    sc_uint( double a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:118:5: note: candidate template ignored: failed template argument deduction
    sc_uint( const sc_generic_base<T>& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_signal_ports.h:209:5: note: candidate function
    operator const data_type& () const
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_fifo_ports.h:224:34: note: passing argument to parameter 'value_' here
    void write( const data_type& value_ )
                                 ^
fractale_hls/src/image.cpp:51:16: error: no viable conversion from 'sc_in<int>' to 'const data_type' (aka 'const sc_dt::sc_uint<32>')
    addr.write(y);
               ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:101:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'uint_type' (aka 'unsigned long long') for 1st argument; 
    sc_uint( uint_type v )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:105:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_uint<32> &' for 1st argument; 
    sc_uint( const sc_uint<W>& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:109:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_uint_base &' for 1st argument; 
    sc_uint( const sc_uint_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:113:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_uint_subref_r &' for 1st argument; 
    sc_uint( const sc_uint_subref_r& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:122:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_signed &' for 1st argument; 
    sc_uint( const sc_signed& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:126:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_unsigned &' for 1st argument; 
    sc_uint( const sc_unsigned& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:150:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_bv_base &' for 1st argument; 
    sc_uint( const sc_bv_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:154:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const sc_dt::sc_lv_base &' for 1st argument; 
    sc_uint( const sc_lv_base& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:158:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'const char *' for 1st argument; 
    sc_uint( const char* a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:162:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'unsigned long' for 1st argument; 
    sc_uint( unsigned long a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:166:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'long' for 1st argument; 
    sc_uint( long a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:170:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'unsigned int' for 1st argument; 
    sc_uint( unsigned int a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:174:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'int' for 1st argument; 
    sc_uint( int a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:178:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'int64' (aka 'long long') for 1st argument; 
    sc_uint( int64 a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:182:5: note: candidate constructor not viable: no known conversion from 'sc_in<int>' to 'double' for 1st argument; 
    sc_uint( double a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/datatypes/int/sc_uint.h:118:5: note: candidate template ignored: failed template argument deduction
    sc_uint( const sc_generic_base<T>& a )
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_signal_ports.h:209:5: note: candidate function
    operator const data_type& () const
    ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include/sysc/communication/sc_fifo_ports.h:224:34: note: passing argument to parameter 'value_' here
    void write( const data_type& value_ )
                                 ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1278 ; free virtual = 23483
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1278 ; free virtual = 23483
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:17).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:17).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:04 ; elapsed = 00:01:56 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1266 ; free virtual = 23479
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:04 ; elapsed = 00:01:57 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1266 ; free virtual = 23479
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'loop' into 'image::do_image' (fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:8->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:9->fractale_hls/src/image.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:10->fractale_hls/src/image.cpp:22).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:12 ; elapsed = 00:01:59 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1266 ; free virtual = 23480
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:12 ; elapsed = 00:01:59 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1266 ; free virtual = 23480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:14 ; elapsed = 00:02:02 . Memory (MB): peak = 601.562 ; gain = 135.684 ; free physical = 1183 ; free virtual = 23408
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:15 ; elapsed = 00:02:03 . Memory (MB): peak = 667.344 ; gain = 201.465 ; free physical = 1136 ; free virtual = 23364
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
ERROR: [XFORM 203-504] Stop unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:7:
fractale_hls/src/image.h:3:9: warning: 'IMAGE_WIDTH' macro redefined
#define IMAGE_WIDTH  100
        ^
fractale_hls/src/convergence.h:3:9: note: previous definition is here
#define IMAGE_WIDTH  1280
        ^
In file included from fractale_hls/src/main.cpp:7:
fractale_hls/src/image.h:4:9: warning: 'IMAGE_HEIGHT' macro redefined
#define IMAGE_HEIGHT 100
        ^
fractale_hls/src/convergence.h:4:9: note: previous definition is here
#define IMAGE_HEIGHT 800
        ^
2 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:10 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1270 ; free virtual = 23484
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:10 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1270 ; free virtual = 23484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:12 ; elapsed = 00:02:01 . Memory (MB): peak = 601.562 ; gain = 135.684 ; free physical = 1187 ; free virtual = 23411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:12 ; elapsed = 00:02:02 . Memory (MB): peak = 667.344 ; gain = 201.465 ; free physical = 1140 ; free virtual = 23368
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1267 ; free virtual = 23481
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1267 ; free virtual = 23481
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 601.559 ; gain = 135.684 ; free physical = 1185 ; free virtual = 23410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:08 ; elapsed = 00:02:02 . Memory (MB): peak = 667.340 ; gain = 201.465 ; free physical = 1139 ; free virtual = 23367
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
ERROR: [XFORM 203-504] Stop unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:08 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1268 ; free virtual = 23482
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:08 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1268 ; free virtual = 23482
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:10 ; elapsed = 00:02:01 . Memory (MB): peak = 601.562 ; gain = 135.684 ; free physical = 1186 ; free virtual = 23411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:10 ; elapsed = 00:02:02 . Memory (MB): peak = 667.344 ; gain = 201.465 ; free physical = 1140 ; free virtual = 23369
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
ERROR: [XFORM 203-504] Stop unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:11 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1216 ; free virtual = 23430
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:11 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1216 ; free virtual = 23430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:02:01 . Memory (MB): peak = 601.562 ; gain = 135.684 ; free physical = 1135 ; free virtual = 23360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:02 . Memory (MB): peak = 667.344 ; gain = 201.465 ; free physical = 1088 ; free virtual = 23316
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:05 ; elapsed = 00:01:57 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1119 ; free virtual = 23372
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:05 ; elapsed = 00:01:57 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1119 ; free virtual = 23372
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 601.562 ; gain = 135.684 ; free physical = 1036 ; free virtual = 23300
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 667.344 ; gain = 201.465 ; free physical = 990 ; free virtual = 23257
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 1159 ; free virtual = 23374
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 1159 ; free virtual = 23374
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 601.566 ; gain = 135.684 ; free physical = 1076 ; free virtual = 23303
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:09 ; elapsed = 00:02:02 . Memory (MB): peak = 667.348 ; gain = 201.465 ; free physical = 1030 ; free virtual = 23260
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:06 ; elapsed = 00:01:57 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1135 ; free virtual = 23352
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:06 ; elapsed = 00:01:57 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1135 ; free virtual = 23351
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 601.559 ; gain = 135.684 ; free physical = 1054 ; free virtual = 23281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:09 ; elapsed = 00:02:01 . Memory (MB): peak = 667.340 ; gain = 201.465 ; free physical = 1007 ; free virtual = 23238
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:05 ; elapsed = 00:01:55 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1626 ; free virtual = 23482
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:05 ; elapsed = 00:01:55 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1626 ; free virtual = 23482
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1614 ; free virtual = 23470
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 1614 ; free virtual = 23470
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4369 ; free virtual = 24918
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4369 ; free virtual = 24918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:01:57 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4313 ; free virtual = 24863
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:01:57 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4313 ; free virtual = 24863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:02:01 . Memory (MB): peak = 601.461 ; gain = 135.582 ; free physical = 4233 ; free virtual = 24794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:10 ; elapsed = 00:02:02 . Memory (MB): peak = 667.297 ; gain = 201.418 ; free physical = 4186 ; free virtual = 24750
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:02:05 . Memory (MB): peak = 667.297 ; gain = 201.418 ; free physical = 4125 ; free virtual = 24694
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 792.023 ; gain = 326.145 ; free physical = 4078 ; free virtual = 24647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:09 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4233 ; free virtual = 24784
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:09 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 4233 ; free virtual = 24784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:11 ; elapsed = 00:02:02 . Memory (MB): peak = 601.461 ; gain = 135.582 ; free physical = 4150 ; free virtual = 24712
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:12 ; elapsed = 00:02:03 . Memory (MB): peak = 667.297 ; gain = 201.418 ; free physical = 4105 ; free virtual = 24670
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:06 . Memory (MB): peak = 667.297 ; gain = 201.418 ; free physical = 4043 ; free virtual = 24613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:02:06 . Memory (MB): peak = 792.023 ; gain = 326.145 ; free physical = 3997 ; free virtual = 24567
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:24 ; elapsed = 00:02:09 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 4145 ; free virtual = 24737
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:24 ; elapsed = 00:02:09 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 4145 ; free virtual = 24737
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:26 ; elapsed = 00:02:12 . Memory (MB): peak = 601.457 ; gain = 135.582 ; free physical = 4064 ; free virtual = 24665
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:26 ; elapsed = 00:02:13 . Memory (MB): peak = 667.293 ; gain = 201.418 ; free physical = 4017 ; free virtual = 24622
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:29 ; elapsed = 00:02:16 . Memory (MB): peak = 667.293 ; gain = 201.418 ; free physical = 3957 ; free virtual = 24567
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:02:17 . Memory (MB): peak = 792.020 ; gain = 326.145 ; free physical = 3912 ; free virtual = 24523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:11 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 3611 ; free virtual = 24246
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:11 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 3612 ; free virtual = 24247
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:02:01 . Memory (MB): peak = 601.465 ; gain = 135.582 ; free physical = 3528 ; free virtual = 24173
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:02 . Memory (MB): peak = 667.301 ; gain = 201.418 ; free physical = 3482 ; free virtual = 24132
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:16 ; elapsed = 00:02:05 . Memory (MB): peak = 667.301 ; gain = 201.418 ; free physical = 3421 ; free virtual = 24075
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:02:06 . Memory (MB): peak = 792.027 ; gain = 326.145 ; free physical = 3375 ; free virtual = 24029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:22:28: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<32> >'
 sc_fifo_out<sc_uint<32> > addr("addr", 128);
                           ^    ~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:27: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<8> >'
 sc_fifo_out<sc_uint<8> > couleur("couleur", 128);
                          ^       ~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:22:28: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<32> >'
 sc_fifo_out<sc_uint<32> > addr("addr", 128);
                           ^    ~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:27: error: no matching constructor for initialization of 'sc_fifo_out<sc_uint<8> >'
 sc_fifo_out<sc_uint<8> > couleur("couleur", 128);
                          ^       ~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:492:18: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        explicit sc_fifo_out() { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:493:18: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        explicit sc_fifo_out( const char* name_) { }
                 ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:489:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_fifo_out : public sc_port_b<sc_fifo_out_if<T> > {
          ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:22:23: error: no matching constructor for initialization of 'sc_out<sc_uint<32> >'
 sc_out<sc_uint<32> > addr("addr", 128);
                      ^    ~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:433:47: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        inline __attribute__((always_inline)) sc_out() { }
                                              ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:434:56: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        inline __attribute__((always_inline)) explicit sc_out( const char* name_ ) : sc_inout<_T>(name_) { }
                                                       ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:22: error: no matching constructor for initialization of 'sc_out<sc_uint<8> >'
 sc_out<sc_uint<8> > couleur("couleur", 128);
                     ^       ~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:433:47: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        inline __attribute__((always_inline)) sc_out() { }
                                              ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:434:56: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        inline __attribute__((always_inline)) explicit sc_out( const char* name_ ) : sc_inout<_T>(name_) { }
                                                       ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_out : public sc_inout<_T> {
          ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:22:23: error: no matching constructor for initialization of 'sc_out<sc_uint<32> >'
 sc_out<sc_uint<32> > addr("addr", 128);
                      ^    ~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:433:47: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        inline __attribute__((always_inline)) sc_out() { }
                                              ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:434:56: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        inline __attribute__((always_inline)) explicit sc_out( const char* name_ ) : sc_inout<_T>(name_) { }
                                                       ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_out : public sc_inout<_T> {
          ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:23:22: error: no matching constructor for initialization of 'sc_out<sc_uint<8> >'
 sc_out<sc_uint<8> > couleur("couleur", 128);
                     ^       ~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:433:47: note: candidate constructor not viable: requires 0 arguments, but 2 were provided
        inline __attribute__((always_inline)) sc_out() { }
                                              ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:434:56: note: candidate constructor not viable: requires 1 argument, but 2 were provided
        inline __attribute__((always_inline)) explicit sc_out( const char* name_ ) : sc_inout<_T>(name_) { }
                                                       ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 2 were provided
    class sc_out : public sc_inout<_T> {
          ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:51:2: error: no matching function for call to object of type 'sc_fifo_out<sc_uint<8> >'
 image.couleur(couleur);
 ^~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:52:2: error: no matching function for call to object of type 'sc_fifo_out<sc_uint<32> >'
 image.addr(addr);
 ^~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<32> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<32> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:51:2: error: no matching function for call to object of type 'sc_fifo_out<sc_uint<8> >'
 image.couleur(couleur);
 ^~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<8> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:52:2: error: no matching function for call to object of type 'sc_fifo_out<sc_uint<32> >'
 image.addr(addr);
 ^~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<32> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<32> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<_ap_sc_::sc_dt::sc_uint<32> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
WARNING: [HLS 200-40] Cannot find source file entree.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file entree.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 3610 ; free virtual = 24251
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 3610 ; free virtual = 24251
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:02:02 . Memory (MB): peak = 601.477 ; gain = 135.598 ; free physical = 3528 ; free virtual = 24180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:10 ; elapsed = 00:02:02 . Memory (MB): peak = 667.379 ; gain = 201.500 ; free physical = 3483 ; free virtual = 24138
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:02:05 . Memory (MB): peak = 667.379 ; gain = 201.500 ; free physical = 3421 ; free virtual = 24081
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 792.023 ; gain = 326.145 ; free physical = 3375 ; free virtual = 24035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 2169 ; free virtual = 22842
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 2169 ; free virtual = 22843
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'init_mask_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:190->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'init_one_half_table<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:192->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:08 ; elapsed = 00:02:02 . Memory (MB): peak = 601.473 ; gain = 135.598 ; free physical = 2087 ; free virtual = 22771
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:08 ; elapsed = 00:02:02 . Memory (MB): peak = 667.348 ; gain = 201.473 ; free physical = 2040 ; free virtual = 22727
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:52) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:64) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 2159 ; free virtual = 22833
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 472.203 ; gain = 6.320 ; free physical = 2160 ; free virtual = 22833
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:02:01 . Memory (MB): peak = 601.480 ; gain = 135.598 ; free physical = 2079 ; free virtual = 22763
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:10 ; elapsed = 00:02:02 . Memory (MB): peak = 667.430 ; gain = 201.547 ; free physical = 2031 ; free virtual = 22719
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:02:05 . Memory (MB): peak = 667.430 ; gain = 201.547 ; free physical = 1968 ; free virtual = 22660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 792.027 ; gain = 326.145 ; free physical = 1922 ; free virtual = 22615
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:01 ; elapsed = 00:01:52 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 11456 ; free virtual = 28957
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:01 ; elapsed = 00:01:52 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 11456 ; free virtual = 28957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'image::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'image::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:03 ; elapsed = 00:01:56 . Memory (MB): peak = 601.477 ; gain = 135.598 ; free physical = 11359 ; free virtual = 28879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:03 ; elapsed = 00:01:57 . Memory (MB): peak = 667.426 ; gain = 201.547 ; free physical = 11311 ; free virtual = 28835
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'image::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:06 ; elapsed = 00:02:00 . Memory (MB): peak = 667.426 ; gain = 201.547 ; free physical = 11250 ; free virtual = 28779
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 792.023 ; gain = 326.145 ; free physical = 11205 ; free virtual = 28734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:01 ; elapsed = 00:01:50 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 11409 ; free virtual = 28925
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:01 ; elapsed = 00:01:50 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 11409 ; free virtual = 28925
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:03 ; elapsed = 00:01:53 . Memory (MB): peak = 601.473 ; gain = 135.598 ; free physical = 11328 ; free virtual = 28854
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:04 ; elapsed = 00:01:54 . Memory (MB): peak = 667.422 ; gain = 201.547 ; free physical = 11281 ; free virtual = 28811
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'dimage::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:06 ; elapsed = 00:01:57 . Memory (MB): peak = 667.422 ; gain = 201.547 ; free physical = 11220 ; free virtual = 28754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:01:58 . Memory (MB): peak = 792.020 ; gain = 326.145 ; free physical = 11175 ; free virtual = 28710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:39) overwrites the first one (fractale_hls/src/convergence.cpp:39) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:24) overwrites the first one (fractale_hls/src/image.cpp:25) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:24) overwrites the first one (fractale_hls/src/image.cpp:26) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'addr', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:28) overwrites the first one (fractale_hls/src/image.cpp:29) in behavioral simulation.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
WARNING: [SCA 200-202] Port 'addr' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.25 seconds; current allocated memory: 269.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 270.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 272.504 MB.
INFO: [HLS 200-10] Synthesizing 'convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 276.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/zoom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/s_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_y' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 276.959 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'dimage'
INFO: [HLS 200-10] Found SystemC process: 'dimage_do_image' 
INFO: [HLS 200-10] Synthesizing 'dimage_do_image' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'dimage::do_image'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 278.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 278.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_color' to 'dimage_do_image_cbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage_do_image'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 280.100 MB.
INFO: [HLS 200-10] Synthesizing 'dimage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 283.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 11201 ; free virtual = 28720
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 11201 ; free virtual = 28720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'round' into 'dimage::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function '__hls_fptosi_double_i32' into 'dimage::do_image' (fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_round<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'generic_copysign<double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:210->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_ieee' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::to_double' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:14).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:15).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::data' into 'dimage::do_image' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:197->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6->fractale_hls/src/image.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:02 ; elapsed = 00:01:53 . Memory (MB): peak = 601.477 ; gain = 135.598 ; free physical = 11120 ; free virtual = 28649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:03 ; elapsed = 00:01:54 . Memory (MB): peak = 667.426 ; gain = 201.547 ; free physical = 11073 ; free virtual = 28606
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/image.cpp:12) in function 'dimage::do_image' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:01:57 . Memory (MB): peak = 667.426 ; gain = 201.547 ; free physical = 11012 ; free virtual = 28549
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 792.023 ; gain = 326.145 ; free physical = 10967 ; free virtual = 28505
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:24) overwrites the first one (fractale_hls/src/image.cpp:25) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:24) overwrites the first one (fractale_hls/src/image.cpp:26) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'addr', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:28) overwrites the first one (fractale_hls/src/image.cpp:29) in behavioral simulation.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
WARNING: [SCA 200-202] Port 'addr' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.1 seconds; current allocated memory: 269.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 270.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 272.588 MB.
INFO: [HLS 200-10] Synthesizing 'convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 276.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/zoom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/s_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_y' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 276.976 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'dimage'
INFO: [HLS 200-10] Found SystemC process: 'dimage_do_image' 
INFO: [HLS 200-10] Synthesizing 'dimage_do_image' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'dimage::do_image'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 278.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 278.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_color' to 'dimage_do_image_cbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage_do_image'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 280.117 MB.
INFO: [HLS 200-10] Synthesizing 'dimage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:06 ; elapsed = 00:02:00 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 3189 ; free virtual = 24108
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:06 ; elapsed = 00:02:00 . Memory (MB): peak = 472.195 ; gain = 6.320 ; free physical = 3189 ; free virtual = 24108
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 600.711 ; gain = 134.836 ; free physical = 3167 ; free virtual = 24090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:02:02 . Memory (MB): peak = 600.711 ; gain = 134.836 ; free physical = 3153 ; free virtual = 24077
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:02:02 . Memory (MB): peak = 600.711 ; gain = 134.836 ; free physical = 3118 ; free virtual = 24044
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:09 ; elapsed = 00:02:03 . Memory (MB): peak = 664.020 ; gain = 198.145 ; free physical = 3076 ; free virtual = 24001
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:35) overwrites the first one (fractale_hls/src/image.cpp:36) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'couleur', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:35) overwrites the first one (fractale_hls/src/image.cpp:37) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'addr', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/image.cpp:39) overwrites the first one (fractale_hls/src/image.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
WARNING: [SCA 200-202] Port 'addr' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 128.36 seconds; current allocated memory: 162.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 163.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 165.413 MB.
INFO: [HLS 200-10] Synthesizing 'convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 169.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 169.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/zoom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/s_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_y' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 169.820 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'dimage'
INFO: [HLS 200-10] Found SystemC process: 'dimage_do_image' 
INFO: [HLS 200-10] Synthesizing 'dimage_do_image' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-35] Protocol '__ssdm_reset__' contains conflicting I/O accesses:
   wire write on port 'addr' (fractale_hls/src/image.cpp:39) and wire write on port 'addr' (fractale_hls/src/image.cpp:40) occur in the same clock cycle.
WARNING: [SCHED 204-36] Invalid protocol '__ssdm_reset__': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('v', fractale_hls/src/image.cpp:35) on array 'colorR'.
WARNING: [SCHED 204-36] Invalid protocol '__ssdm_reset__': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('v', fractale_hls/src/image.cpp:36) on array 'colorG'.
WARNING: [SCHED 204-36] Invalid protocol '__ssdm_reset__': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('v', fractale_hls/src/image.cpp:37) on array 'colorB'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '__ssdm_reset__'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 170.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 170.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_colorR' to 'dimage_do_image_cbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_colorG' to 'dimage_do_image_ccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_colorB' to 'dimage_do_image_cdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage_do_image'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 170.515 MB.
INFO: [HLS 200-10] Synthesizing 'dimage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 170.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/counter' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/couleur' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/addr' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/y' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 171.205 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'main'
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 171.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 171.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:32:3: error: no matching function for call to object of type 'sc_out<sc_uint<12> >'
  dimage.couleur(couleur);
  ^~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:38:3: error: no matching function for call to object of type 'sc_out<int>'
  convergence.out_x(x);
  ^~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_signal_inout_if<int> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<int> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:39:3: error: no matching function for call to object of type 'sc_out<int>'
  convergence.out_y(y);
  ^~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_signal_inout_if<int> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<int> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:32:3: error: no matching function for call to object of type 'sc_out<sc_uint<12> >'
  dimage.couleur(couleur);
  ^~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:38:3: error: no matching function for call to object of type 'sc_out<int>'
  convergence.out_x(x);
  ^~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_signal_inout_if<int> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<10> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<int> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:39:3: error: no matching function for call to object of type 'sc_out<int>'
  convergence.out_y(y);
  ^~~~~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_signal_inout_if<int> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<9> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<int> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:32:3: error: no matching function for call to object of type 'sc_out<sc_uint<12> >'
  dimage.couleur(couleur);
  ^~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fractale_hls/src/main.cpp:1:
fractale_hls/src/main.cpp:32:3: error: no matching function for call to object of type 'sc_out<sc_uint<12> >'
  dimage.couleur(couleur);
  ^~~~~~~~~~~~~~
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_out<sc_uint<8> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_uint<12> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:01:59 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1899 ; free virtual = 23050
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:00 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1881 ; free virtual = 23033
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1844 ; free virtual = 22998
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1803 ; free virtual = 22958
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 126.63 seconds; current allocated memory: 168.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 169.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:12 ; elapsed = 00:02:00 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1135 ; free virtual = 22016
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:12 ; elapsed = 00:02:00 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1135 ; free virtual = 22016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:02:01 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1110 ; free virtual = 21994
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:01 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1093 ; free virtual = 21979
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:02 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1055 ; free virtual = 21943
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:02:03 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1013 ; free virtual = 21902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 127.96 seconds; current allocated memory: 168.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 169.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

