set_location gpio_pin_iobuf_RNO[0] 3 20 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[0]_LC_0)
set_location gpio_pin_iobuf_RNO[1] 1 17 3 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[1]_LC_1)
set_location gpio_pin_iobuf_RNO[10] 20 5 7 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[10]_LC_2)
set_location gpio_pin_iobuf_RNO[11] 11 1 1 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[11]_LC_3)
set_location gpio_pin_iobuf_RNO[12] 11 1 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[12]_LC_4)
set_location gpio_pin_iobuf_RNO[13] 11 1 3 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[13]_LC_5)
set_location gpio_pin_iobuf_RNO[14] 11 1 4 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[14]_LC_6)
set_location gpio_pin_iobuf_RNO[15] 11 1 5 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[15]_LC_7)
set_location gpio_pin_iobuf_RNO[16] 5 8 7 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[16]_LC_8)
set_location gpio_pin_iobuf_RNO[17] 11 1 7 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[17]_LC_9)
set_location gpio_pin_iobuf_RNO[18] 1 12 1 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[18]_LC_10)
set_location gpio_pin_iobuf_RNO[19] 1 12 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[19]_LC_11)
set_location gpio_pin_iobuf_RNO[2] 1 20 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[2]_LC_12)
set_location gpio_pin_iobuf_RNO[20] 1 12 3 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[20]_LC_13)
set_location gpio_pin_iobuf_RNO[21] 1 12 4 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[21]_LC_14)
set_location gpio_pin_iobuf_RNO[22] 1 12 5 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[22]_LC_15)
set_location gpio_pin_iobuf_RNO[23] 1 12 6 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[23]_LC_16)
set_location gpio_pin_iobuf_RNO[3] 2 20 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[3]_LC_17)
set_location gpio_pin_iobuf_RNO[4] 3 20 5 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[4]_LC_18)
set_location gpio_pin_iobuf_RNO[5] 6 20 6 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[5]_LC_19)
set_location gpio_pin_iobuf_RNO[6] 7 20 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[6]_LC_20)
set_location gpio_pin_iobuf_RNO[7] 8 20 2 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[7]_LC_21)
set_location gpio_pin_iobuf_RNO[8] 1 12 7 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[8]_LC_22)
set_location gpio_pin_iobuf_RNO[9] 15 6 1 # SB_LUT4 (LogicCell: gpio_pin_iobuf_RNO[9]_LC_23)
set_location lb_rd_p1_RNI3L15 6 11 6 # SB_LUT4 (LogicCell: lb_rd_p1_RNI3L15_LC_24)
set_location lb_rd_rdy_wide_RNO 19 12 6 # SB_LUT4 (LogicCell: lb_rd_rdy_wide_LC_25)
set_location lb_rd_rdy_wide 19 12 6 # SB_DFF (LogicCell: lb_rd_rdy_wide_LC_25)
set_location lb_rd_wide_RNO 16 19 4 # SB_LUT4 (LogicCell: lb_rd_wide_LC_26)
set_location lb_rd_wide 16 19 4 # SB_DFF (LogicCell: lb_rd_wide_LC_26)
set_location lb_wr_wide_RNO 16 13 0 # SB_LUT4 (LogicCell: lb_wr_wide_LC_27)
set_location lb_wr_wide 16 13 0 # SB_DFF (LogicCell: lb_wr_wide_LC_27)
set_location mesa_id_req_RNO 20 18 7 # SB_LUT4 (LogicCell: mesa_id_req_LC_28)
set_location mesa_id_req 20 18 7 # SB_DFF (LogicCell: mesa_id_req_LC_28)
set_location mesa_id_req_RNO_0 20 18 6 # SB_LUT4 (LogicCell: mesa_id_req_RNO_0_LC_29)
set_location mesa_id_req_RNO_1 20 18 1 # SB_LUT4 (LogicCell: mesa_id_req_RNO_1_LC_30)
set_location test_cnt_RNO[0] 24 17 0 # SB_LUT4 (LogicCell: test_cnt[0]_LC_31)
set_location test_cnt[0] 24 17 0 # SB_DFF (LogicCell: test_cnt[0]_LC_31)
set_location test_cnt_cry_c[0] 24 17 0 # SB_CARRY (LogicCell: test_cnt[0]_LC_31)
set_location test_cnt_RNO[1] 24 17 1 # SB_LUT4 (LogicCell: test_cnt[1]_LC_32)
set_location test_cnt[1] 24 17 1 # SB_DFF (LogicCell: test_cnt[1]_LC_32)
set_location test_cnt_cry_c[1] 24 17 1 # SB_CARRY (LogicCell: test_cnt[1]_LC_32)
set_location test_cnt_RNO[10] 24 18 2 # SB_LUT4 (LogicCell: test_cnt[10]_LC_33)
set_location test_cnt[10] 24 18 2 # SB_DFF (LogicCell: test_cnt[10]_LC_33)
set_location test_cnt_cry_c[10] 24 18 2 # SB_CARRY (LogicCell: test_cnt[10]_LC_33)
set_location test_cnt_RNO[11] 24 18 3 # SB_LUT4 (LogicCell: test_cnt[11]_LC_34)
set_location test_cnt[11] 24 18 3 # SB_DFF (LogicCell: test_cnt[11]_LC_34)
set_location test_cnt_cry_c[11] 24 18 3 # SB_CARRY (LogicCell: test_cnt[11]_LC_34)
set_location test_cnt_RNO[12] 24 18 4 # SB_LUT4 (LogicCell: test_cnt[12]_LC_35)
set_location test_cnt[12] 24 18 4 # SB_DFF (LogicCell: test_cnt[12]_LC_35)
set_location test_cnt_cry_c[12] 24 18 4 # SB_CARRY (LogicCell: test_cnt[12]_LC_35)
set_location test_cnt_RNO[13] 24 18 5 # SB_LUT4 (LogicCell: test_cnt[13]_LC_36)
set_location test_cnt[13] 24 18 5 # SB_DFF (LogicCell: test_cnt[13]_LC_36)
set_location test_cnt_cry_c[13] 24 18 5 # SB_CARRY (LogicCell: test_cnt[13]_LC_36)
set_location test_cnt_RNO[14] 24 18 6 # SB_LUT4 (LogicCell: test_cnt[14]_LC_37)
set_location test_cnt[14] 24 18 6 # SB_DFF (LogicCell: test_cnt[14]_LC_37)
set_location test_cnt_cry_c[14] 24 18 6 # SB_CARRY (LogicCell: test_cnt[14]_LC_37)
set_location test_cnt_RNO[15] 24 18 7 # SB_LUT4 (LogicCell: test_cnt[15]_LC_38)
set_location test_cnt[15] 24 18 7 # SB_DFF (LogicCell: test_cnt[15]_LC_38)
set_location test_cnt_cry_c[15] 24 18 7 # SB_CARRY (LogicCell: test_cnt[15]_LC_38)
set_location test_cnt_RNO[16] 24 19 0 # SB_LUT4 (LogicCell: test_cnt[16]_LC_39)
set_location test_cnt[16] 24 19 0 # SB_DFF (LogicCell: test_cnt[16]_LC_39)
set_location test_cnt_cry_c[16] 24 19 0 # SB_CARRY (LogicCell: test_cnt[16]_LC_39)
set_location test_cnt_RNO[17] 24 19 1 # SB_LUT4 (LogicCell: test_cnt[17]_LC_40)
set_location test_cnt[17] 24 19 1 # SB_DFF (LogicCell: test_cnt[17]_LC_40)
set_location test_cnt_cry_c[17] 24 19 1 # SB_CARRY (LogicCell: test_cnt[17]_LC_40)
set_location test_cnt_RNO[18] 24 19 2 # SB_LUT4 (LogicCell: test_cnt[18]_LC_41)
set_location test_cnt[18] 24 19 2 # SB_DFF (LogicCell: test_cnt[18]_LC_41)
set_location test_cnt_cry_c[18] 24 19 2 # SB_CARRY (LogicCell: test_cnt[18]_LC_41)
set_location test_cnt_RNO[19] 24 19 3 # SB_LUT4 (LogicCell: test_cnt[19]_LC_42)
set_location test_cnt[19] 24 19 3 # SB_DFF (LogicCell: test_cnt[19]_LC_42)
set_location test_cnt_cry_c[19] 24 19 3 # SB_CARRY (LogicCell: test_cnt[19]_LC_42)
set_location test_cnt_RNO[2] 24 17 2 # SB_LUT4 (LogicCell: test_cnt[2]_LC_43)
set_location test_cnt[2] 24 17 2 # SB_DFF (LogicCell: test_cnt[2]_LC_43)
set_location test_cnt_cry_c[2] 24 17 2 # SB_CARRY (LogicCell: test_cnt[2]_LC_43)
set_location test_cnt_RNO[20] 24 19 4 # SB_LUT4 (LogicCell: test_cnt[20]_LC_44)
set_location test_cnt[20] 24 19 4 # SB_DFF (LogicCell: test_cnt[20]_LC_44)
set_location test_cnt_cry_c[20] 24 19 4 # SB_CARRY (LogicCell: test_cnt[20]_LC_44)
set_location test_cnt_RNO[21] 24 19 5 # SB_LUT4 (LogicCell: test_cnt[21]_LC_45)
set_location test_cnt[21] 24 19 5 # SB_DFF (LogicCell: test_cnt[21]_LC_45)
set_location test_cnt_cry_c[21] 24 19 5 # SB_CARRY (LogicCell: test_cnt[21]_LC_45)
set_location test_cnt_RNO[22] 24 19 6 # SB_LUT4 (LogicCell: test_cnt[22]_LC_46)
set_location test_cnt[22] 24 19 6 # SB_DFF (LogicCell: test_cnt[22]_LC_46)
set_location test_cnt_cry_c[22] 24 19 6 # SB_CARRY (LogicCell: test_cnt[22]_LC_46)
set_location test_cnt_RNO[23] 24 19 7 # SB_LUT4 (LogicCell: test_cnt[23]_LC_47)
set_location test_cnt[23] 24 19 7 # SB_DFF (LogicCell: test_cnt[23]_LC_47)
set_location test_cnt_cry_c[23] 24 19 7 # SB_CARRY (LogicCell: test_cnt[23]_LC_47)
set_location test_cnt_RNO[24] 24 20 0 # SB_LUT4 (LogicCell: test_cnt[24]_LC_48)
set_location test_cnt[24] 24 20 0 # SB_DFF (LogicCell: test_cnt[24]_LC_48)
set_location test_cnt_cry_c[24] 24 20 0 # SB_CARRY (LogicCell: test_cnt[24]_LC_48)
set_location test_cnt_RNO[25] 24 20 1 # SB_LUT4 (LogicCell: test_cnt[25]_LC_49)
set_location test_cnt[25] 24 20 1 # SB_DFF (LogicCell: test_cnt[25]_LC_49)
set_location test_cnt_RNO[3] 24 17 3 # SB_LUT4 (LogicCell: test_cnt[3]_LC_50)
set_location test_cnt[3] 24 17 3 # SB_DFF (LogicCell: test_cnt[3]_LC_50)
set_location test_cnt_cry_c[3] 24 17 3 # SB_CARRY (LogicCell: test_cnt[3]_LC_50)
set_location test_cnt_RNO[4] 24 17 4 # SB_LUT4 (LogicCell: test_cnt[4]_LC_51)
set_location test_cnt[4] 24 17 4 # SB_DFF (LogicCell: test_cnt[4]_LC_51)
set_location test_cnt_cry_c[4] 24 17 4 # SB_CARRY (LogicCell: test_cnt[4]_LC_51)
set_location test_cnt_RNO[5] 24 17 5 # SB_LUT4 (LogicCell: test_cnt[5]_LC_52)
set_location test_cnt[5] 24 17 5 # SB_DFF (LogicCell: test_cnt[5]_LC_52)
set_location test_cnt_cry_c[5] 24 17 5 # SB_CARRY (LogicCell: test_cnt[5]_LC_52)
set_location test_cnt_RNO[6] 24 17 6 # SB_LUT4 (LogicCell: test_cnt[6]_LC_53)
set_location test_cnt[6] 24 17 6 # SB_DFF (LogicCell: test_cnt[6]_LC_53)
set_location test_cnt_cry_c[6] 24 17 6 # SB_CARRY (LogicCell: test_cnt[6]_LC_53)
set_location test_cnt_RNO[7] 24 17 7 # SB_LUT4 (LogicCell: test_cnt[7]_LC_54)
set_location test_cnt[7] 24 17 7 # SB_DFF (LogicCell: test_cnt[7]_LC_54)
set_location test_cnt_cry_c[7] 24 17 7 # SB_CARRY (LogicCell: test_cnt[7]_LC_54)
set_location test_cnt_RNO[8] 24 18 0 # SB_LUT4 (LogicCell: test_cnt[8]_LC_55)
set_location test_cnt[8] 24 18 0 # SB_DFF (LogicCell: test_cnt[8]_LC_55)
set_location test_cnt_cry_c[8] 24 18 0 # SB_CARRY (LogicCell: test_cnt[8]_LC_55)
set_location test_cnt_RNO[9] 24 18 1 # SB_LUT4 (LogicCell: test_cnt[9]_LC_56)
set_location test_cnt[9] 24 18 1 # SB_DFF (LogicCell: test_cnt[9]_LC_56)
set_location test_cnt_cry_c[9] 24 18 1 # SB_CARRY (LogicCell: test_cnt[9]_LC_56)
set_location u_core.N_37_i_0_a2_0_1 19 13 0 # SB_LUT4 (LogicCell: u_core.N_37_i_0_a2_0_1_LC_57)
set_location u_core.N_37_i_0_a2_0_2 19 13 5 # SB_LUT4 (LogicCell: u_core.N_37_i_0_a2_0_2_LC_58)
set_location u_core.lb_cs_sump2_ctrl_p1_RNO 13 11 2 # SB_LUT4 (LogicCell: u_core.lb_cs_sump2_ctrl_p1_LC_59)
set_location u_core.lb_cs_sump2_ctrl_p1 13 11 2 # SB_DFF (LogicCell: u_core.lb_cs_sump2_ctrl_p1_LC_59)
set_location u_core.lb_cs_sump2_ctrl_p1c 19 13 2 # SB_LUT4 (LogicCell: u_core.lb_cs_sump2_ctrl_p1c_LC_60)
set_location u_core.lb_cs_sump2_ctrl_p1c_2_0 19 13 1 # SB_LUT4 (LogicCell: u_core.lb_cs_sump2_ctrl_p1c_2_0_LC_61)
set_location u_core.lb_cs_sump2_data_p1_RNO 14 8 3 # SB_LUT4 (LogicCell: u_core.lb_cs_sump2_data_p1_LC_62)
set_location u_core.lb_cs_sump2_data_p1 14 8 3 # SB_DFF (LogicCell: u_core.lb_cs_sump2_data_p1_LC_62)
set_location u_core.lb_rd_d_RNO[0] 18 10 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d[0]_LC_63)
set_location u_core.lb_rd_d[0] 18 10 3 # SB_DFF (LogicCell: u_core.lb_rd_d[0]_LC_63)
set_location u_core.lb_rd_d_RNO_0[0] 15 15 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[0]_LC_64)
set_location u_core.lb_rd_d_RNO_0[11] 14 11 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[11]_LC_65)
set_location u_core.lb_rd_d_RNO_0[12] 16 9 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[12]_LC_66)
set_location u_core.lb_rd_d_RNO_0[13] 16 8 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[13]_LC_67)
set_location u_core.lb_rd_d_RNO_0[15] 16 11 2 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[15]_LC_68)
set_location u_core.lb_rd_d_RNO_0[17] 16 8 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[17]_LC_69)
set_location u_core.lb_rd_d_RNO_0[18] 18 11 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[18]_LC_70)
set_location u_core.lb_rd_d_RNO_0[2] 15 11 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[2]_LC_71)
set_location u_core.lb_rd_d_RNO_0[20] 16 12 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[20]_LC_72)
set_location u_core.lb_rd_d_RNO_0[21] 16 13 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[21]_LC_73)
set_location u_core.lb_rd_d_RNO_0[22] 14 12 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[22]_LC_74)
set_location u_core.lb_rd_d_RNO_0[24] 15 12 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[24]_LC_75)
set_location u_core.lb_rd_d_RNO_0[27] 15 12 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[27]_LC_76)
set_location u_core.lb_rd_d_RNO_0[28] 15 10 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[28]_LC_77)
set_location u_core.lb_rd_d_RNO_0[3] 15 12 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[3]_LC_78)
set_location u_core.lb_rd_d_RNO_0[30] 14 11 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[30]_LC_79)
set_location u_core.lb_rd_d_RNO_0[4] 15 11 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[4]_LC_80)
set_location u_core.lb_rd_d_RNO_0[5] 15 11 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[5]_LC_81)
set_location u_core.lb_rd_d_RNO_0[6] 18 11 5 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[6]_LC_82)
set_location u_core.lb_rd_d_RNO_0[7] 16 9 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[7]_LC_83)
set_location u_core.lb_rd_d_RNO_0[8] 15 8 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[8]_LC_84)
set_location u_core.lb_rd_d_RNO_0[9] 16 8 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d_RNO_0[9]_LC_85)
set_location u_core.lb_rd_d_RNO[1] 13 6 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d[1]_LC_86)
set_location u_core.lb_rd_d[1] 13 6 3 # SB_DFF (LogicCell: u_core.lb_rd_d[1]_LC_86)
set_location u_core.lb_rd_d_RNO[10] 15 11 5 # SB_LUT4 (LogicCell: u_core.lb_rd_d[10]_LC_87)
set_location u_core.lb_rd_d[10] 15 11 5 # SB_DFF (LogicCell: u_core.lb_rd_d[10]_LC_87)
set_location u_core.lb_rd_d_RNO[11] 16 11 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[11]_LC_88)
set_location u_core.lb_rd_d[11] 16 11 1 # SB_DFF (LogicCell: u_core.lb_rd_d[11]_LC_88)
set_location u_core.lb_rd_d_RNO[12] 16 9 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[12]_LC_89)
set_location u_core.lb_rd_d[12] 16 9 1 # SB_DFF (LogicCell: u_core.lb_rd_d[12]_LC_89)
set_location u_core.lb_rd_d_RNO[13] 17 7 4 # SB_LUT4 (LogicCell: u_core.lb_rd_d[13]_LC_90)
set_location u_core.lb_rd_d[13] 17 7 4 # SB_DFF (LogicCell: u_core.lb_rd_d[13]_LC_90)
set_location u_core.lb_rd_d_RNO[14] 17 7 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d[14]_LC_91)
set_location u_core.lb_rd_d[14] 17 7 0 # SB_DFF (LogicCell: u_core.lb_rd_d[14]_LC_91)
set_location u_core.lb_rd_d_RNO[15] 16 11 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d[15]_LC_92)
set_location u_core.lb_rd_d[15] 16 11 3 # SB_DFF (LogicCell: u_core.lb_rd_d[15]_LC_92)
set_location u_core.lb_rd_d_RNO[16] 18 11 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[16]_LC_93)
set_location u_core.lb_rd_d[16] 18 11 1 # SB_DFF (LogicCell: u_core.lb_rd_d[16]_LC_93)
set_location u_core.lb_rd_d_RNO[17] 17 8 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[17]_LC_94)
set_location u_core.lb_rd_d[17] 17 8 1 # SB_DFF (LogicCell: u_core.lb_rd_d[17]_LC_94)
set_location u_core.lb_rd_d_RNO[18] 19 11 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d[18]_LC_95)
set_location u_core.lb_rd_d[18] 19 11 6 # SB_DFF (LogicCell: u_core.lb_rd_d[18]_LC_95)
set_location u_core.lb_rd_d_RNO[19] 20 12 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d[19]_LC_96)
set_location u_core.lb_rd_d[19] 20 12 0 # SB_DFF (LogicCell: u_core.lb_rd_d[19]_LC_96)
set_location u_core.lb_rd_d_RNO[2] 15 9 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d[2]_LC_97)
set_location u_core.lb_rd_d[2] 15 9 3 # SB_DFF (LogicCell: u_core.lb_rd_d[2]_LC_97)
set_location u_core.lb_rd_d_RNO[20] 16 12 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[20]_LC_98)
set_location u_core.lb_rd_d[20] 16 12 1 # SB_DFF (LogicCell: u_core.lb_rd_d[20]_LC_98)
set_location u_core.lb_rd_d_RNO[21] 19 13 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d[21]_LC_99)
set_location u_core.lb_rd_d[21] 19 13 7 # SB_DFF (LogicCell: u_core.lb_rd_d[21]_LC_99)
set_location u_core.lb_rd_d_RNO[22] 16 12 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d[22]_LC_100)
set_location u_core.lb_rd_d[22] 16 12 7 # SB_DFF (LogicCell: u_core.lb_rd_d[22]_LC_100)
set_location u_core.lb_rd_d_RNO[23] 20 12 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d[23]_LC_101)
set_location u_core.lb_rd_d[23] 20 12 6 # SB_DFF (LogicCell: u_core.lb_rd_d[23]_LC_101)
set_location u_core.lb_rd_d_RNO[24] 15 12 2 # SB_LUT4 (LogicCell: u_core.lb_rd_d[24]_LC_102)
set_location u_core.lb_rd_d[24] 15 12 2 # SB_DFF (LogicCell: u_core.lb_rd_d[24]_LC_102)
set_location u_core.lb_rd_d_RNO[25] 16 10 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d[25]_LC_103)
set_location u_core.lb_rd_d[25] 16 10 6 # SB_DFF (LogicCell: u_core.lb_rd_d[25]_LC_103)
set_location u_core.lb_rd_d_RNO[26] 19 11 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d[26]_LC_104)
set_location u_core.lb_rd_d[26] 19 11 0 # SB_DFF (LogicCell: u_core.lb_rd_d[26]_LC_104)
set_location u_core.lb_rd_d_RNO[27] 19 12 7 # SB_LUT4 (LogicCell: u_core.lb_rd_d[27]_LC_105)
set_location u_core.lb_rd_d[27] 19 12 7 # SB_DFF (LogicCell: u_core.lb_rd_d[27]_LC_105)
set_location u_core.lb_rd_d_RNO[28] 15 9 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d[28]_LC_106)
set_location u_core.lb_rd_d[28] 15 9 6 # SB_DFF (LogicCell: u_core.lb_rd_d[28]_LC_106)
set_location u_core.lb_rd_d_RNO[29] 18 11 3 # SB_LUT4 (LogicCell: u_core.lb_rd_d[29]_LC_107)
set_location u_core.lb_rd_d[29] 18 11 3 # SB_DFF (LogicCell: u_core.lb_rd_d[29]_LC_107)
set_location u_core.lb_rd_d_RNO[3] 19 12 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d[3]_LC_108)
set_location u_core.lb_rd_d[3] 19 12 0 # SB_DFF (LogicCell: u_core.lb_rd_d[3]_LC_108)
set_location u_core.lb_rd_d_RNO[30] 14 11 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[30]_LC_109)
set_location u_core.lb_rd_d[30] 14 11 1 # SB_DFF (LogicCell: u_core.lb_rd_d[30]_LC_109)
set_location u_core.lb_rd_d_RNO[31] 18 11 0 # SB_LUT4 (LogicCell: u_core.lb_rd_d[31]_LC_110)
set_location u_core.lb_rd_d[31] 18 11 0 # SB_DFF (LogicCell: u_core.lb_rd_d[31]_LC_110)
set_location u_core.lb_rd_d_RNO[4] 15 11 2 # SB_LUT4 (LogicCell: u_core.lb_rd_d[4]_LC_111)
set_location u_core.lb_rd_d[4] 15 11 2 # SB_DFF (LogicCell: u_core.lb_rd_d[4]_LC_111)
set_location u_core.lb_rd_d_RNO[5] 16 11 6 # SB_LUT4 (LogicCell: u_core.lb_rd_d[5]_LC_112)
set_location u_core.lb_rd_d[5] 16 11 6 # SB_DFF (LogicCell: u_core.lb_rd_d[5]_LC_112)
set_location u_core.lb_rd_d_RNO[6] 18 10 1 # SB_LUT4 (LogicCell: u_core.lb_rd_d[6]_LC_113)
set_location u_core.lb_rd_d[6] 18 10 1 # SB_DFF (LogicCell: u_core.lb_rd_d[6]_LC_113)
set_location u_core.lb_rd_d_RNO[7] 16 8 2 # SB_LUT4 (LogicCell: u_core.lb_rd_d[7]_LC_114)
set_location u_core.lb_rd_d[7] 16 8 2 # SB_DFF (LogicCell: u_core.lb_rd_d[7]_LC_114)
set_location u_core.lb_rd_d_RNO[8] 15 8 4 # SB_LUT4 (LogicCell: u_core.lb_rd_d[8]_LC_115)
set_location u_core.lb_rd_d[8] 15 8 4 # SB_DFF (LogicCell: u_core.lb_rd_d[8]_LC_115)
set_location u_core.lb_rd_d_RNO[9] 16 8 4 # SB_LUT4 (LogicCell: u_core.lb_rd_d[9]_LC_116)
set_location u_core.lb_rd_d[9] 16 8 4 # SB_DFF (LogicCell: u_core.lb_rd_d[9]_LC_116)
set_location u_core.lb_rd_rdy_RNO 16 6 3 # SB_LUT4 (LogicCell: u_core.lb_rd_rdy_LC_117)
set_location u_core.lb_rd_rdy 16 6 3 # SB_DFF (LogicCell: u_core.lb_rd_rdy_LC_117)
set_location u_core.lb_rd_rdy_RNO_0 19 13 3 # SB_LUT4 (LogicCell: u_core.lb_rd_rdy_RNO_0_LC_118)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO 3 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_119)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l 3 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_119)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0 3 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0_LC_120)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO 3 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_121)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out 3 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_121)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0 3 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0_LC_122)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1 3 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1_LC_123)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO 14 5 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_124)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l 14 5 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_124)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0 14 5 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0_LC_125)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO 14 5 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_126)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out 14 5 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_126)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0 14 5 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0_LC_127)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1 14 5 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1_LC_128)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO 13 3 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_129)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l 13 3 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_129)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0 13 3 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0_LC_130)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO 13 3 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_131)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out 13 3 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_131)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0 13 3 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0_LC_132)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1 13 3 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1_LC_133)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO 13 1 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_134)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l 13 1 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_134)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0 13 1 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0_LC_135)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO 13 1 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_136)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out 13 1 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_136)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0 13 1 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0_LC_137)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1 13 1 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1_LC_138)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO 8 1 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_139)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l 8 1 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_139)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0 8 1 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0_LC_140)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO 8 1 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_141)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out 8 1 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_141)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0 8 1 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0_LC_142)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1 8 1 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1_LC_143)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO 12 4 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_144)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l 12 4 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_144)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0 12 4 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0_LC_145)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO 12 4 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_146)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out 12 4 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_146)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0 12 4 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0_LC_147)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1 12 4 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1_LC_148)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO 11 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_149)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l 11 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_149)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0 12 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0_LC_150)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO 12 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_151)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out 12 10 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_151)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0 12 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0_LC_152)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1 12 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1_LC_153)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO 5 9 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_154)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l 5 9 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_154)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0 5 9 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0_LC_155)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO 5 9 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_156)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out 5 9 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_156)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0 3 6 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0_LC_157)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1 5 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1_LC_158)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am 2 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am_LC_159)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm 2 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm_LC_160)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_ns 2 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_161)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out 2 10 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_161)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16 1 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16_LC_162)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m17 1 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_163)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l 1 11 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_163)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am 1 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am_LC_164)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm 1 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm_LC_165)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_ns 1 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_166)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out 1 11 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_166)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4 2 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4_LC_167)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m5 2 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_168)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l 2 10 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_168)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO 3 9 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_169)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l 3 9 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_169)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0 3 9 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0_LC_170)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO 3 9 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_171)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out 3 9 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_171)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0 3 9 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0_LC_172)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1 3 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1_LC_173)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO 1 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_174)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l 1 16 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_174)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0 1 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0_LC_175)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO 1 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_176)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out 1 16 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_176)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0 1 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_LC_177)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1 1 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1_LC_178)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO 1 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_179)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l 1 14 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_179)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0 1 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0_LC_180)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO 1 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_181)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out 1 14 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_181)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0 1 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0_LC_182)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1 1 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1_LC_183)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO 1 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_184)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l 1 19 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_184)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0 1 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0_LC_185)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO 1 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_186)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out 1 19 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_186)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0 1 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0_LC_187)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1 1 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1_LC_188)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO 1 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_189)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l 1 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_189)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0 1 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0_LC_190)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO 1 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_191)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out 1 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_191)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0 1 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_192)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1 1 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1_LC_193)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO 2 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_194)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l 2 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_194)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0 2 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0_LC_195)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO 2 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_196)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out 2 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_196)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0 2 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_LC_197)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1 2 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1_LC_198)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO 3 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_199)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l 3 19 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_199)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0 3 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0_LC_200)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO 3 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_201)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out 3 19 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_201)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0 3 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0_LC_202)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1 3 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1_LC_203)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO 5 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_204)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l 5 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_204)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0 5 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0_LC_205)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO 5 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_206)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out 5 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_206)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0 5 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0_LC_207)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1 5 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1_LC_208)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO 7 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_209)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l 7 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_209)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0 7 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0_LC_210)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO 7 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_211)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out 7 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_211)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0 7 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0_LC_212)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1 7 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1_LC_213)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am 1 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am_LC_214)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm 1 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm_LC_215)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_ns 1 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_216)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out 1 18 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_216)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16 1 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16_LC_217)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m17 1 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_218)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l 1 17 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_218)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am 2 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am_LC_219)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm 2 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm_LC_220)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_ns 2 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_221)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out 2 17 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_221)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4 1 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4_LC_222)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m5 1 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_223)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l 1 17 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_223)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO 8 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_224)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l 8 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_224)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0 8 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0_LC_225)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO 8 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_226)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out 8 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_226)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0 8 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0_LC_227)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1 8 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1_LC_228)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO 15 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_229)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l 15 10 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_229)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0 15 7 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0_LC_230)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO 15 7 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_231)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out 15 7 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_231)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0 15 7 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0_LC_232)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1 15 7 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1_LC_233)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO 14 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_234)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l 14 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_234)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0 14 9 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0_LC_235)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO 14 9 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_236)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out 14 9 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_236)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0 14 9 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0_LC_237)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1 14 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1_LC_238)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[0] 19 7 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[0]_LC_239)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[0] 19 7 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[0]_LC_239)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0[0] 18 6 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0[0]_LC_240)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[0] 18 6 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0[0]_LC_240)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[1] 18 6 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1]_LC_241)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1] 18 6 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1]_LC_241)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[1] 18 6 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1]_LC_241)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[10] 18 7 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10]_LC_242)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10] 18 7 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10]_LC_242)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[10] 18 7 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10]_LC_242)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[11] 18 7 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11]_LC_243)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11] 18 7 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11]_LC_243)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[11] 18 7 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11]_LC_243)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[12] 18 7 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12]_LC_244)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12] 18 7 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12]_LC_244)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[12] 18 7 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12]_LC_244)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[13] 18 7 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13]_LC_245)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13] 18 7 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13]_LC_245)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[13] 18 7 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13]_LC_245)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[14] 18 7 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14]_LC_246)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14] 18 7 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14]_LC_246)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[14] 18 7 6 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14]_LC_246)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[15] 18 7 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15]_LC_247)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15] 18 7 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15]_LC_247)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[15] 18 7 7 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15]_LC_247)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[16] 18 8 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[16]_LC_248)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[16] 18 8 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[16]_LC_248)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[2] 18 6 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2]_LC_249)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2] 18 6 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2]_LC_249)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[2] 18 6 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2]_LC_249)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[3] 18 6 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3]_LC_250)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3] 18 6 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3]_LC_250)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[3] 18 6 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3]_LC_250)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[4] 18 6 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4]_LC_251)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4] 18 6 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4]_LC_251)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[4] 18 6 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4]_LC_251)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[5] 18 6 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5]_LC_252)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5] 18 6 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5]_LC_252)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[5] 18 6 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5]_LC_252)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[6] 18 6 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6]_LC_253)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6] 18 6 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6]_LC_253)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[6] 18 6 6 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6]_LC_253)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[7] 18 6 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7]_LC_254)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7] 18 6 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7]_LC_254)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[7] 18 6 7 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7]_LC_254)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[8] 18 7 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8]_LC_255)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8] 18 7 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8]_LC_255)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[8] 18 7 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8]_LC_255)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[9] 18 7 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9]_LC_256)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9] 18 7 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9]_LC_256)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[9] 18 7 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9]_LC_256)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_20_i 16 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[4]_LC_257)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[4] 16 9 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[4]_LC_257)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_3_i 18 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[3]_LC_258)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[3] 18 10 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[3]_LC_258)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m4_0_a3 17 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m4_0_a3_LC_259)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m5_i 17 9 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[5]_LC_260)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[5] 17 9 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[5]_LC_260)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m7_0 19 6 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[6]_LC_261)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[6] 19 6 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[6]_LC_261)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m8_0_a3 17 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m8_0_a3_LC_262)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[0] 19 8 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[0]_LC_263)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[0] 19 8 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[0]_LC_263)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[1] 19 7 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[1]_LC_264)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[1] 19 7 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[1]_LC_264)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[10] 19 6 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[10]_LC_265)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[10] 19 6 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[10]_LC_265)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[13] 17 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[13]_LC_266)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[13] 17 11 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[13]_LC_266)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[14] 17 8 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[14]_LC_267)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[14] 17 8 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[14]_LC_267)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[15] 17 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[15]_LC_268)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[15] 17 8 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[15]_LC_268)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953 18 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953_LC_269)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNO 19 7 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_LC_270)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick 19 7 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_LC_270)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c_RNO 17 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c_RNO_LC_271)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c_RNO 19 7 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c_RNO_LC_272)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c_RNO 18 9 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c_RNO_LC_273)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c_RNO 19 8 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c_RNO_LC_274)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c_RNO 19 8 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c_RNO_LC_275)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c_RNO 19 6 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c_RNO_LC_276)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c_RNO 18 9 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c_RNO_LC_277)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c_RNO 19 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c_RNO_LC_278)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNILCGA1 19 7 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNILCGA1_LC_279)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNO 17 8 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNO_LC_280)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c_RNO 17 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c_RNO_LC_281)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c_RNO 16 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c_RNO_LC_282)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c_RNO 17 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c_RNO_LC_283)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c_RNO 16 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c_RNO_LC_284)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNIOM5C 18 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNIOM5C_LC_285)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNO 18 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNO_LC_286)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c_RNO 17 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c_RNO_LC_287)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c_RNO 17 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c_RNO_LC_288)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c_RNO 16 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c_RNO_LC_289)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c_RNO 17 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c_RNO_LC_290)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c_RNO 16 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c_RNO_LC_291)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIBAUR1 18 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIBAUR1_LC_292)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIG8BM1 18 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIG8BM1_LC_293)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNO 18 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNO_LC_294)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c_RNO 14 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c_RNO_LC_295)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[0] 17 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0]_LC_296)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0] 17 15 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0]_LC_296)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[0] 17 15 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0]_LC_296)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[1] 17 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1]_LC_297)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1] 17 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1]_LC_297)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[1] 17 15 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1]_LC_297)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[10] 17 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10]_LC_298)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10] 17 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10]_LC_298)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[10] 17 16 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10]_LC_298)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[11] 17 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[11]_LC_299)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[11] 17 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[11]_LC_299)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[2] 17 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2]_LC_300)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2] 17 15 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2]_LC_300)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[2] 17 15 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2]_LC_300)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[3] 17 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3]_LC_301)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3] 17 15 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3]_LC_301)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[3] 17 15 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3]_LC_301)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[4] 17 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4]_LC_302)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4] 17 15 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4]_LC_302)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[4] 17 15 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4]_LC_302)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[5] 17 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5]_LC_303)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5] 17 15 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5]_LC_303)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[5] 17 15 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5]_LC_303)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[6] 17 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6]_LC_304)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6] 17 15 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6]_LC_304)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[6] 17 15 6 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6]_LC_304)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[7] 17 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7]_LC_305)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7] 17 15 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7]_LC_305)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[7] 17 15 7 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7]_LC_305)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[8] 17 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8]_LC_306)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8] 17 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8]_LC_306)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[8] 17 16 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8]_LC_306)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[9] 17 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9]_LC_307)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9] 17 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9]_LC_307)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[9] 17 16 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9]_LC_307)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51[0] 17 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51[0]_LC_308)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU[0] 17 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU[0]_LC_309)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO 18 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_LC_310)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc 18 14 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_LC_310)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0 18 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0_LC_311)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1 18 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1_LC_312)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN[0] 17 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN[0]_LC_313)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_RNO 18 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_LC_314)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl 18 14 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_LC_314)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0[5] 8 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0[5]_LC_315)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1[5] 8 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1[5]_LC_316)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2[5] 9 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2[5]_LC_317)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3[5] 8 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3[5]_LC_318)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4[5] 8 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4[5]_LC_319)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3[5] 8 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3[5]_LC_320)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5[5] 8 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5[5]_LC_321)
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6[5] 9 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6[5]_LC_322)
set_location u_core.u_gpio_core.lb_addr_p1_RNI9EUU[0] 10 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNI9EUU[0]_LC_323)
set_location u_core.u_gpio_core.lb_addr_p1_RNIA2EE1[5] 8 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIA2EE1[5]_LC_324)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_0[4] 13 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_0[4]_LC_325)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_10[4] 11 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_10[4]_LC_326)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_11[4] 7 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_11[4]_LC_327)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_12[4] 7 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_12[4]_LC_328)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_13[4] 12 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_13[4]_LC_329)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_14[4] 12 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_14[4]_LC_330)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_1[4] 7 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_1[4]_LC_331)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_2[4] 7 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_2[4]_LC_332)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_3[4] 5 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_3[4]_LC_333)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654[4] 5 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654[4]_LC_334)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_4[4] 11 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_4[4]_LC_335)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_5[4] 12 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_5[4]_LC_336)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_6[4] 12 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_6[4]_LC_337)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_7[4] 5 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_7[4]_LC_338)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_8[4] 5 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_8[4]_LC_339)
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_9[4] 13 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNII5654_9[4]_LC_340)
set_location u_core.u_gpio_core.lb_addr_p1_RNIKPUU[5] 8 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIKPUU[5]_LC_341)
set_location u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1[0] 8 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1[0]_LC_342)
set_location u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0[0] 9 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0[0]_LC_343)
set_location u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0[4] 10 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0[4]_LC_344)
set_location u_core.u_gpio_core.lb_addr_p1_RNIRVGK[4] 11 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIRVGK[4]_LC_345)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[2] 8 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[2]_LC_346)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[4] 7 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[4]_LC_347)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[2] 8 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[2]_LC_348)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[4] 7 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[4]_LC_349)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3[2] 8 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3[2]_LC_350)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[2] 10 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[2]_LC_351)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[4] 11 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[4]_LC_352)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3[2] 8 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3[2]_LC_353)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3[4] 6 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3[4]_LC_354)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4[2] 8 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4[2]_LC_355)
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5[2] 10 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5[2]_LC_356)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[2] 8 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[2]_LC_357)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[4] 10 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[4]_LC_358)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[5] 9 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[5]_LC_359)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[2] 8 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[2]_LC_360)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[4] 9 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[4]_LC_361)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[5] 7 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[5]_LC_362)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[2] 8 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04[2]_LC_363)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2[4] 7 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2[4]_LC_364)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3[4] 8 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3[4]_LC_365)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[4] 10 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04[4]_LC_366)
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[5] 9 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1_RNIV6S04[5]_LC_367)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[0] 6 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[0]_LC_368)
set_location u_core.u_gpio_core.lb_rd_d_1[0] 6 14 0 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[0]_LC_368)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[0] 7 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[0]_LC_369)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[1] 7 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[1]_LC_370)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[10] 10 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[10]_LC_371)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[11] 7 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[11]_LC_372)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[12] 6 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[12]_LC_373)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[13] 6 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[13]_LC_374)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[14] 16 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[14]_LC_375)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[15] 10 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[15]_LC_376)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[16] 11 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[16]_LC_377)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[17] 10 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[17]_LC_378)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[18] 13 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[18]_LC_379)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[19] 11 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[19]_LC_380)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[2] 13 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[2]_LC_381)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[20] 9 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[20]_LC_382)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[21] 13 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[21]_LC_383)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[22] 13 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[22]_LC_384)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[23] 14 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[23]_LC_385)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[24] 12 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[24]_LC_386)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[25] 11 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[25]_LC_387)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[26] 14 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[26]_LC_388)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[27] 13 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[27]_LC_389)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[28] 14 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[28]_LC_390)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[29] 10 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[29]_LC_391)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[3] 11 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[3]_LC_392)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[30] 7 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[30]_LC_393)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[31] 8 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[31]_LC_394)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[4] 5 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[4]_LC_395)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[5] 6 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[5]_LC_396)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[6] 3 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[6]_LC_397)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[7] 6 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[7]_LC_398)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[8] 7 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[8]_LC_399)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[9] 8 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_0[9]_LC_400)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[1] 7 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[1]_LC_401)
set_location u_core.u_gpio_core.lb_rd_d_1[1] 7 12 4 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[1]_LC_401)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[10] 14 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[10]_LC_402)
set_location u_core.u_gpio_core.lb_rd_d_1[10] 14 15 7 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[10]_LC_402)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[0] 6 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[0]_LC_403)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[1] 15 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[1]_LC_404)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[10] 9 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[10]_LC_405)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[12] 7 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[12]_LC_406)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[14] 7 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[14]_LC_407)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[15] 10 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[15]_LC_408)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[17] 10 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[17]_LC_409)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[18] 13 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[18]_LC_410)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[19] 15 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[19]_LC_411)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[2] 13 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[2]_LC_412)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[20] 9 8 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[20]_LC_413)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[21] 15 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[21]_LC_414)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[22] 7 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[22]_LC_415)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[23] 14 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[23]_LC_416)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[24] 12 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[24]_LC_417)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[26] 15 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[26]_LC_418)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[27] 13 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[27]_LC_419)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[28] 15 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[28]_LC_420)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[29] 12 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[29]_LC_421)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[3] 11 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[3]_LC_422)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[30] 8 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[30]_LC_423)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[31] 15 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[31]_LC_424)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[4] 9 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[4]_LC_425)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[6] 11 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[6]_LC_426)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[7] 10 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[7]_LC_427)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[8] 10 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[8]_LC_428)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[9] 8 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_10[9]_LC_429)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[11] 7 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[11]_LC_430)
set_location u_core.u_gpio_core.lb_rd_d_1[11] 7 13 4 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[11]_LC_430)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[10] 9 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[10]_LC_431)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[12] 6 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[12]_LC_432)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[14] 9 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[14]_LC_433)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[15] 9 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[15]_LC_434)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[17] 8 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[17]_LC_435)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[20] 7 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[20]_LC_436)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[22] 12 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[22]_LC_437)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[24] 10 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[24]_LC_438)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[29] 12 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[29]_LC_439)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[4] 9 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[4]_LC_440)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[8] 9 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_11[8]_LC_441)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[12] 6 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[12]_LC_442)
set_location u_core.u_gpio_core.lb_rd_d_1[12] 6 15 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[12]_LC_442)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[10] 9 8 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[10]_LC_443)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[12] 7 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[12]_LC_444)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[14] 8 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[14]_LC_445)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[17] 10 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[17]_LC_446)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[20] 9 8 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[20]_LC_447)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[22] 11 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[22]_LC_448)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[24] 9 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[24]_LC_449)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[29] 10 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_12[29]_LC_450)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[13] 6 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[13]_LC_451)
set_location u_core.u_gpio_core.lb_rd_d_1[13] 6 10 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[13]_LC_451)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[14] 8 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[14]_LC_452)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[17] 8 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[17]_LC_453)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[20] 9 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[20]_LC_454)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[22] 11 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[22]_LC_455)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[24] 12 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[24]_LC_456)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[29] 10 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_13[29]_LC_457)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[14] 8 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[14]_LC_458)
set_location u_core.u_gpio_core.lb_rd_d_1[14] 8 14 7 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[14]_LC_458)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_14[22] 13 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_14[22]_LC_459)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_14[29] 9 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_14[29]_LC_460)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[15] 10 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[15]_LC_461)
set_location u_core.u_gpio_core.lb_rd_d_1[15] 10 14 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[15]_LC_461)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_15[22] 7 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_15[22]_LC_462)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_15[29] 9 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_15[29]_LC_463)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[16] 11 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[16]_LC_464)
set_location u_core.u_gpio_core.lb_rd_d_1[16] 11 14 4 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[16]_LC_464)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[17] 10 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[17]_LC_465)
set_location u_core.u_gpio_core.lb_rd_d_1[17] 10 15 5 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[17]_LC_465)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[18] 13 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[18]_LC_466)
set_location u_core.u_gpio_core.lb_rd_d_1[18] 13 15 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[18]_LC_466)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[19] 11 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[19]_LC_467)
set_location u_core.u_gpio_core.lb_rd_d_1[19] 11 18 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[19]_LC_467)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[0] 6 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[0]_LC_468)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[1] 7 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[1]_LC_469)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[10] 14 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[10]_LC_470)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[11] 3 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[11]_LC_471)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[12] 6 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[12]_LC_472)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[13] 11 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[13]_LC_473)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[14] 8 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[14]_LC_474)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[15] 10 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[15]_LC_475)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[16] 17 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[16]_LC_476)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[17] 6 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[17]_LC_477)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[18] 7 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[18]_LC_478)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[19] 11 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[19]_LC_479)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[2] 13 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[2]_LC_480)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[20] 10 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[20]_LC_481)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[21] 13 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[21]_LC_482)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[22] 12 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[22]_LC_483)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[23] 14 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[23]_LC_484)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[24] 9 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[24]_LC_485)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[25] 11 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[25]_LC_486)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[26] 14 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[26]_LC_487)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[27] 13 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[27]_LC_488)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[28] 14 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[28]_LC_489)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[29] 9 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[29]_LC_490)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[3] 12 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[3]_LC_491)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[30] 7 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[30]_LC_492)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[31] 8 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[31]_LC_493)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[4] 5 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[4]_LC_494)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[5] 6 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[5]_LC_495)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[6] 3 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[6]_LC_496)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[7] 6 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[7]_LC_497)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[8] 7 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[8]_LC_498)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[9] 8 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_1[9]_LC_499)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[2] 13 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[2]_LC_500)
set_location u_core.u_gpio_core.lb_rd_d_1[2] 13 19 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[2]_LC_500)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[20] 10 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[20]_LC_501)
set_location u_core.u_gpio_core.lb_rd_d_1[20] 10 13 1 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[20]_LC_501)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[21] 13 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[21]_LC_502)
set_location u_core.u_gpio_core.lb_rd_d_1[21] 13 20 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[21]_LC_502)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[22] 12 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[22]_LC_503)
set_location u_core.u_gpio_core.lb_rd_d_1[22] 12 14 5 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[22]_LC_503)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[23] 14 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[23]_LC_504)
set_location u_core.u_gpio_core.lb_rd_d_1[23] 14 19 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[23]_LC_504)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[24] 12 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[24]_LC_505)
set_location u_core.u_gpio_core.lb_rd_d_1[24] 12 17 3 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[24]_LC_505)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[25] 11 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[25]_LC_506)
set_location u_core.u_gpio_core.lb_rd_d_1[25] 11 20 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[25]_LC_506)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[26] 14 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[26]_LC_507)
set_location u_core.u_gpio_core.lb_rd_d_1[26] 14 17 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[26]_LC_507)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[27] 13 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[27]_LC_508)
set_location u_core.u_gpio_core.lb_rd_d_1[27] 13 18 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[27]_LC_508)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[28] 14 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[28]_LC_509)
set_location u_core.u_gpio_core.lb_rd_d_1[28] 14 18 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[28]_LC_509)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[29] 10 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[29]_LC_510)
set_location u_core.u_gpio_core.lb_rd_d_1[29] 10 11 4 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[29]_LC_510)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[0] 6 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[0]_LC_511)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[1] 7 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[1]_LC_512)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[10] 12 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[10]_LC_513)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[11] 9 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[11]_LC_514)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[12] 6 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[12]_LC_515)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[13] 6 4 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[13]_LC_516)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[14] 9 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[14]_LC_517)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[15] 9 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[15]_LC_518)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[16] 11 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[16]_LC_519)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[17] 10 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[17]_LC_520)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[18] 18 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[18]_LC_521)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[19] 11 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[19]_LC_522)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[2] 13 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[2]_LC_523)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[20] 10 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[20]_LC_524)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[21] 13 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[21]_LC_525)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[22] 11 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[22]_LC_526)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[23] 14 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[23]_LC_527)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[24] 12 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[24]_LC_528)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[25] 11 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[25]_LC_529)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[26] 14 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[26]_LC_530)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[27] 13 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[27]_LC_531)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[28] 14 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[28]_LC_532)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[29] 12 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[29]_LC_533)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[3] 11 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[3]_LC_534)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[30] 7 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[30]_LC_535)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[31] 8 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[31]_LC_536)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[4] 9 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[4]_LC_537)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[5] 6 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[5]_LC_538)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[6] 3 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[6]_LC_539)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[7] 6 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[7]_LC_540)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[8] 7 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[8]_LC_541)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[9] 8 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_2[9]_LC_542)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[3] 11 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[3]_LC_543)
set_location u_core.u_gpio_core.lb_rd_d_1[3] 11 12 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[3]_LC_543)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[30] 7 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[30]_LC_544)
set_location u_core.u_gpio_core.lb_rd_d_1[30] 7 18 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[30]_LC_544)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[31] 8 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[31]_LC_545)
set_location u_core.u_gpio_core.lb_rd_d_1[31] 8 18 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[31]_LC_545)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[0] 6 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[0]_LC_546)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[1] 6 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[1]_LC_547)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[10] 9 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[10]_LC_548)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[11] 3 7 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[11]_LC_549)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[12] 17 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[12]_LC_550)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[13] 5 9 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[13]_LC_551)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[14] 13 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[14]_LC_552)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[15] 9 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[15]_LC_553)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[16] 11 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[16]_LC_554)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[17] 10 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[17]_LC_555)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[18] 13 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[18]_LC_556)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[19] 10 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[19]_LC_557)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[2] 13 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[2]_LC_558)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[20] 10 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[20]_LC_559)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[21] 13 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[21]_LC_560)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[22] 12 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[22]_LC_561)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[23] 14 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[23]_LC_562)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[24] 17 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[24]_LC_563)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[25] 7 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[25]_LC_564)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[26] 14 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[26]_LC_565)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[27] 13 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[27]_LC_566)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[28] 13 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[28]_LC_567)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[29] 10 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[29]_LC_568)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[3] 11 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[3]_LC_569)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[30] 8 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[30]_LC_570)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[31] 8 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[31]_LC_571)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[4] 5 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[4]_LC_572)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[5] 7 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[5]_LC_573)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[6] 3 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[6]_LC_574)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[7] 10 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[7]_LC_575)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[8] 16 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[8]_LC_576)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[9] 16 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_3[9]_LC_577)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[4] 5 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[4]_LC_578)
set_location u_core.u_gpio_core.lb_rd_d_1[4] 5 11 1 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[4]_LC_578)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[0] 6 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[0]_LC_579)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[1] 7 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[1]_LC_580)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[10] 9 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[10]_LC_581)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[11] 5 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[11]_LC_582)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[12] 10 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[12]_LC_583)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[13] 5 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[13]_LC_584)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[14] 11 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[14]_LC_585)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[15] 10 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[15]_LC_586)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[16] 7 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[16]_LC_587)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[17] 10 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[17]_LC_588)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[18] 7 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[18]_LC_589)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[19] 11 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[19]_LC_590)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[2] 13 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[2]_LC_591)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[20] 7 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[20]_LC_592)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[21] 13 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[21]_LC_593)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[22] 12 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[22]_LC_594)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[23] 14 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[23]_LC_595)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[24] 8 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[24]_LC_596)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[25] 11 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[25]_LC_597)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[26] 14 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[26]_LC_598)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[27] 13 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[27]_LC_599)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[28] 14 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[28]_LC_600)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[29] 10 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[29]_LC_601)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[3] 12 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[3]_LC_602)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[30] 7 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[30]_LC_603)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[31] 8 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[31]_LC_604)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[4] 5 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[4]_LC_605)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[5] 6 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[5]_LC_606)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[6] 5 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[6]_LC_607)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[7] 6 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[7]_LC_608)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[8] 5 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[8]_LC_609)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[9] 8 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_4[9]_LC_610)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[5] 6 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[5]_LC_611)
set_location u_core.u_gpio_core.lb_rd_d_1[5] 6 17 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[5]_LC_611)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[0] 5 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[0]_LC_612)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[1] 5 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[1]_LC_613)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[10] 10 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[10]_LC_614)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[11] 7 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[11]_LC_615)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[12] 7 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[12]_LC_616)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[13] 6 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[13]_LC_617)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[14] 8 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[14]_LC_618)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[15] 9 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[15]_LC_619)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[16] 9 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[16]_LC_620)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[17] 10 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[17]_LC_621)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[18] 15 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[18]_LC_622)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[19] 5 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[19]_LC_623)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[2] 5 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[2]_LC_624)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[20] 8 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[20]_LC_625)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[21] 15 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[21]_LC_626)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[22] 11 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[22]_LC_627)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[23] 15 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[23]_LC_628)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[24] 10 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[24]_LC_629)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[25] 15 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[25]_LC_630)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[26] 16 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[26]_LC_631)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[27] 15 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[27]_LC_632)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[28] 17 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[28]_LC_633)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[29] 10 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[29]_LC_634)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[3] 12 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[3]_LC_635)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[30] 9 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[30]_LC_636)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[31] 9 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[31]_LC_637)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[4] 9 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[4]_LC_638)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[5] 9 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[5]_LC_639)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[6] 11 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[6]_LC_640)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[7] 9 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[7]_LC_641)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[8] 12 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[8]_LC_642)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[9] 8 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_5[9]_LC_643)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[6] 3 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[6]_LC_644)
set_location u_core.u_gpio_core.lb_rd_d_1[6] 3 13 5 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[6]_LC_644)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[0] 6 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[0]_LC_645)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[1] 7 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[1]_LC_646)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[10] 5 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[10]_LC_647)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[11] 7 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[11]_LC_648)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[12] 7 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[12]_LC_649)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[13] 6 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[13]_LC_650)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[14] 9 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[14]_LC_651)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[15] 9 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[15]_LC_652)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[16] 11 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[16]_LC_653)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[17] 10 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[17]_LC_654)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[18] 12 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[18]_LC_655)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[19] 11 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[19]_LC_656)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[2] 13 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[2]_LC_657)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[20] 9 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[20]_LC_658)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[21] 13 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[21]_LC_659)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[22] 11 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[22]_LC_660)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[23] 14 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[23]_LC_661)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[24] 12 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[24]_LC_662)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[25] 11 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[25]_LC_663)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[26] 14 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[26]_LC_664)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[27] 13 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[27]_LC_665)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[28] 14 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[28]_LC_666)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[29] 9 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[29]_LC_667)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[3] 11 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[3]_LC_668)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[30] 7 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[30]_LC_669)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[31] 8 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[31]_LC_670)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[4] 5 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[4]_LC_671)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[5] 6 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[5]_LC_672)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[6] 5 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[6]_LC_673)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[7] 6 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[7]_LC_674)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[8] 7 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[8]_LC_675)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[9] 8 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_6[9]_LC_676)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[7] 6 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[7]_LC_677)
set_location u_core.u_gpio_core.lb_rd_d_1[7] 6 12 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[7]_LC_677)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[0] 6 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[0]_LC_678)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[1] 6 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[1]_LC_679)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[10] 12 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[10]_LC_680)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[11] 7 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[11]_LC_681)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[12] 6 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[12]_LC_682)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[13] 6 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[13]_LC_683)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[14] 9 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[14]_LC_684)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[15] 5 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[15]_LC_685)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[16] 12 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[16]_LC_686)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[17] 10 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[17]_LC_687)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[18] 13 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[18]_LC_688)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[19] 10 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[19]_LC_689)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[2] 13 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[2]_LC_690)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[20] 9 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[20]_LC_691)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[21] 13 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[21]_LC_692)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[22] 12 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[22]_LC_693)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[23] 14 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[23]_LC_694)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[24] 12 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[24]_LC_695)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[25] 7 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[25]_LC_696)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[26] 14 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[26]_LC_697)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[27] 13 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[27]_LC_698)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[28] 13 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[28]_LC_699)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[29] 10 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[29]_LC_700)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[3] 11 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[3]_LC_701)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[30] 8 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[30]_LC_702)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[31] 8 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[31]_LC_703)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[4] 9 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[4]_LC_704)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[5] 7 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[5]_LC_705)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[6] 5 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[6]_LC_706)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[7] 10 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[7]_LC_707)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[8] 7 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[8]_LC_708)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[9] 8 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_7[9]_LC_709)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[8] 7 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[8]_LC_710)
set_location u_core.u_gpio_core.lb_rd_d_1[8] 7 11 1 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_rd_d_1[8]_LC_710)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[0] 6 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[0]_LC_711)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[1] 6 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[1]_LC_712)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[10] 9 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[10]_LC_713)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[11] 7 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[11]_LC_714)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[12] 6 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[12]_LC_715)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[13] 6 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[13]_LC_716)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[14] 12 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[14]_LC_717)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[15] 10 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[15]_LC_718)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[16] 9 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[16]_LC_719)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[17] 9 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[17]_LC_720)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[18] 13 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[18]_LC_721)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[19] 10 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[19]_LC_722)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[2] 13 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[2]_LC_723)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[20] 9 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[20]_LC_724)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[21] 13 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[21]_LC_725)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[22] 12 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[22]_LC_726)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[23] 14 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[23]_LC_727)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[24] 11 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[24]_LC_728)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[25] 7 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[25]_LC_729)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[26] 14 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[26]_LC_730)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[27] 13 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[27]_LC_731)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[28] 13 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[28]_LC_732)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[29] 9 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[29]_LC_733)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[3] 11 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[3]_LC_734)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[30] 8 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[30]_LC_735)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[31] 8 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[31]_LC_736)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[4] 9 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[4]_LC_737)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[5] 7 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[5]_LC_738)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[6] 5 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[6]_LC_739)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[7] 10 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[7]_LC_740)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[8] 7 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[8]_LC_741)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[9] 8 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_8[9]_LC_742)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[9] 8 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1[9]_LC_743)
set_location u_core.u_gpio_core.lb_rd_d_1[9] 8 16 1 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_d_1[9]_LC_743)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[0] 6 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[0]_LC_744)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[1] 7 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[1]_LC_745)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[10] 9 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[10]_LC_746)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[12] 11 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[12]_LC_747)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[14] 13 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[14]_LC_748)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[15] 11 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[15]_LC_749)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[17] 10 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[17]_LC_750)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[18] 12 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[18]_LC_751)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[19] 12 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[19]_LC_752)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[2] 12 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[2]_LC_753)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[20] 6 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[20]_LC_754)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[21] 12 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[21]_LC_755)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[22] 12 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[22]_LC_756)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[23] 12 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[23]_LC_757)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[24] 12 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[24]_LC_758)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[25] 15 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[25]_LC_759)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[26] 15 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[26]_LC_760)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[27] 15 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[27]_LC_761)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[28] 15 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[28]_LC_762)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[29] 9 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[29]_LC_763)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[3] 11 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[3]_LC_764)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[30] 6 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[30]_LC_765)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[31] 6 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[31]_LC_766)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[4] 9 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[4]_LC_767)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[5] 6 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[5]_LC_768)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[6] 11 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[6]_LC_769)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[7] 6 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[7]_LC_770)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[8] 8 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[8]_LC_771)
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[9] 8 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_d_1_RNO_9[9]_LC_772)
set_location u_core.u_gpio_core.lb_rd_rdy_RNI54MF2 19 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_rdy_RNI54MF2_LC_773)
set_location u_core.u_gpio_core.lb_rd_rdy_RNO 8 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_rdy_LC_774)
set_location u_core.u_gpio_core.lb_rd_rdy 8 10 0 # SB_DFFSR (LogicCell: u_core.u_gpio_core.lb_rd_rdy_LC_774)
set_location u_core.u_gpio_core.lb_rd_rdy_RNO_0 9 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_rdy_RNO_0_LC_775)
set_location u_core.u_gpio_core.lb_rd_rdy_RNO_1 9 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_rd_rdy_RNO_1_LC_776)
set_location u_core.u_sump2.N_2149_i_0_a2 6 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.N_2149_i_0_a2_LC_777)
set_location u_core.u_sump2.a_addr_RNI3LRH2[4] 8 11 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNI3LRH2[4]_LC_778)
set_location u_core.u_sump2.a_addr_RNI4A9R[8] 8 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNI4A9R[8]_LC_779)
set_location u_core.u_sump2.a_addr_RNI74C41[1] 8 11 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNI74C41[1]_LC_780)
set_location u_core.u_sump2.a_addr_RNIQ1U61[9] 8 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNIQ1U61[9]_LC_781)
set_location u_core.u_sump2.a_addr_RNITT0T2[9] 8 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNITT0T2[9]_LC_782)
set_location u_core.u_sump2.a_addr_RNO[0] 7 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[0]_LC_783)
set_location u_core.u_sump2.a_addr[0] 7 10 1 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[0]_LC_783)
set_location u_core.u_sump2.a_addr_RNO_0[0] 8 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[0]_LC_784)
set_location u_core.u_sump2.a_addr_RNO_0[1] 8 11 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[1]_LC_785)
set_location u_core.u_sump2.a_addr_RNO_0[2] 8 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[2]_LC_786)
set_location u_core.u_sump2.un1_a_addr_cry_2_c 8 9 1 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[2]_LC_786)
set_location u_core.u_sump2.a_addr_RNO_0[3] 8 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[3]_LC_787)
set_location u_core.u_sump2.un1_a_addr_cry_3_c 8 9 2 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[3]_LC_787)
set_location u_core.u_sump2.a_addr_RNO_0[4] 8 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[4]_LC_788)
set_location u_core.u_sump2.un1_a_addr_cry_4_c 8 9 3 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[4]_LC_788)
set_location u_core.u_sump2.a_addr_RNO_0[5] 8 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[5]_LC_789)
set_location u_core.u_sump2.un1_a_addr_cry_5_c 8 9 4 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[5]_LC_789)
set_location u_core.u_sump2.a_addr_RNO_0[6] 8 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[6]_LC_790)
set_location u_core.u_sump2.un1_a_addr_cry_6_c 8 9 5 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[6]_LC_790)
set_location u_core.u_sump2.a_addr_RNO_0[7] 8 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[7]_LC_791)
set_location u_core.u_sump2.un1_a_addr_cry_7_c 8 9 6 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_RNO_0[7]_LC_791)
set_location u_core.u_sump2.a_addr_RNO_0[8] 8 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_0[8]_LC_792)
set_location u_core.u_sump2.a_addr_RNO[1] 7 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[1]_LC_793)
set_location u_core.u_sump2.a_addr[1] 7 10 0 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[1]_LC_793)
set_location u_core.u_sump2.a_addr_RNO_1[1] 8 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[1]_LC_794)
set_location u_core.u_sump2.a_addr_RNO_1[2] 8 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[2]_LC_795)
set_location u_core.u_sump2.a_addr_RNO_1[3] 7 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[3]_LC_796)
set_location u_core.u_sump2.a_addr_RNO_1[4] 7 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[4]_LC_797)
set_location u_core.u_sump2.a_addr_RNO_1[5] 7 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[5]_LC_798)
set_location u_core.u_sump2.a_addr_RNO_1[6] 7 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[6]_LC_799)
set_location u_core.u_sump2.a_addr_RNO_1[7] 7 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[7]_LC_800)
set_location u_core.u_sump2.a_addr_RNO_1[8] 7 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_RNO_1[8]_LC_801)
set_location u_core.u_sump2.a_addr_RNO[2] 7 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[2]_LC_802)
set_location u_core.u_sump2.a_addr[2] 7 10 6 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[2]_LC_802)
set_location u_core.u_sump2.a_addr_RNO[3] 7 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[3]_LC_803)
set_location u_core.u_sump2.a_addr[3] 7 10 3 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[3]_LC_803)
set_location u_core.u_sump2.a_addr_RNO[4] 7 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[4]_LC_804)
set_location u_core.u_sump2.a_addr[4] 7 10 5 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[4]_LC_804)
set_location u_core.u_sump2.a_addr_RNO[5] 7 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[5]_LC_805)
set_location u_core.u_sump2.a_addr[5] 7 10 7 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[5]_LC_805)
set_location u_core.u_sump2.a_addr_RNO[6] 7 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[6]_LC_806)
set_location u_core.u_sump2.a_addr[6] 7 9 6 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[6]_LC_806)
set_location u_core.u_sump2.a_addr_RNO[7] 7 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[7]_LC_807)
set_location u_core.u_sump2.a_addr[7] 7 9 2 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[7]_LC_807)
set_location u_core.u_sump2.a_addr_RNO[8] 7 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[8]_LC_808)
set_location u_core.u_sump2.a_addr[8] 7 9 4 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[8]_LC_808)
set_location u_core.u_sump2.a_addr_RNO[9] 7 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr[9]_LC_809)
set_location u_core.u_sump2.a_addr[9] 7 1 0 # SB_DFFE (LogicCell: u_core.u_sump2.a_addr[9]_LC_809)
set_location u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1[0] 1 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1[0]_LC_810)
set_location u_core.u_sump2.a_we_6.N_25_1_i 8 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_6.N_25_1_i_LC_811)
set_location u_core.u_sump2.a_we_RNO 7 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_LC_812)
set_location u_core.u_sump2.a_we 7 5 5 # SB_DFF (LogicCell: u_core.u_sump2.a_we_LC_812)
set_location u_core.u_sump2.a_we_RNO_0 7 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_RNO_0_LC_813)
set_location u_core.u_sump2.a_we_RNO_1 7 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_RNO_1_LC_814)
set_location u_core.u_sump2.a_we_RNO_2 7 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_RNO_2_LC_815)
set_location u_core.u_sump2.acquired_jk_RNI3U20I 5 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNI3U20I_LC_816)
set_location u_core.u_sump2.acquired_jk_RNI48FA 6 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNI48FA_LC_817)
set_location u_core.u_sump2.acquired_jk_RNIV0PA 2 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNIV0PA_LC_818)
set_location u_core.u_sump2.acquired_jk_RNO 2 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_LC_819)
set_location u_core.u_sump2.acquired_jk 2 5 5 # SB_DFF (LogicCell: u_core.u_sump2.acquired_jk_LC_819)
set_location u_core.u_sump2.acquired_jk_RNO_0 2 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_0_LC_820)
set_location u_core.u_sump2.acquired_jk_RNO_1 1 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_1_LC_821)
set_location u_core.u_sump2.acquired_jk_RNO_2 1 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_2_LC_822)
set_location u_core.u_sump2.acquired_jk_RNO_3 1 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_3_LC_823)
set_location u_core.u_sump2.acquired_jk_RNO_4 1 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_4_LC_824)
set_location u_core.u_sump2.acquired_jk_RNO_5 2 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_5_LC_825)
set_location u_core.u_sump2.acquired_jk_RNO_6 9 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_6_LC_826)
set_location u_core.u_sump2.acquired_jk_RNO_7 1 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_RNO_7_LC_827)
set_location u_core.u_sump2.armed_jk_RNO 1 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.armed_jk_LC_828)
set_location u_core.u_sump2.armed_jk 1 3 0 # SB_DFFSR (LogicCell: u_core.u_sump2.armed_jk_LC_828)
set_location u_core.u_sump2.c_addr_RNO[0] 2 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[0]_LC_829)
set_location u_core.u_sump2.c_addr[0] 2 8 0 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[0]_LC_829)
set_location u_core.u_sump2.un1_c_addr_cry_0_c 2 8 0 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[0]_LC_829)
set_location u_core.u_sump2.c_addr_RNO[1] 2 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[1]_LC_830)
set_location u_core.u_sump2.c_addr[1] 2 8 1 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[1]_LC_830)
set_location u_core.u_sump2.un1_c_addr_cry_1_c 2 8 1 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[1]_LC_830)
set_location u_core.u_sump2.c_addr_RNO[2] 2 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[2]_LC_831)
set_location u_core.u_sump2.c_addr[2] 2 8 2 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[2]_LC_831)
set_location u_core.u_sump2.un1_c_addr_cry_2_c 2 8 2 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[2]_LC_831)
set_location u_core.u_sump2.c_addr_RNO[3] 2 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[3]_LC_832)
set_location u_core.u_sump2.c_addr[3] 2 8 3 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[3]_LC_832)
set_location u_core.u_sump2.un1_c_addr_cry_3_c 2 8 3 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[3]_LC_832)
set_location u_core.u_sump2.c_addr_RNO[4] 2 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[4]_LC_833)
set_location u_core.u_sump2.c_addr[4] 2 8 4 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[4]_LC_833)
set_location u_core.u_sump2.un1_c_addr_cry_4_c 2 8 4 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[4]_LC_833)
set_location u_core.u_sump2.c_addr_RNO[5] 2 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[5]_LC_834)
set_location u_core.u_sump2.c_addr[5] 2 8 5 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[5]_LC_834)
set_location u_core.u_sump2.un1_c_addr_cry_5_c 2 8 5 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[5]_LC_834)
set_location u_core.u_sump2.c_addr_RNO[6] 2 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[6]_LC_835)
set_location u_core.u_sump2.c_addr[6] 2 8 6 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[6]_LC_835)
set_location u_core.u_sump2.un1_c_addr_cry_6_c 2 8 6 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[6]_LC_835)
set_location u_core.u_sump2.c_addr_RNO[7] 2 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[7]_LC_836)
set_location u_core.u_sump2.c_addr[7] 2 8 7 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[7]_LC_836)
set_location u_core.u_sump2.un1_c_addr_cry_7_c 2 8 7 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[7]_LC_836)
set_location u_core.u_sump2.c_addr_RNO[8] 2 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[8]_LC_837)
set_location u_core.u_sump2.c_addr[8] 2 9 0 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[8]_LC_837)
set_location u_core.u_sump2.un1_c_addr_cry_8_c 2 9 0 # SB_CARRY (LogicCell: u_core.u_sump2.c_addr[8]_LC_837)
set_location u_core.u_sump2.c_addr_RNO[9] 2 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr[9]_LC_838)
set_location u_core.u_sump2.c_addr[9] 2 9 1 # SB_DFFSR (LogicCell: u_core.u_sump2.c_addr[9]_LC_838)
set_location u_core.u_sump2.c_addr_p1_RNI36VS2[4] 9 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNI36VS2[4]_LC_839)
set_location u_core.u_sump2.c_addr_p1_RNI7B0T2[5] 9 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNI7B0T2[5]_LC_840)
set_location u_core.u_sump2.c_addr_p1_RNIBG1T2[6] 10 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIBG1T2[6]_LC_841)
set_location u_core.u_sump2.c_addr_p1_RNIFL2T2[7] 12 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIFL2T2[7]_LC_842)
set_location u_core.u_sump2.c_addr_p1_RNIJQ3T2[8] 12 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIJQ3T2[8]_LC_843)
set_location u_core.u_sump2.c_addr_p1_RNIKT7R2[0] 12 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIKT7R2[0]_LC_844)
set_location u_core.u_sump2.c_addr_p1_RNINMRS2[1] 12 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNINMRS2[1]_LC_845)
set_location u_core.u_sump2.c_addr_p1_RNINV4T2[9] 10 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNINV4T2[9]_LC_846)
set_location u_core.u_sump2.c_addr_p1_RNIRRSS2[2] 10 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIRRSS2[2]_LC_847)
set_location u_core.u_sump2.c_addr_p1_RNIV0US2[3] 11 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1_RNIV0US2[3]_LC_848)
set_location u_core.u_sump2.complete_jk_RNO 9 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.complete_jk_LC_849)
set_location u_core.u_sump2.complete_jk 9 6 2 # SB_DFF (LogicCell: u_core.u_sump2.complete_jk_LC_849)
set_location u_core.u_sump2.complete_jk_RNO_0 9 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.complete_jk_RNO_0_LC_850)
set_location u_core.u_sump2.complete_jk_RNO_1 8 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.complete_jk_RNO_1_LC_851)
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB[2] 2 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB[2]_LC_852)
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2[2] 7 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2[2]_LC_853)
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432[1] 7 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432[1]_LC_854)
set_location u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0 10 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0_LC_855)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5[20] 5 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5[20]_LC_856)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1[19] 3 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1[19]_LC_857)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP[10] 6 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP[10]_LC_858)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI835I5[16] 3 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI835I5[16]_LC_859)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0[8] 8 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0[8]_LC_860)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI89F51[8] 8 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNI89F51[8]_LC_861)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5[10] 6 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5[10]_LC_862)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1[20] 6 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1[20]_LC_863)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1[16] 6 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1[16]_LC_864)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1[12] 6 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1[12]_LC_865)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1[21] 6 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1[21]_LC_866)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1[17] 6 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1[17]_LC_867)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1[22] 5 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1[22]_LC_868)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1[18] 2 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1[18]_LC_869)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1[14] 6 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1[14]_LC_870)
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1[23] 5 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1[23]_LC_871)
set_location u_core.u_sump2.ctrl_cmd_p1_RNI5QB2[2] 9 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNI5QB2[2]_LC_872)
set_location u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK[1] 2 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK[1]_LC_873)
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3[0] 9 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNIE6U3[0]_LC_874)
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0[0] 2 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0[0]_LC_875)
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1[0] 5 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1[0]_LC_876)
set_location u_core.u_sump2.ctrl_cmd_p1_RNIK7IB[1] 2 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1_RNIK7IB[1]_LC_877)
set_location u_core.u_sump2.ctrl_cmd_q_RNI89B72[2] 12 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNI89B72[2]_LC_878)
set_location u_core.u_sump2.ctrl_cmd_q_RNIBLNB[1] 10 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIBLNB[1]_LC_879)
set_location u_core.u_sump2.ctrl_cmd_q_RNIF2RO[4] 16 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIF2RO[4]_LC_880)
set_location u_core.u_sump2.ctrl_cmd_q_RNIG6LP[4] 12 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIG6LP[4]_LC_881)
set_location u_core.u_sump2.ctrl_cmd_q_RNIGFJH[3] 12 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIGFJH[3]_LC_882)
set_location u_core.u_sump2.ctrl_cmd_q_RNIHFOE1[3] 12 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIHFOE1[3]_LC_883)
set_location u_core.u_sump2.ctrl_cmd_q_RNIIHJH[3] 10 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIIHJH[3]_LC_884)
set_location u_core.u_sump2.ctrl_cmd_q_RNIJRMU[0] 13 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIJRMU[0]_LC_885)
set_location u_core.u_sump2.ctrl_cmd_q_RNIN2HV[4] 12 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIN2HV[4]_LC_886)
set_location u_core.u_sump2.ctrl_cmd_q_RNIOLI41[0] 16 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIOLI41[0]_LC_887)
set_location u_core.u_sump2.ctrl_cmd_q_RNIQNI41[4] 13 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIQNI41[4]_LC_888)
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1[0] 12 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIUGEA1[0]_LC_889)
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0[0] 15 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0[0]_LC_890)
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1[0] 16 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1[0]_LC_891)
set_location u_core.u_sump2.ctrl_cmd_q_RNIVLJR1[3] 12 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q_RNIVLJR1[3]_LC_892)
set_location u_core.u_sump2.ctrl_cmd_xfer_RNO 12 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_xfer_LC_893)
set_location u_core.u_sump2.ctrl_cmd_xfer 12 7 5 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_xfer_LC_893)
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3[2] 14 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3[2]_LC_894)
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0[1] 15 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0[1]_LC_895)
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1[1] 15 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1[1]_LC_896)
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6[2] 14 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6[2]_LC_897)
set_location u_core.u_sump2.ctrl_rd_page_p1_RNIV202[2] 14 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1_RNIV202[2]_LC_898)
set_location u_core.u_sump2.ctrl_reg_RNI17[4] 9 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNI17[4]_LC_899)
set_location u_core.u_sump2.ctrl_reg_RNIJBD11[4] 9 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJBD11[4]_LC_900)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11[0] 9 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11[0]_LC_901)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_0[0] 13 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11_0[0]_LC_902)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_0[2] 8 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11_0[2]_LC_903)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_1[0] 9 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11_1[0]_LC_904)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_1[2] 8 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11_1[2]_LC_905)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11[2] 8 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11[2]_LC_906)
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_2[2] 9 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIJHD11_2[2]_LC_907)
set_location u_core.u_sump2.ctrl_reg_RNIMGDH[4] 9 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg_RNIMGDH[4]_LC_908)
set_location u_core.u_sump2.ctrl_reg_RNO[0] 13 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg[0]_LC_909)
set_location u_core.u_sump2.ctrl_reg[0] 13 7 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_reg[0]_LC_909)
set_location u_core.u_sump2.ctrl_reg_RNO[1] 15 15 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg[1]_LC_910)
set_location u_core.u_sump2.ctrl_reg[1] 15 15 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_reg[1]_LC_910)
set_location u_core.u_sump2.ctrl_reg_RNO[2] 13 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg[2]_LC_911)
set_location u_core.u_sump2.ctrl_reg[2] 13 7 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_reg[2]_LC_911)
set_location u_core.u_sump2.ctrl_reg_RNO[3] 13 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg[3]_LC_912)
set_location u_core.u_sump2.ctrl_reg[3] 13 7 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_reg[3]_LC_912)
set_location u_core.u_sump2.ctrl_reg_RNO[4] 13 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_reg[4]_LC_913)
set_location u_core.u_sump2.ctrl_reg[4] 13 7 5 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_reg[4]_LC_913)
set_location u_core.u_sump2.d_addr_RNIOIV21[9] 11 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr_RNIOIV21[9]_LC_914)
set_location u_core.u_sump2.data_en_loc_p1_RNIQR7JH 6 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_915)
set_location u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0 2 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0_LC_916)
set_location u_core.u_sump2.data_en_loc_p1_RNISA032 7 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNISA032_LC_917)
set_location u_core.u_sump2.data_en_loc_p1_RNISA032_0 7 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNISA032_0_LC_918)
set_location u_core.u_sump2.data_en_loc_p1_RNO 6 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_LC_919)
set_location u_core.u_sump2.data_en_loc_p1 6 7 4 # SB_DFF (LogicCell: u_core.u_sump2.data_en_loc_p1_LC_919)
set_location u_core.u_sump2.data_en_loc_p1_RNO_0 6 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_0_LC_920)
set_location u_core.u_sump2.data_en_loc_p1_RNO_1 8 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_1_LC_921)
set_location u_core.u_sump2.data_en_loc_p1_RNO_2 7 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_2_LC_922)
set_location u_core.u_sump2.data_en_loc_p1_RNO_3 6 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_3_LC_923)
set_location u_core.u_sump2.data_en_loc_p1_RNO_4 5 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_4_LC_924)
set_location u_core.u_sump2.data_en_loc_p1_RNO_5 6 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_5_LC_925)
set_location u_core.u_sump2.data_en_loc_p1_RNO_6 7 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.data_en_loc_p1_RNO_6_LC_926)
set_location u_core.u_sump2.events_pre_RNO[0] 9 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[0]_LC_927)
set_location u_core.u_sump2.events_pre[0] 9 2 7 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[0]_LC_927)
set_location u_core.u_sump2.events_pre_RNO[1] 9 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[1]_LC_928)
set_location u_core.u_sump2.events_pre[1] 9 2 0 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[1]_LC_928)
set_location u_core.u_sump2.events_pre_RNO[10] 9 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[10]_LC_929)
set_location u_core.u_sump2.events_pre[10] 9 3 4 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[10]_LC_929)
set_location u_core.u_sump2.events_pre_RNO[11] 9 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[11]_LC_930)
set_location u_core.u_sump2.events_pre[11] 9 1 3 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[11]_LC_930)
set_location u_core.u_sump2.events_pre_RNO[12] 8 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[12]_LC_931)
set_location u_core.u_sump2.events_pre[12] 8 2 0 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[12]_LC_931)
set_location u_core.u_sump2.events_pre_RNO[13] 10 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[13]_LC_932)
set_location u_core.u_sump2.events_pre[13] 10 3 7 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[13]_LC_932)
set_location u_core.u_sump2.events_pre_RNO[14] 9 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[14]_LC_933)
set_location u_core.u_sump2.events_pre[14] 9 2 5 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[14]_LC_933)
set_location u_core.u_sump2.events_pre_RNO[15] 8 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[15]_LC_934)
set_location u_core.u_sump2.events_pre[15] 8 2 2 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[15]_LC_934)
set_location u_core.u_sump2.events_pre_RNO[2] 3 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[2]_LC_935)
set_location u_core.u_sump2.events_pre[2] 3 7 7 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[2]_LC_935)
set_location u_core.u_sump2.events_pre_RNO[3] 10 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[3]_LC_936)
set_location u_core.u_sump2.events_pre[3] 10 4 4 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[3]_LC_936)
set_location u_core.u_sump2.events_pre_RNO[4] 11 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[4]_LC_937)
set_location u_core.u_sump2.events_pre[4] 11 5 5 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[4]_LC_937)
set_location u_core.u_sump2.events_pre_RNO[5] 10 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[5]_LC_938)
set_location u_core.u_sump2.events_pre[5] 10 5 7 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[5]_LC_938)
set_location u_core.u_sump2.events_pre_RNO[6] 9 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[6]_LC_939)
set_location u_core.u_sump2.events_pre[6] 9 3 5 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[6]_LC_939)
set_location u_core.u_sump2.events_pre_RNO[7] 9 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[7]_LC_940)
set_location u_core.u_sump2.events_pre[7] 9 4 0 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[7]_LC_940)
set_location u_core.u_sump2.events_pre_RNO[8] 10 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[8]_LC_941)
set_location u_core.u_sump2.events_pre[8] 10 1 4 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[8]_LC_941)
set_location u_core.u_sump2.events_pre_RNO[9] 11 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.events_pre[9]_LC_942)
set_location u_core.u_sump2.events_pre[9] 11 2 6 # SB_DFF (LogicCell: u_core.u_sump2.events_pre[9]_LC_942)
set_location u_core.u_sump2.lb_rd_d_RNO[0] 11 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[0]_LC_943)
set_location u_core.u_sump2.lb_rd_d[0] 11 10 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[0]_LC_943)
set_location u_core.u_sump2.lb_rd_d_RNO_0[0] 11 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[0]_LC_944)
set_location u_core.u_sump2.lb_rd_d_RNO_0[1] 13 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[1]_LC_945)
set_location u_core.u_sump2.lb_rd_d_RNO_0[2] 15 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[2]_LC_946)
set_location u_core.u_sump2.lb_rd_d_RNO_0[21] 15 12 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[21]_LC_947)
set_location u_core.u_sump2.lb_rd_d_RNO_0[3] 14 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[3]_LC_948)
set_location u_core.u_sump2.lb_rd_d_RNO_0[4] 16 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[4]_LC_949)
set_location u_core.u_sump2.lb_rd_d_RNO_0[5] 15 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[5]_LC_950)
set_location u_core.u_sump2.lb_rd_d_RNO_0[7] 12 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[7]_LC_951)
set_location u_core.u_sump2.lb_rd_d_RNO_0[8] 15 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_0[8]_LC_952)
set_location u_core.u_sump2.lb_rd_d_RNO[1] 13 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[1]_LC_953)
set_location u_core.u_sump2.lb_rd_d[1] 13 6 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[1]_LC_953)
set_location u_core.u_sump2.lb_rd_d_RNO[10] 16 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[10]_LC_954)
set_location u_core.u_sump2.lb_rd_d[10] 16 10 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[10]_LC_954)
set_location u_core.u_sump2.lb_rd_d_RNO[11] 17 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[11]_LC_955)
set_location u_core.u_sump2.lb_rd_d[11] 17 11 7 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[11]_LC_955)
set_location u_core.u_sump2.lb_rd_d_RNO[12] 16 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[12]_LC_956)
set_location u_core.u_sump2.lb_rd_d[12] 16 9 7 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[12]_LC_956)
set_location u_core.u_sump2.lb_rd_d_RNO[13] 16 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[13]_LC_957)
set_location u_core.u_sump2.lb_rd_d[13] 16 6 7 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[13]_LC_957)
set_location u_core.u_sump2.lb_rd_d_RNO[14] 17 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[14]_LC_958)
set_location u_core.u_sump2.lb_rd_d[14] 17 7 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[14]_LC_958)
set_location u_core.u_sump2.lb_rd_d_RNO[15] 16 11 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[15]_LC_959)
set_location u_core.u_sump2.lb_rd_d[15] 16 11 0 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[15]_LC_959)
set_location u_core.u_sump2.lb_rd_d_RNO[16] 17 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[16]_LC_960)
set_location u_core.u_sump2.lb_rd_d[16] 17 10 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[16]_LC_960)
set_location u_core.u_sump2.lb_rd_d_RNO[17] 16 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[17]_LC_961)
set_location u_core.u_sump2.lb_rd_d[17] 16 9 4 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[17]_LC_961)
set_location u_core.u_sump2.lb_rd_d_RNO[18] 16 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[18]_LC_962)
set_location u_core.u_sump2.lb_rd_d[18] 16 11 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[18]_LC_962)
set_location u_core.u_sump2.lb_rd_d_RNO[19] 20 12 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[19]_LC_963)
set_location u_core.u_sump2.lb_rd_d[19] 20 12 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[19]_LC_963)
set_location u_core.u_sump2.lb_rd_d_RNO_1[0] 12 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_1[0]_LC_964)
set_location u_core.u_sump2.lb_rd_d_RNO_1[1] 13 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_1[1]_LC_965)
set_location u_core.u_sump2.lb_rd_d_RNO_1[2] 15 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_1[2]_LC_966)
set_location u_core.u_sump2.lb_rd_d_RNO_1[3] 13 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_1[3]_LC_967)
set_location u_core.u_sump2.lb_rd_d_RNO_1[4] 13 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d_RNO_1[4]_LC_968)
set_location u_core.u_sump2.lb_rd_d_RNO[2] 15 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[2]_LC_969)
set_location u_core.u_sump2.lb_rd_d[2] 15 8 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[2]_LC_969)
set_location u_core.u_sump2.lb_rd_d_RNO[20] 16 12 6 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[20]_LC_970)
set_location u_core.u_sump2.lb_rd_d[20] 16 12 6 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[20]_LC_970)
set_location u_core.u_sump2.lb_rd_d_RNO[21] 16 12 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[21]_LC_971)
set_location u_core.u_sump2.lb_rd_d[21] 16 12 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[21]_LC_971)
set_location u_core.u_sump2.lb_rd_d_RNO[22] 13 11 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[22]_LC_972)
set_location u_core.u_sump2.lb_rd_d[22] 13 11 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[22]_LC_972)
set_location u_core.u_sump2.lb_rd_d_RNO[23] 20 12 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[23]_LC_973)
set_location u_core.u_sump2.lb_rd_d[23] 20 12 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[23]_LC_973)
set_location u_core.u_sump2.lb_rd_d_RNO[24] 15 12 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[24]_LC_974)
set_location u_core.u_sump2.lb_rd_d[24] 15 12 4 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[24]_LC_974)
set_location u_core.u_sump2.lb_rd_d_RNO[25] 16 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[25]_LC_975)
set_location u_core.u_sump2.lb_rd_d[25] 16 10 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[25]_LC_975)
set_location u_core.u_sump2.lb_rd_d_RNO[26] 19 11 1 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[26]_LC_976)
set_location u_core.u_sump2.lb_rd_d[26] 19 11 1 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[26]_LC_976)
set_location u_core.u_sump2.lb_rd_d_RNO[27] 15 12 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[27]_LC_977)
set_location u_core.u_sump2.lb_rd_d[27] 15 12 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[27]_LC_977)
set_location u_core.u_sump2.lb_rd_d_RNO[28] 16 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[28]_LC_978)
set_location u_core.u_sump2.lb_rd_d[28] 16 10 7 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[28]_LC_978)
set_location u_core.u_sump2.lb_rd_d_RNO[29] 18 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[29]_LC_979)
set_location u_core.u_sump2.lb_rd_d[29] 18 11 4 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[29]_LC_979)
set_location u_core.u_sump2.lb_rd_d_RNO[3] 14 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[3]_LC_980)
set_location u_core.u_sump2.lb_rd_d[3] 14 8 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[3]_LC_980)
set_location u_core.u_sump2.lb_rd_d_RNO[30] 14 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[30]_LC_981)
set_location u_core.u_sump2.lb_rd_d[30] 14 11 7 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[30]_LC_981)
set_location u_core.u_sump2.lb_rd_d_RNO[31] 18 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[31]_LC_982)
set_location u_core.u_sump2.lb_rd_d[31] 18 10 6 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[31]_LC_982)
set_location u_core.u_sump2.lb_rd_d_RNO[4] 15 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[4]_LC_983)
set_location u_core.u_sump2.lb_rd_d[4] 15 8 2 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[4]_LC_983)
set_location u_core.u_sump2.lb_rd_d_RNO[5] 15 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[5]_LC_984)
set_location u_core.u_sump2.lb_rd_d[5] 15 9 2 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[5]_LC_984)
set_location u_core.u_sump2.lb_rd_d_RNO[6] 16 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[6]_LC_985)
set_location u_core.u_sump2.lb_rd_d[6] 16 9 5 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[6]_LC_985)
set_location u_core.u_sump2.lb_rd_d_RNO[7] 12 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[7]_LC_986)
set_location u_core.u_sump2.lb_rd_d[7] 12 9 0 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[7]_LC_986)
set_location u_core.u_sump2.lb_rd_d_RNO[8] 14 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[8]_LC_987)
set_location u_core.u_sump2.lb_rd_d[8] 14 8 2 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[8]_LC_987)
set_location u_core.u_sump2.lb_rd_d_RNO[9] 16 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_d[9]_LC_988)
set_location u_core.u_sump2.lb_rd_d[9] 16 8 6 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_d[9]_LC_988)
set_location u_core.u_sump2.lb_rd_rdy_RNO 15 15 4 # SB_LUT4 (LogicCell: u_core.u_sump2.lb_rd_rdy_LC_989)
set_location u_core.u_sump2.lb_rd_rdy 15 15 4 # SB_DFF (LogicCell: u_core.u_sump2.lb_rd_rdy_LC_989)
set_location u_core.u_sump2.load_user_addr_RNO 12 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.load_user_addr_LC_990)
set_location u_core.u_sump2.load_user_addr 12 8 7 # SB_DFF (LogicCell: u_core.u_sump2.load_user_addr_LC_990)
set_location u_core.u_sump2.post_trig_cnt_RNO[0] 1 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[0]_LC_991)
set_location u_core.u_sump2.post_trig_cnt[0] 1 5 0 # SB_DFFSS (LogicCell: u_core.u_sump2.post_trig_cnt[0]_LC_991)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_0_c 1 5 0 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[0]_LC_991)
set_location u_core.u_sump2.post_trig_cnt_RNO[1] 1 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[1]_LC_992)
set_location u_core.u_sump2.post_trig_cnt[1] 1 5 1 # SB_DFFSS (LogicCell: u_core.u_sump2.post_trig_cnt[1]_LC_992)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_1_c 1 5 1 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[1]_LC_992)
set_location u_core.u_sump2.post_trig_cnt_RNO[2] 1 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[2]_LC_993)
set_location u_core.u_sump2.post_trig_cnt[2] 1 5 2 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[2]_LC_993)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_2_c 1 5 2 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[2]_LC_993)
set_location u_core.u_sump2.post_trig_cnt_RNO[3] 1 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[3]_LC_994)
set_location u_core.u_sump2.post_trig_cnt[3] 1 5 3 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[3]_LC_994)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_3_c 1 5 3 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[3]_LC_994)
set_location u_core.u_sump2.post_trig_cnt_RNO[4] 1 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[4]_LC_995)
set_location u_core.u_sump2.post_trig_cnt[4] 1 5 4 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[4]_LC_995)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_4_c 1 5 4 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[4]_LC_995)
set_location u_core.u_sump2.post_trig_cnt_RNO[5] 1 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[5]_LC_996)
set_location u_core.u_sump2.post_trig_cnt[5] 1 5 5 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[5]_LC_996)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_5_c 1 5 5 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[5]_LC_996)
set_location u_core.u_sump2.post_trig_cnt_RNO[6] 1 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[6]_LC_997)
set_location u_core.u_sump2.post_trig_cnt[6] 1 5 6 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[6]_LC_997)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_6_c 1 5 6 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[6]_LC_997)
set_location u_core.u_sump2.post_trig_cnt_RNO[7] 1 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[7]_LC_998)
set_location u_core.u_sump2.post_trig_cnt[7] 1 5 7 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[7]_LC_998)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_7_c 1 5 7 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[7]_LC_998)
set_location u_core.u_sump2.post_trig_cnt_RNO[8] 1 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[8]_LC_999)
set_location u_core.u_sump2.post_trig_cnt[8] 1 6 0 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[8]_LC_999)
set_location u_core.u_sump2.un1_post_trig_cnt_cry_8_c 1 6 0 # SB_CARRY (LogicCell: u_core.u_sump2.post_trig_cnt[8]_LC_999)
set_location u_core.u_sump2.post_trig_cnt_RNO[9] 1 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.post_trig_cnt[9]_LC_1000)
set_location u_core.u_sump2.post_trig_cnt[9] 1 6 1 # SB_DFFSR (LogicCell: u_core.u_sump2.post_trig_cnt[9]_LC_1000)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c_RNO 3 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c_RNO_LC_1001)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c_RNO 5 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c_RNO_LC_1002)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c_RNO 5 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c_RNO_LC_1003)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c_RNO 5 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c_RNO_LC_1004)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c_RNO 3 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c_RNO_LC_1005)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c_RNO 3 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c_RNO_LC_1006)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1 5 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1_LC_1007)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNO 1 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNO_LC_1008)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c_RNO 5 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c_RNO_LC_1009)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c_RNO 3 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c_RNO_LC_1010)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c_RNO 6 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c_RNO_LC_1011)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c_RNO 7 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c_RNO_LC_1012)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c_RNO 5 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c_RNO_LC_1013)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c_RNO 3 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c_RNO_LC_1014)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c_RNO 6 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c_RNO_LC_1015)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c_RNO 5 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c_RNO_LC_1016)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNID68G4 5 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_1017)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNIMALB4 2 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNIMALB4_LC_1018)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNO 6 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNO_LC_1019)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c_RNO 10 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c_RNO_LC_1020)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c_RNO 10 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c_RNO_LC_1021)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c_RNO 10 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c_RNO_LC_1022)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c_RNO 11 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c_RNO_LC_1023)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c_RNO 11 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c_RNO_LC_1024)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c_RNO 10 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c_RNO_LC_1025)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNIKF4L 11 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNIKF4L_LC_1026)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNO 10 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNO_LC_1027)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c_RNO 10 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c_RNO_LC_1028)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c_RNO 14 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c_RNO_LC_1029)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c_RNO 10 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c_RNO_LC_1030)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c_RNO 10 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c_RNO_LC_1031)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c_RNO 10 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c_RNO_LC_1032)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c_RNO 15 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c_RNO_LC_1033)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c_RNO 15 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c_RNO_LC_1034)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c_RNO 15 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c_RNO_LC_1035)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c_RNO 11 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c_RNO_LC_1036)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c_RNO 10 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c_RNO_LC_1037)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c_RNO 12 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c_RNO_LC_1038)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c_RNO 14 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c_RNO_LC_1039)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c_RNO 15 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c_RNO_LC_1040)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c_RNO 11 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c_RNO_LC_1041)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c_RNO 10 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c_RNO_LC_1042)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c_RNO 14 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c_RNO_LC_1043)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c_RNO 16 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c_RNO_LC_1044)
set_location u_core.u_sump2.ram_rd_d_RNO[0] 11 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[0]_LC_1045)
set_location u_core.u_sump2.ram_rd_d[0] 11 10 5 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[0]_LC_1045)
set_location u_core.u_sump2.ram_rd_d_RNO[1] 13 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[1]_LC_1046)
set_location u_core.u_sump2.ram_rd_d[1] 13 6 5 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[1]_LC_1046)
set_location u_core.u_sump2.ram_rd_d_RNO[10] 17 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[10]_LC_1047)
set_location u_core.u_sump2.ram_rd_d[10] 17 9 1 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[10]_LC_1047)
set_location u_core.u_sump2.ram_rd_d_RNO[11] 17 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[11]_LC_1048)
set_location u_core.u_sump2.ram_rd_d[11] 17 11 4 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[11]_LC_1048)
set_location u_core.u_sump2.ram_rd_d_RNO[12] 16 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[12]_LC_1049)
set_location u_core.u_sump2.ram_rd_d[12] 16 7 0 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[12]_LC_1049)
set_location u_core.u_sump2.ram_rd_d_RNO[13] 16 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[13]_LC_1050)
set_location u_core.u_sump2.ram_rd_d[13] 16 6 0 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[13]_LC_1050)
set_location u_core.u_sump2.ram_rd_d_RNO[14] 17 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[14]_LC_1051)
set_location u_core.u_sump2.ram_rd_d[14] 17 7 2 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[14]_LC_1051)
set_location u_core.u_sump2.ram_rd_d_RNO[15] 16 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[15]_LC_1052)
set_location u_core.u_sump2.ram_rd_d[15] 16 7 2 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[15]_LC_1052)
set_location u_core.u_sump2.ram_rd_d_RNO[16] 17 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[16]_LC_1053)
set_location u_core.u_sump2.ram_rd_d[16] 17 10 2 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[16]_LC_1053)
set_location u_core.u_sump2.ram_rd_d_RNO[17] 17 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[17]_LC_1054)
set_location u_core.u_sump2.ram_rd_d[17] 17 10 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[17]_LC_1054)
set_location u_core.u_sump2.ram_rd_d_RNO[18] 16 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[18]_LC_1055)
set_location u_core.u_sump2.ram_rd_d[18] 16 11 7 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[18]_LC_1055)
set_location u_core.u_sump2.ram_rd_d_RNO[19] 20 12 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[19]_LC_1056)
set_location u_core.u_sump2.ram_rd_d[19] 20 12 2 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[19]_LC_1056)
set_location u_core.u_sump2.ram_rd_d_RNO[2] 15 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[2]_LC_1057)
set_location u_core.u_sump2.ram_rd_d[2] 15 10 3 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[2]_LC_1057)
set_location u_core.u_sump2.ram_rd_d_RNO[20] 16 13 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[20]_LC_1058)
set_location u_core.u_sump2.ram_rd_d[20] 16 13 3 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[20]_LC_1058)
set_location u_core.u_sump2.ram_rd_d_RNO[21] 16 13 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[21]_LC_1059)
set_location u_core.u_sump2.ram_rd_d[21] 16 13 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[21]_LC_1059)
set_location u_core.u_sump2.ram_rd_d_RNO[22] 12 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[22]_LC_1060)
set_location u_core.u_sump2.ram_rd_d[22] 12 9 5 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[22]_LC_1060)
set_location u_core.u_sump2.ram_rd_d_RNO[23] 20 12 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[23]_LC_1061)
set_location u_core.u_sump2.ram_rd_d[23] 20 12 7 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[23]_LC_1061)
set_location u_core.u_sump2.ram_rd_d_RNO[24] 14 12 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[24]_LC_1062)
set_location u_core.u_sump2.ram_rd_d[24] 14 12 3 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[24]_LC_1062)
set_location u_core.u_sump2.ram_rd_d_RNO[25] 14 12 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[25]_LC_1063)
set_location u_core.u_sump2.ram_rd_d[25] 14 12 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[25]_LC_1063)
set_location u_core.u_sump2.ram_rd_d_RNO[26] 19 11 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[26]_LC_1064)
set_location u_core.u_sump2.ram_rd_d[26] 19 11 2 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[26]_LC_1064)
set_location u_core.u_sump2.ram_rd_d_RNO[27] 15 12 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[27]_LC_1065)
set_location u_core.u_sump2.ram_rd_d[27] 15 12 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[27]_LC_1065)
set_location u_core.u_sump2.ram_rd_d_RNO[28] 13 11 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[28]_LC_1066)
set_location u_core.u_sump2.ram_rd_d[28] 13 11 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[28]_LC_1066)
set_location u_core.u_sump2.ram_rd_d_RNO[29] 15 11 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[29]_LC_1067)
set_location u_core.u_sump2.ram_rd_d[29] 15 11 0 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[29]_LC_1067)
set_location u_core.u_sump2.ram_rd_d_RNO[3] 13 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[3]_LC_1068)
set_location u_core.u_sump2.ram_rd_d[3] 13 6 4 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[3]_LC_1068)
set_location u_core.u_sump2.ram_rd_d_RNO[30] 15 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[30]_LC_1069)
set_location u_core.u_sump2.ram_rd_d[30] 15 11 4 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[30]_LC_1069)
set_location u_core.u_sump2.ram_rd_d_RNO[31] 18 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[31]_LC_1070)
set_location u_core.u_sump2.ram_rd_d[31] 18 9 5 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[31]_LC_1070)
set_location u_core.u_sump2.ram_rd_d_RNO[4] 14 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[4]_LC_1071)
set_location u_core.u_sump2.ram_rd_d[4] 14 8 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[4]_LC_1071)
set_location u_core.u_sump2.ram_rd_d_RNO[5] 15 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[5]_LC_1072)
set_location u_core.u_sump2.ram_rd_d[5] 15 9 5 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[5]_LC_1072)
set_location u_core.u_sump2.ram_rd_d_RNO[6] 14 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[6]_LC_1073)
set_location u_core.u_sump2.ram_rd_d[6] 14 7 0 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[6]_LC_1073)
set_location u_core.u_sump2.ram_rd_d_RNO[7] 13 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[7]_LC_1074)
set_location u_core.u_sump2.ram_rd_d[7] 13 8 6 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[7]_LC_1074)
set_location u_core.u_sump2.ram_rd_d_RNO[8] 14 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[8]_LC_1075)
set_location u_core.u_sump2.ram_rd_d[8] 14 6 0 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[8]_LC_1075)
set_location u_core.u_sump2.ram_rd_d_RNO[9] 14 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ram_rd_d[9]_LC_1076)
set_location u_core.u_sump2.ram_rd_d[9] 14 7 7 # SB_DFF (LogicCell: u_core.u_sump2.ram_rd_d[9]_LC_1076)
set_location u_core.u_sump2.rd_inc_RNIRA5V 13 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rd_inc_RNIRA5V_LC_1077)
set_location u_core.u_sump2.rle_done_jk_RNIN27I 2 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_done_jk_RNIN27I_LC_1078)
set_location u_core.u_sump2.rle_done_jk_RNO 11 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_done_jk_LC_1079)
set_location u_core.u_sump2.rle_done_jk 11 10 2 # SB_DFF (LogicCell: u_core.u_sump2.rle_done_jk_LC_1079)
set_location u_core.u_sump2.rle_done_jk_RNO_0 8 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_done_jk_RNO_0_LC_1080)
set_location u_core.u_sump2.rle_done_jk_RNO_1 8 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_done_jk_RNO_1_LC_1081)
set_location u_core.u_sump2.rle_pre_jk_RNIV0KU 8 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_pre_jk_RNIV0KU_LC_1082)
set_location u_core.u_sump2.rle_pre_jk_RNO 8 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_pre_jk_LC_1083)
set_location u_core.u_sump2.rle_pre_jk 8 7 6 # SB_DFF (LogicCell: u_core.u_sump2.rle_pre_jk_LC_1083)
set_location u_core.u_sump2.rle_pre_jk_RNO_0 8 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_pre_jk_RNO_0_LC_1084)
set_location u_core.u_sump2.rle_pre_jk_RNO_1 8 11 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_pre_jk_RNO_1_LC_1085)
set_location u_core.u_sump2.rle_time_RNO[0] 1 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[0]_LC_1086)
set_location u_core.u_sump2.rle_time[0] 1 7 0 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[0]_LC_1086)
set_location u_core.u_sump2.un1_rle_time_cry_0_c 1 7 0 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[0]_LC_1086)
set_location u_core.u_sump2.rle_time_RNO[1] 1 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[1]_LC_1087)
set_location u_core.u_sump2.rle_time[1] 1 7 1 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[1]_LC_1087)
set_location u_core.u_sump2.un1_rle_time_cry_1_c 1 7 1 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[1]_LC_1087)
set_location u_core.u_sump2.rle_time_RNO[10] 1 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[10]_LC_1088)
set_location u_core.u_sump2.rle_time[10] 1 8 2 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[10]_LC_1088)
set_location u_core.u_sump2.un1_rle_time_cry_10_c 1 8 2 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[10]_LC_1088)
set_location u_core.u_sump2.rle_time_RNO[11] 1 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[11]_LC_1089)
set_location u_core.u_sump2.rle_time[11] 1 8 3 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[11]_LC_1089)
set_location u_core.u_sump2.un1_rle_time_cry_11_c 1 8 3 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[11]_LC_1089)
set_location u_core.u_sump2.rle_time_RNO[12] 1 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[12]_LC_1090)
set_location u_core.u_sump2.rle_time[12] 1 8 4 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[12]_LC_1090)
set_location u_core.u_sump2.un1_rle_time_cry_12_c 1 8 4 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[12]_LC_1090)
set_location u_core.u_sump2.rle_time_RNO[13] 1 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[13]_LC_1091)
set_location u_core.u_sump2.rle_time[13] 1 8 5 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[13]_LC_1091)
set_location u_core.u_sump2.un1_rle_time_cry_13_c 1 8 5 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[13]_LC_1091)
set_location u_core.u_sump2.rle_time_RNO[14] 1 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[14]_LC_1092)
set_location u_core.u_sump2.rle_time[14] 1 8 6 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[14]_LC_1092)
set_location u_core.u_sump2.un1_rle_time_cry_14_c 1 8 6 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[14]_LC_1092)
set_location u_core.u_sump2.rle_time_RNO[15] 1 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[15]_LC_1093)
set_location u_core.u_sump2.rle_time[15] 1 8 7 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[15]_LC_1093)
set_location u_core.u_sump2.un1_rle_time_cry_15_c 1 8 7 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[15]_LC_1093)
set_location u_core.u_sump2.rle_time_RNO[16] 1 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[16]_LC_1094)
set_location u_core.u_sump2.rle_time[16] 1 9 0 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[16]_LC_1094)
set_location u_core.u_sump2.un1_rle_time_cry_16_c 1 9 0 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[16]_LC_1094)
set_location u_core.u_sump2.rle_time_RNO[17] 1 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[17]_LC_1095)
set_location u_core.u_sump2.rle_time[17] 1 9 1 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[17]_LC_1095)
set_location u_core.u_sump2.un1_rle_time_cry_17_c 1 9 1 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[17]_LC_1095)
set_location u_core.u_sump2.rle_time_RNO[18] 1 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[18]_LC_1096)
set_location u_core.u_sump2.rle_time[18] 1 9 2 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[18]_LC_1096)
set_location u_core.u_sump2.un1_rle_time_cry_18_c 1 9 2 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[18]_LC_1096)
set_location u_core.u_sump2.rle_time_RNO[19] 1 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[19]_LC_1097)
set_location u_core.u_sump2.rle_time[19] 1 9 3 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[19]_LC_1097)
set_location u_core.u_sump2.un1_rle_time_cry_19_c 1 9 3 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[19]_LC_1097)
set_location u_core.u_sump2.rle_time_RNO[2] 1 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[2]_LC_1098)
set_location u_core.u_sump2.rle_time[2] 1 7 2 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[2]_LC_1098)
set_location u_core.u_sump2.un1_rle_time_cry_2_c 1 7 2 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[2]_LC_1098)
set_location u_core.u_sump2.rle_time_RNO[20] 1 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[20]_LC_1099)
set_location u_core.u_sump2.rle_time[20] 1 9 4 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[20]_LC_1099)
set_location u_core.u_sump2.un1_rle_time_cry_20_c 1 9 4 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[20]_LC_1099)
set_location u_core.u_sump2.rle_time_RNO[21] 1 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[21]_LC_1100)
set_location u_core.u_sump2.rle_time[21] 1 9 5 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[21]_LC_1100)
set_location u_core.u_sump2.un1_rle_time_cry_21_c 1 9 5 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[21]_LC_1100)
set_location u_core.u_sump2.rle_time_RNO[22] 1 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[22]_LC_1101)
set_location u_core.u_sump2.rle_time[22] 1 9 6 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[22]_LC_1101)
set_location u_core.u_sump2.un1_rle_time_cry_22_c 1 9 6 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[22]_LC_1101)
set_location u_core.u_sump2.rle_time_RNO[23] 1 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[23]_LC_1102)
set_location u_core.u_sump2.rle_time[23] 1 9 7 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[23]_LC_1102)
set_location u_core.u_sump2.un1_rle_time_cry_23_c 1 9 7 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[23]_LC_1102)
set_location u_core.u_sump2.rle_time_RNO[24] 1 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[24]_LC_1103)
set_location u_core.u_sump2.rle_time[24] 1 10 0 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[24]_LC_1103)
set_location u_core.u_sump2.un1_rle_time_cry_24_c 1 10 0 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[24]_LC_1103)
set_location u_core.u_sump2.rle_time_RNO[25] 1 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[25]_LC_1104)
set_location u_core.u_sump2.rle_time[25] 1 10 1 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[25]_LC_1104)
set_location u_core.u_sump2.un1_rle_time_cry_25_c 1 10 1 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[25]_LC_1104)
set_location u_core.u_sump2.rle_time_RNO[26] 1 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[26]_LC_1105)
set_location u_core.u_sump2.rle_time[26] 1 10 2 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[26]_LC_1105)
set_location u_core.u_sump2.un1_rle_time_cry_26_c 1 10 2 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[26]_LC_1105)
set_location u_core.u_sump2.rle_time_RNO[27] 1 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[27]_LC_1106)
set_location u_core.u_sump2.rle_time[27] 1 10 3 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[27]_LC_1106)
set_location u_core.u_sump2.un1_rle_time_cry_27_c 1 10 3 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[27]_LC_1106)
set_location u_core.u_sump2.rle_time_RNO[28] 1 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[28]_LC_1107)
set_location u_core.u_sump2.rle_time[28] 1 10 4 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[28]_LC_1107)
set_location u_core.u_sump2.un1_rle_time_cry_28_c 1 10 4 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[28]_LC_1107)
set_location u_core.u_sump2.rle_time_RNO[29] 1 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[29]_LC_1108)
set_location u_core.u_sump2.rle_time[29] 1 10 5 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[29]_LC_1108)
set_location u_core.u_sump2.un1_rle_time_cry_29_c 1 10 5 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[29]_LC_1108)
set_location u_core.u_sump2.rle_time_RNO[3] 1 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[3]_LC_1109)
set_location u_core.u_sump2.rle_time[3] 1 7 3 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[3]_LC_1109)
set_location u_core.u_sump2.un1_rle_time_cry_3_c 1 7 3 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[3]_LC_1109)
set_location u_core.u_sump2.rle_time_RNO[30] 1 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[30]_LC_1110)
set_location u_core.u_sump2.rle_time[30] 1 10 6 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[30]_LC_1110)
set_location u_core.u_sump2.un1_rle_time_cry_30_c 1 10 6 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[30]_LC_1110)
set_location u_core.u_sump2.rle_time_RNO[31] 1 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[31]_LC_1111)
set_location u_core.u_sump2.rle_time[31] 1 10 7 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[31]_LC_1111)
set_location u_core.u_sump2.rle_time_RNO[4] 1 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[4]_LC_1112)
set_location u_core.u_sump2.rle_time[4] 1 7 4 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[4]_LC_1112)
set_location u_core.u_sump2.un1_rle_time_cry_4_c 1 7 4 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[4]_LC_1112)
set_location u_core.u_sump2.rle_time_RNO[5] 1 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[5]_LC_1113)
set_location u_core.u_sump2.rle_time[5] 1 7 5 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[5]_LC_1113)
set_location u_core.u_sump2.un1_rle_time_cry_5_c 1 7 5 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[5]_LC_1113)
set_location u_core.u_sump2.rle_time_RNO[6] 1 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[6]_LC_1114)
set_location u_core.u_sump2.rle_time[6] 1 7 6 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[6]_LC_1114)
set_location u_core.u_sump2.un1_rle_time_cry_6_c 1 7 6 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[6]_LC_1114)
set_location u_core.u_sump2.rle_time_RNO[7] 1 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[7]_LC_1115)
set_location u_core.u_sump2.rle_time[7] 1 7 7 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[7]_LC_1115)
set_location u_core.u_sump2.un1_rle_time_cry_7_c 1 7 7 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[7]_LC_1115)
set_location u_core.u_sump2.rle_time_RNO[8] 1 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[8]_LC_1116)
set_location u_core.u_sump2.rle_time[8] 1 8 0 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[8]_LC_1116)
set_location u_core.u_sump2.un1_rle_time_cry_8_c 1 8 0 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[8]_LC_1116)
set_location u_core.u_sump2.rle_time_RNO[9] 1 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time[9]_LC_1117)
set_location u_core.u_sump2.rle_time[9] 1 8 1 # SB_DFFSR (LogicCell: u_core.u_sump2.rle_time[9]_LC_1117)
set_location u_core.u_sump2.un1_rle_time_cry_9_c 1 8 1 # SB_CARRY (LogicCell: u_core.u_sump2.rle_time[9]_LC_1117)
set_location u_core.u_sump2.rle_wd_sample_RNO 13 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_wd_sample_LC_1118)
set_location u_core.u_sump2.rle_wd_sample 13 9 2 # SB_DFF (LogicCell: u_core.u_sump2.rle_wd_sample_LC_1118)
set_location u_core.u_sump2.trigger_and_p1_RNIT0G51 7 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_and_p1_RNIT0G51_LC_1119)
set_location u_core.u_sump2.trigger_dly_cnt_RNI2J2A2[0] 3 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNI2J2A2[0]_LC_1120)
set_location u_core.u_sump2.trigger_dly_cnt_RNIJMGG[2] 3 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNIJMGG[2]_LC_1121)
set_location u_core.u_sump2.trigger_dly_cnt_RNINQGG[15] 3 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNINQGG[15]_LC_1122)
set_location u_core.u_sump2.trigger_dly_cnt_RNIQEGK[0] 3 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNIQEGK[0]_LC_1123)
set_location u_core.u_sump2.trigger_dly_cnt_RNIUIGK[1] 3 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNIUIGK[1]_LC_1124)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[0] 3 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[0]_LC_1125)
set_location u_core.u_sump2.trigger_dly_cnt[0] 3 3 0 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[0]_LC_1125)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[0] 2 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[0]_LC_1126)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_0_c 2 2 0 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[0]_LC_1126)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[1] 2 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[1]_LC_1127)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_1_c 2 2 1 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[1]_LC_1127)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[10] 2 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[10]_LC_1128)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_10_c 2 3 2 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[10]_LC_1128)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[11] 2 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[11]_LC_1129)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_11_c 2 3 3 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[11]_LC_1129)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[12] 2 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[12]_LC_1130)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_12_c 2 3 4 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[12]_LC_1130)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[13] 2 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[13]_LC_1131)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_13_c 2 3 5 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[13]_LC_1131)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[14] 2 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[14]_LC_1132)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_14_c 2 3 6 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[14]_LC_1132)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[15] 2 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[15]_LC_1133)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[2] 2 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[2]_LC_1134)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_2_c 2 2 2 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[2]_LC_1134)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[3] 2 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[3]_LC_1135)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_3_c 2 2 3 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[3]_LC_1135)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[4] 2 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[4]_LC_1136)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_4_c 2 2 4 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[4]_LC_1136)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[5] 2 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[5]_LC_1137)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_5_c 2 2 5 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[5]_LC_1137)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[6] 2 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[6]_LC_1138)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_6_c 2 2 6 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[6]_LC_1138)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[7] 2 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[7]_LC_1139)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_7_c 2 2 7 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[7]_LC_1139)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[8] 2 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[8]_LC_1140)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_8_c 2 3 0 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[8]_LC_1140)
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[9] 2 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[9]_LC_1141)
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_9_c 2 3 1 # SB_CARRY (LogicCell: u_core.u_sump2.trigger_dly_cnt_RNO_0[9]_LC_1141)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[1] 3 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[1]_LC_1142)
set_location u_core.u_sump2.trigger_dly_cnt[1] 3 3 1 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[1]_LC_1142)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[10] 3 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[10]_LC_1143)
set_location u_core.u_sump2.trigger_dly_cnt[10] 3 3 2 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[10]_LC_1143)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[11] 3 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[11]_LC_1144)
set_location u_core.u_sump2.trigger_dly_cnt[11] 3 3 3 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[11]_LC_1144)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[12] 3 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[12]_LC_1145)
set_location u_core.u_sump2.trigger_dly_cnt[12] 3 3 4 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[12]_LC_1145)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[13] 3 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[13]_LC_1146)
set_location u_core.u_sump2.trigger_dly_cnt[13] 3 3 5 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[13]_LC_1146)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[14] 3 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[14]_LC_1147)
set_location u_core.u_sump2.trigger_dly_cnt[14] 3 3 6 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[14]_LC_1147)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[15] 3 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[15]_LC_1148)
set_location u_core.u_sump2.trigger_dly_cnt[15] 3 3 7 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[15]_LC_1148)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[2] 2 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[2]_LC_1149)
set_location u_core.u_sump2.trigger_dly_cnt[2] 2 1 0 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[2]_LC_1149)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[3] 2 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[3]_LC_1150)
set_location u_core.u_sump2.trigger_dly_cnt[3] 2 1 1 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[3]_LC_1150)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[4] 2 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[4]_LC_1151)
set_location u_core.u_sump2.trigger_dly_cnt[4] 2 1 2 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[4]_LC_1151)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[5] 2 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[5]_LC_1152)
set_location u_core.u_sump2.trigger_dly_cnt[5] 2 1 3 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[5]_LC_1152)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[6] 2 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[6]_LC_1153)
set_location u_core.u_sump2.trigger_dly_cnt[6] 2 1 4 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[6]_LC_1153)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[7] 2 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[7]_LC_1154)
set_location u_core.u_sump2.trigger_dly_cnt[7] 2 1 5 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[7]_LC_1154)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[8] 2 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[8]_LC_1155)
set_location u_core.u_sump2.trigger_dly_cnt[8] 2 1 6 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[8]_LC_1155)
set_location u_core.u_sump2.trigger_dly_cnt_RNO[9] 2 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_dly_cnt[9]_LC_1156)
set_location u_core.u_sump2.trigger_dly_cnt[9] 2 1 7 # SB_DFFSS (LogicCell: u_core.u_sump2.trigger_dly_cnt[9]_LC_1156)
set_location u_core.u_sump2.trigger_loc_RNO 5 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_loc_LC_1157)
set_location u_core.u_sump2.trigger_loc 5 5 0 # SB_DFF (LogicCell: u_core.u_sump2.trigger_loc_LC_1157)
set_location u_core.u_sump2.trigger_or_RNO 7 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_LC_1158)
set_location u_core.u_sump2.trigger_or 7 3 7 # SB_DFF (LogicCell: u_core.u_sump2.trigger_or_LC_1158)
set_location u_core.u_sump2.trigger_or_RNO_0 7 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_0_LC_1159)
set_location u_core.u_sump2.trigger_or_RNO_1 10 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_1_LC_1160)
set_location u_core.u_sump2.trigger_or_RNO_2 7 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_2_LC_1161)
set_location u_core.u_sump2.trigger_or_RNO_3 9 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_3_LC_1162)
set_location u_core.u_sump2.trigger_or_RNO_4 10 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_4_LC_1163)
set_location u_core.u_sump2.trigger_or_RNO_5 9 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_5_LC_1164)
set_location u_core.u_sump2.trigger_or_RNO_6 11 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_6_LC_1165)
set_location u_core.u_sump2.trigger_or_RNO_7 9 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_7_LC_1166)
set_location u_core.u_sump2.trigger_or_RNO_8 9 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_8_LC_1167)
set_location u_core.u_sump2.trigger_or_RNO_9 10 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_RNO_9_LC_1168)
set_location u_core.u_sump2.trigger_or_p1_RNI4JCO 7 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_p1_RNI4JCO_LC_1169)
set_location u_core.u_sump2.trigger_or_p1_RNIPLKT 7 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_p1_RNIPLKT_LC_1170)
set_location u_core.u_sump2.triggered_jk_RNI92RC 2 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.triggered_jk_RNI92RC_LC_1171)
set_location u_core.u_sump2.triggered_jk_RNIBLTM2 2 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.triggered_jk_RNIBLTM2_LC_1172)
set_location u_core.u_sump2.triggered_jk_RNILJD91 7 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.triggered_jk_RNILJD91_LC_1173)
set_location u_core.u_sump2.triggered_jk_RNO 1 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.triggered_jk_LC_1174)
set_location u_core.u_sump2.triggered_jk 1 3 1 # SB_DFFSS (LogicCell: u_core.u_sump2.triggered_jk_LC_1174)
set_location u_core.u_sump2.user_addr_RNI0IM21[1] 11 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNI0IM21[1]_LC_1175)
set_location u_core.u_sump2.un1_d_addr_cry_1_c 11 7 2 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNI0IM21[1]_LC_1175)
set_location u_core.u_sump2.user_addr_RNI3MN21[2] 11 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNI3MN21[2]_LC_1176)
set_location u_core.u_sump2.un1_d_addr_cry_2_c 11 7 3 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNI3MN21[2]_LC_1176)
set_location u_core.u_sump2.user_addr_RNI6QO21[3] 11 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNI6QO21[3]_LC_1177)
set_location u_core.u_sump2.un1_d_addr_cry_3_c 11 7 4 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNI6QO21[3]_LC_1177)
set_location u_core.u_sump2.user_addr_RNI9UP21[4] 11 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNI9UP21[4]_LC_1178)
set_location u_core.u_sump2.un1_d_addr_cry_4_c 11 7 5 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNI9UP21[4]_LC_1178)
set_location u_core.u_sump2.user_addr_RNIC2R21[5] 11 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNIC2R21[5]_LC_1179)
set_location u_core.u_sump2.un1_d_addr_cry_5_c 11 7 6 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNIC2R21[5]_LC_1179)
set_location u_core.u_sump2.user_addr_RNIF6S21[6] 11 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNIF6S21[6]_LC_1180)
set_location u_core.u_sump2.un1_d_addr_cry_6_c 11 7 7 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNIF6S21[6]_LC_1180)
set_location u_core.u_sump2.user_addr_RNIIAT21[7] 11 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNIIAT21[7]_LC_1181)
set_location u_core.u_sump2.un1_d_addr_cry_7_c 11 8 0 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNIIAT21[7]_LC_1181)
set_location u_core.u_sump2.user_addr_RNILEU21[8] 11 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNILEU21[8]_LC_1182)
set_location u_core.u_sump2.un1_d_addr_cry_8_c 11 8 1 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNILEU21[8]_LC_1182)
set_location u_core.u_sump2.user_addr_RNIUP211[0] 11 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr_RNIUP211[0]_LC_1183)
set_location u_core.u_sump2.un1_d_addr_cry_0_c 11 7 1 # SB_CARRY (LogicCell: u_core.u_sump2.user_addr_RNIUP211[0]_LC_1183)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1[3] 20 17 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1[3]_LC_1184)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1[1] 20 20 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1[1]_LC_1185)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F[1] 20 18 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F[1]_LC_1186)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL[1] 20 20 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL[1]_LC_1187)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[0] 20 20 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[0]_LC_1188)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[0] 20 20 3 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[0]_LC_1188)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0[0] 20 20 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0[0]_LC_1189)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[1] 20 20 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[1]_LC_1190)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[1] 20 20 4 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[1]_LC_1190)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[2] 20 20 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[2]_LC_1191)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[2] 20 20 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[2]_LC_1191)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[3] 20 20 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[3]_LC_1192)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[3] 20 20 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.byte_cnt[3]_LC_1192)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.subslot_ctrl12 20 18 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.subslot_ctrl12_LC_1193)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1 20 18 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_LC_1194)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_4 20 16 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_4_LC_1195)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_5 19 19 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_5_LC_1196)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_4 19 19 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_4_LC_1197)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_5 20 16 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_5_LC_1198)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_1 20 16 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_1_LC_1199)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_5 19 19 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_5_LC_1200)
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_6 20 16 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_6_LC_1201)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0 20 20 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0_LC_1202)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7 19 18 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7_LC_1203)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[0] 18 18 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[0]_LC_1204)
set_location u_mesa_core.u_mesa2lb.addr_cnt[0] 18 18 1 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[0]_LC_1204)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[2] 19 18 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[2]_LC_1205)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[3] 18 17 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[3]_LC_1206)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_3_c 18 17 1 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[3]_LC_1206)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[4] 18 17 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[4]_LC_1207)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_4_c 18 17 2 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[4]_LC_1207)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[5] 18 17 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[5]_LC_1208)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_5_c 18 17 3 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[5]_LC_1208)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[6] 18 17 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[6]_LC_1209)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_6_c 18 17 4 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[6]_LC_1209)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[7] 18 17 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[7]_LC_1210)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[1] 18 18 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[1]_LC_1211)
set_location u_mesa_core.u_mesa2lb.addr_cnt[1] 18 18 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[1]_LC_1211)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[2] 18 18 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[2]_LC_1212)
set_location u_mesa_core.u_mesa2lb.addr_cnt[2] 18 18 0 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[2]_LC_1212)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[3] 18 18 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[3]_LC_1213)
set_location u_mesa_core.u_mesa2lb.addr_cnt[3] 18 18 3 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[3]_LC_1213)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[4] 18 18 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[4]_LC_1214)
set_location u_mesa_core.u_mesa2lb.addr_cnt[4] 18 18 4 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[4]_LC_1214)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[5] 18 18 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[5]_LC_1215)
set_location u_mesa_core.u_mesa2lb.addr_cnt[5] 18 18 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[5]_LC_1215)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[6] 18 18 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[6]_LC_1216)
set_location u_mesa_core.u_mesa2lb.addr_cnt[6] 18 18 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[6]_LC_1216)
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[7] 18 18 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[7]_LC_1217)
set_location u_mesa_core.u_mesa2lb.addr_cnt[7] 18 18 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.addr_cnt[7]_LC_1217)
set_location u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2[5] 23 17 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2[5]_LC_1218)
set_location u_mesa_core.u_mesa2lb.addr_len_RNIETEO1[1] 23 17 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNIETEO1[1]_LC_1219)
set_location u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3[1] 23 17 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3[1]_LC_1220)
set_location u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3[2] 23 17 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3[2]_LC_1221)
set_location u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3[3] 23 17 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3[3]_LC_1222)
set_location u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3[4] 23 17 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3[4]_LC_1223)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[0] 22 18 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[0]_LC_1224)
set_location u_mesa_core.u_mesa2lb.addr_len[0] 22 18 3 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[0]_LC_1224)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[0] 23 17 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[0]_LC_1225)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[1] 23 18 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[1]_LC_1226)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_1_c 23 18 1 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[1]_LC_1226)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[2] 23 18 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[2]_LC_1227)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_2_c 23 18 2 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[2]_LC_1227)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[3] 23 18 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[3]_LC_1228)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_3_c 23 18 3 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[3]_LC_1228)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[4] 23 18 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[4]_LC_1229)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_4_c 23 18 4 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[4]_LC_1229)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[5] 23 18 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len_RNO_0[5]_LC_1230)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[1] 22 18 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[1]_LC_1231)
set_location u_mesa_core.u_mesa2lb.addr_len[1] 22 18 5 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[1]_LC_1231)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[2] 22 18 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[2]_LC_1232)
set_location u_mesa_core.u_mesa2lb.addr_len[2] 22 18 6 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[2]_LC_1232)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[3] 22 18 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[3]_LC_1233)
set_location u_mesa_core.u_mesa2lb.addr_len[3] 22 18 7 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[3]_LC_1233)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[4] 22 17 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[4]_LC_1234)
set_location u_mesa_core.u_mesa2lb.addr_len[4] 22 17 0 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[4]_LC_1234)
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[5] 22 18 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.addr_len[5]_LC_1235)
set_location u_mesa_core.u_mesa2lb.addr_len[5] 22 18 4 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.addr_len[5]_LC_1235)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9[1] 20 17 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9[1]_LC_1236)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE[1] 20 17 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE[1]_LC_1237)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5[1] 20 17 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5[1]_LC_1238)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNO[0] 22 19 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt[0]_LC_1239)
set_location u_mesa_core.u_mesa2lb.byte_cnt[0] 22 19 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt[0]_LC_1239)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNO[1] 20 17 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt[1]_LC_1240)
set_location u_mesa_core.u_mesa2lb.byte_cnt[1] 20 17 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.byte_cnt[1]_LC_1240)
set_location u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF 22 17 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF_LC_1241)
set_location u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24 22 17 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24_LC_1242)
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0[12] 19 17 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0[12]_LC_1243)
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1[12] 19 17 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1[12]_LC_1244)
set_location u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9[10] 22 19 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9[10]_LC_1245)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64[2] 22 17 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64[2]_LC_1246)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF[2] 22 17 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF[2]_LC_1247)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1[1] 22 17 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1[1]_LC_1248)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR[2] 22 17 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR[2]_LC_1249)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[0] 23 20 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[0]_LC_1250)
set_location u_mesa_core.u_mesa2lb.dword_stage[0] 23 20 0 # SB_DFFSS (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[0]_LC_1250)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[1] 22 19 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[1]_LC_1251)
set_location u_mesa_core.u_mesa2lb.dword_stage[1] 22 19 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[1]_LC_1251)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[2] 22 19 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[2]_LC_1252)
set_location u_mesa_core.u_mesa2lb.dword_stage[2] 22 19 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.dword_stage[2]_LC_1252)
set_location u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6 20 17 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6_LC_1253)
set_location u_mesa_core.u_mesa2lb.header_jk_RNICSVQ 22 16 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.header_jk_RNICSVQ_LC_1254)
set_location u_mesa_core.u_mesa2lb.header_jk_RNO 17 9 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.header_jk_LC_1255)
set_location u_mesa_core.u_mesa2lb.header_jk 17 9 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.header_jk_LC_1255)
set_location u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH 19 17 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH_LC_1256)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[0] 17 11 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[0]_LC_1257)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[0] 17 11 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[0]_LC_1257)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[1] 19 12 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[1]_LC_1258)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[1] 19 12 1 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[1]_LC_1258)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[2] 18 12 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[2]_LC_1259)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[2] 18 12 4 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[2]_LC_1259)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[3] 18 11 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[3]_LC_1260)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[3] 18 11 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[3]_LC_1260)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[4] 17 11 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[4]_LC_1261)
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[4] 17 11 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_fsm[4]_LC_1261)
set_location u_mesa_core.u_mesa2lb.lb_rd_loc_RNIK0LJ 15 15 1 # SB_LUT4 (LogicCell: lb_rd_p1_LC_1262)
set_location lb_rd_p1 15 15 1 # SB_DFF (LogicCell: lb_rd_p1_LC_1262)
set_location u_mesa_core.u_mesa2lb.lb_wr_RNO 16 13 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_LC_1263)
set_location u_mesa_core.u_mesa2lb.lb_wr 16 13 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_LC_1263)
set_location u_mesa_core.u_mesa2lb.rd_busy_RNO 18 15 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_busy_LC_1264)
set_location u_mesa_core.u_mesa2lb.rd_busy 18 15 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rd_busy_LC_1264)
set_location u_mesa_core.u_mesa2lb.rd_busy_RNO_0 18 12 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_busy_RNO_0_LC_1265)
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S 18 12 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S_LC_1266)
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52 18 12 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52_LC_1267)
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNO 18 12 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_byte_rdy_LC_1268)
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy 18 12 0 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rd_byte_rdy_LC_1268)
set_location u_mesa_core.u_mesa2lb.rd_done_RNO 22 18 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_done_LC_1269)
set_location u_mesa_core.u_mesa2lb.rd_done 22 18 2 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.rd_done_LC_1269)
set_location u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C 22 17 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C_LC_1270)
set_location u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3 22 18 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_LC_1271)
set_location u_mesa_core.u_mesa2lb.rd_jk_RNO 22 19 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_jk_LC_1272)
set_location u_mesa_core.u_mesa2lb.rd_jk 22 19 1 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rd_jk_LC_1272)
set_location u_mesa_core.u_mesa2lb.rd_jk_RNO_0 22 19 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_jk_RNO_0_LC_1273)
set_location u_mesa_core.u_mesa2lb.reading_RNO 22 18 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.reading_LC_1274)
set_location u_mesa_core.u_mesa2lb.reading 22 18 1 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa2lb.reading_LC_1274)
set_location u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL 19 17 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL_LC_1275)
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64 19 17 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64_LC_1276)
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR 19 18 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR_LC_1277)
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNO 19 9 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rpt_jk_e_LC_1278)
set_location u_mesa_core.u_mesa2lb.rpt_jk_e 19 9 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.rpt_jk_e_LC_1278)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO 19 18 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO_LC_1279)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO 23 17 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO_LC_1280)
set_location u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ 19 17 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ_LC_1281)
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO 22 16 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.wr_jk_LC_1282)
set_location u_mesa_core.u_mesa2lb.wr_jk 22 16 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.wr_jk_LC_1282)
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO_0 22 16 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.wr_jk_RNO_0_LC_1283)
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO_1 22 19 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.wr_jk_RNO_1_LC_1284)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL[0] 23 10 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL[0]_LC_1285)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ[0] 23 8 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ[0]_LC_1286)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[0] 23 12 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[0]_LC_1287)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[3] 23 12 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[3]_LC_1288)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIR843[3] 23 12 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt_RNIR843[3]_LC_1289)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[0] 22 12 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[0]_LC_1290)
set_location u_mesa_core.u_mesa_decode.byte_cnt[0] 22 12 2 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[0]_LC_1290)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[1] 23 13 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[1]_LC_1291)
set_location u_mesa_core.u_mesa_decode.byte_cnt[1] 23 13 2 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[1]_LC_1291)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[2] 23 13 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[2]_LC_1292)
set_location u_mesa_core.u_mesa_decode.byte_cnt[2] 23 13 1 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[2]_LC_1292)
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[3] 23 13 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[3]_LC_1293)
set_location u_mesa_core.u_mesa_decode.byte_cnt[3] 23 13 0 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.byte_cnt[3]_LC_1293)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[0] 23 15 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[0]_LC_1294)
set_location u_mesa_core.u_mesa_decode.byte_loc[0] 23 15 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[0]_LC_1294)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO_0[0] 23 15 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc_RNO_0[0]_LC_1295)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[1] 23 15 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[1]_LC_1296)
set_location u_mesa_core.u_mesa_decode.byte_loc[1] 23 15 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[1]_LC_1296)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[2] 23 15 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[2]_LC_1297)
set_location u_mesa_core.u_mesa_decode.byte_loc[2] 23 15 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[2]_LC_1297)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[3] 23 15 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[3]_LC_1298)
set_location u_mesa_core.u_mesa_decode.byte_loc[3] 23 15 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[3]_LC_1298)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[4] 23 15 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[4]_LC_1299)
set_location u_mesa_core.u_mesa_decode.byte_loc[4] 23 15 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[4]_LC_1299)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[5] 23 15 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[5]_LC_1300)
set_location u_mesa_core.u_mesa_decode.byte_loc[5] 23 15 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[5]_LC_1300)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[6] 23 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[6]_LC_1301)
set_location u_mesa_core.u_mesa_decode.byte_loc[6] 23 14 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[6]_LC_1301)
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[7] 23 14 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[7]_LC_1302)
set_location u_mesa_core.u_mesa_decode.byte_loc[7] 23 14 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_loc[7]_LC_1302)
set_location u_mesa_core.u_mesa_decode.byte_pingpong_RNO 22 20 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_pingpong_LC_1303)
set_location u_mesa_core.u_mesa_decode.byte_pingpong 22 20 0 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.byte_pingpong_LC_1303)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ 22 14 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_LC_1304)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0 23 12 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0_LC_1305)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1 22 14 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1_LC_1306)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2 23 12 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2_LC_1307)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3 22 14 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3_LC_1308)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4 22 14 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4_LC_1309)
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNO 22 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_LC_1310)
set_location u_mesa_core.u_mesa_decode.byte_rdy 22 14 0 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_LC_1310)
set_location u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0[4] 23 14 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0[4]_LC_1311)
set_location u_mesa_core.u_mesa_decode.byte_sr_RNI2MES[4] 23 14 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr_RNI2MES[4]_LC_1312)
set_location u_mesa_core.u_mesa_decode.byte_sr_RNII5ES[0] 23 15 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr_RNII5ES[0]_LC_1313)
set_location u_mesa_core.u_mesa_decode.loc_start_RNO 23 12 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.loc_start_LC_1314)
set_location u_mesa_core.u_mesa_decode.loc_start 23 12 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.loc_start_LC_1314)
set_location u_mesa_core.u_mesa_decode.packet_done_RNO 22 14 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_done_LC_1315)
set_location u_mesa_core.u_mesa_decode.packet_done 22 14 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.packet_done_LC_1315)
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_0 23 14 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_done_RNO_0_LC_1316)
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_1 23 14 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_done_RNO_1_LC_1317)
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_2 22 14 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_done_RNO_2_LC_1318)
set_location u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2 23 14 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2_LC_1319)
set_location u_mesa_core.u_mesa_decode.packet_jk_RNO 22 14 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.packet_jk_LC_1320)
set_location u_mesa_core.u_mesa_decode.packet_jk 22 14 1 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.packet_jk_LC_1320)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[0] 23 13 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[0]_LC_1321)
set_location u_mesa_core.u_mesa_decode.payload_cnt[0] 23 13 3 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[0]_LC_1321)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[0] 23 12 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[0]_LC_1322)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[1] 22 13 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[1]_LC_1323)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_1_0_c 22 13 1 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[1]_LC_1323)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[2] 22 13 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[2]_LC_1324)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_2_0_c 22 13 2 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[2]_LC_1324)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[3] 22 13 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[3]_LC_1325)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_3_0_c 22 13 3 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[3]_LC_1325)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[4] 22 13 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[4]_LC_1326)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_4_0_c 22 13 4 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[4]_LC_1326)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[5] 22 13 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[5]_LC_1327)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_5_0_c 22 13 5 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[5]_LC_1327)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[6] 22 13 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[6]_LC_1328)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_6_0_c 22 13 6 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[6]_LC_1328)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[7] 23 8 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[7]_LC_1329)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[1] 23 13 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[1]_LC_1330)
set_location u_mesa_core.u_mesa_decode.payload_cnt[1] 23 13 4 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[1]_LC_1330)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[2] 23 13 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[2]_LC_1331)
set_location u_mesa_core.u_mesa_decode.payload_cnt[2] 23 13 5 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[2]_LC_1331)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[3] 23 13 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[3]_LC_1332)
set_location u_mesa_core.u_mesa_decode.payload_cnt[3] 23 13 6 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[3]_LC_1332)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[4] 23 13 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[4]_LC_1333)
set_location u_mesa_core.u_mesa_decode.payload_cnt[4] 23 13 7 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[4]_LC_1333)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[5] 22 12 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[5]_LC_1334)
set_location u_mesa_core.u_mesa_decode.payload_cnt[5] 22 12 0 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[5]_LC_1334)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[6] 22 12 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[6]_LC_1335)
set_location u_mesa_core.u_mesa_decode.payload_cnt[6] 22 12 1 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[6]_LC_1335)
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[7] 22 13 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[7]_LC_1336)
set_location u_mesa_core.u_mesa_decode.payload_cnt[7] 22 13 7 # SB_DFFSR (LogicCell: u_mesa_core.u_mesa_decode.payload_cnt[7]_LC_1336)
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62 23 14 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62_LC_1337)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO 23 12 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO_LC_1338)
set_location u_mesa_pi_spi.bit_cnt_RNIDUPD[1] 16 4 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.bit_cnt_RNIDUPD[1]_LC_1339)
set_location u_mesa_pi_spi.bit_cnt_RNO[0] 16 5 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.bit_cnt[0]_LC_1340)
set_location u_mesa_pi_spi.bit_cnt[0] 16 5 2 # SB_DFFR (LogicCell: u_mesa_pi_spi.bit_cnt[0]_LC_1340)
set_location u_mesa_pi_spi.bit_cnt_RNO[1] 16 5 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.bit_cnt[1]_LC_1341)
set_location u_mesa_pi_spi.bit_cnt[1] 16 5 1 # SB_DFFR (LogicCell: u_mesa_pi_spi.bit_cnt[1]_LC_1341)
set_location u_mesa_pi_spi.id_bit_cnt_RNI986V[0] 23 5 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNI986V[0]_LC_1342)
set_location u_mesa_pi_spi.id_bit_cnt_RNI9JPK[2] 23 4 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNI9JPK[2]_LC_1343)
set_location u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0[3] 23 5 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0[3]_LC_1344)
set_location u_mesa_pi_spi.id_bit_cnt_RNIBLPK[3] 23 5 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIBLPK[3]_LC_1345)
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0[6] 23 9 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0[6]_LC_1346)
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[5] 23 10 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[5]_LC_1347)
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[6] 23 9 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[6]_LC_1348)
set_location u_mesa_pi_spi.id_bit_cnt_RNIG4J91[0] 23 9 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIG4J91[0]_LC_1349)
set_location u_mesa_pi_spi.id_bit_cnt_RNIH5J91[6] 23 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIH5J91[6]_LC_1350)
set_location u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[6] 23 5 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[6]_LC_1351)
set_location u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[7] 23 5 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[7]_LC_1352)
set_location u_mesa_pi_spi.id_bit_cnt_RNIML6V[5] 23 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt_RNIML6V[5]_LC_1353)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[0] 22 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[0]_LC_1354)
set_location u_mesa_pi_spi.id_bit_cnt[0] 22 5 0 # SB_DFFNES (LogicCell: u_mesa_pi_spi.id_bit_cnt[0]_LC_1354)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[0] 22 5 0 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[0]_LC_1354)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[1] 22 5 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[1]_LC_1355)
set_location u_mesa_pi_spi.id_bit_cnt[1] 22 5 1 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[1]_LC_1355)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[1] 22 5 1 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[1]_LC_1355)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[2] 22 5 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[2]_LC_1356)
set_location u_mesa_pi_spi.id_bit_cnt[2] 22 5 2 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[2]_LC_1356)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[2] 22 5 2 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[2]_LC_1356)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[3] 22 5 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[3]_LC_1357)
set_location u_mesa_pi_spi.id_bit_cnt[3] 22 5 3 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[3]_LC_1357)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[3] 22 5 3 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[3]_LC_1357)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[4] 22 5 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[4]_LC_1358)
set_location u_mesa_pi_spi.id_bit_cnt[4] 22 5 4 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[4]_LC_1358)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[4] 22 5 4 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[4]_LC_1358)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[5] 22 5 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[5]_LC_1359)
set_location u_mesa_pi_spi.id_bit_cnt[5] 22 5 5 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[5]_LC_1359)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[5] 22 5 5 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[5]_LC_1359)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[6] 22 5 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[6]_LC_1360)
set_location u_mesa_pi_spi.id_bit_cnt[6] 22 5 6 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[6]_LC_1360)
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[6] 22 5 6 # SB_CARRY (LogicCell: u_mesa_pi_spi.id_bit_cnt[6]_LC_1360)
set_location u_mesa_pi_spi.id_bit_cnt_RNO[7] 22 5 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.id_bit_cnt[7]_LC_1361)
set_location u_mesa_pi_spi.id_bit_cnt[7] 22 5 7 # SB_DFFNER (LogicCell: u_mesa_pi_spi.id_bit_cnt[7]_LC_1361)
set_location u_mesa_pi_spi.lb_rd_rdy_p1_RNO 13 9 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.lb_rd_rdy_p1_LC_1362)
set_location u_mesa_pi_spi.lb_rd_rdy_p1 13 9 5 # SB_DFF (LogicCell: u_mesa_pi_spi.lb_rd_rdy_p1_LC_1362)
set_location u_mesa_pi_spi.mesa_id_jk_RNI665V2 23 4 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_RNI665V2_LC_1363)
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1 23 5 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_LC_1364)
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0 23 9 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0_LC_1365)
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1 23 4 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1_LC_1366)
set_location u_mesa_pi_spi.mesa_id_jk_RNIMBBA2 23 9 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_RNIMBBA2_LC_1367)
set_location u_mesa_pi_spi.mesa_id_jk_RNO 13 7 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mesa_id_jk_LC_1368)
set_location u_mesa_pi_spi.mesa_id_jk 13 7 1 # SB_DFF (LogicCell: u_mesa_pi_spi.mesa_id_jk_LC_1368)
set_location u_mesa_pi_spi.miso_shift_en_RNIBVTQ 16 4 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_shift_en_RNIBVTQ_LC_1369)
set_location u_mesa_pi_spi.miso_shift_en_RNO 19 12 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_shift_en_LC_1370)
set_location u_mesa_pi_spi.miso_shift_en 19 12 2 # SB_DFF (LogicCell: u_mesa_pi_spi.miso_shift_en_LC_1370)
set_location u_mesa_pi_spi.miso_shift_en_RNO_0 23 10 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_shift_en_RNO_0_LC_1371)
set_location u_mesa_pi_spi.miso_sr_RNI918G[13] 23 7 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNI918G[13]_LC_1372)
set_location u_mesa_pi_spi.miso_sr_RNI938G[15] 22 8 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNI938G[15]_LC_1373)
set_location u_mesa_pi_spi.miso_sr_RNI958G[17] 17 12 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNI958G[17]_LC_1374)
set_location u_mesa_pi_spi.miso_sr_RNI978G[19] 9 8 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNI978G[19]_LC_1375)
set_location u_mesa_pi_spi.miso_sr_RNI9V7G[11] 22 7 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNI9V7G[11]_LC_1376)
set_location u_mesa_pi_spi.miso_sr_RNO[0] 22 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[0]_LC_1377)
set_location u_mesa_pi_spi.miso_sr[0] 22 4 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[0]_LC_1377)
set_location u_mesa_pi_spi.miso_sr_RNO_0[0] 16 4 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[0]_LC_1378)
set_location u_mesa_pi_spi.miso_sr_RNO_0[1] 19 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[1]_LC_1379)
set_location u_mesa_pi_spi.miso_sr_RNO_0[10] 19 5 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[10]_LC_1380)
set_location u_mesa_pi_spi.miso_sr_RNO_0[11] 19 5 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[11]_LC_1381)
set_location u_mesa_pi_spi.miso_sr_RNO_0[12] 18 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[12]_LC_1382)
set_location u_mesa_pi_spi.miso_sr_RNO_0[13] 18 4 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[13]_LC_1383)
set_location u_mesa_pi_spi.miso_sr_RNO_0[14] 18 4 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[14]_LC_1384)
set_location u_mesa_pi_spi.miso_sr_RNO_0[15] 20 10 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[15]_LC_1385)
set_location u_mesa_pi_spi.miso_sr_RNO_0[16] 20 10 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[16]_LC_1386)
set_location u_mesa_pi_spi.miso_sr_RNO_0[17] 20 10 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[17]_LC_1387)
set_location u_mesa_pi_spi.miso_sr_RNO_0[18] 20 10 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[18]_LC_1388)
set_location u_mesa_pi_spi.miso_sr_RNO_0[19] 20 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[19]_LC_1389)
set_location u_mesa_pi_spi.miso_sr_RNO_0[2] 20 3 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[2]_LC_1390)
set_location u_mesa_pi_spi.miso_sr_RNO_0[20] 20 3 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[20]_LC_1391)
set_location u_mesa_pi_spi.miso_sr_RNO_0[21] 22 11 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[21]_LC_1392)
set_location u_mesa_pi_spi.miso_sr_RNO_0[22] 22 11 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[22]_LC_1393)
set_location u_mesa_pi_spi.miso_sr_RNO_0[23] 22 11 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[23]_LC_1394)
set_location u_mesa_pi_spi.miso_sr_RNO_0[24] 18 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[24]_LC_1395)
set_location u_mesa_pi_spi.miso_sr_RNO_0[25] 18 3 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[25]_LC_1396)
set_location u_mesa_pi_spi.miso_sr_RNO_0[26] 18 3 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[26]_LC_1397)
set_location u_mesa_pi_spi.miso_sr_RNO_0[27] 19 9 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[27]_LC_1398)
set_location u_mesa_pi_spi.miso_sr_RNO_0[28] 19 9 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[28]_LC_1399)
set_location u_mesa_pi_spi.miso_sr_RNO_0[29] 19 9 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[29]_LC_1400)
set_location u_mesa_pi_spi.miso_sr_RNO_0[3] 19 9 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[3]_LC_1401)
set_location u_mesa_pi_spi.miso_sr_RNO_0[30] 22 12 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[30]_LC_1402)
set_location u_mesa_pi_spi.miso_sr_RNO_0[31] 22 12 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[31]_LC_1403)
set_location u_mesa_pi_spi.miso_sr_RNO_0[32] 23 10 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[32]_LC_1404)
set_location u_mesa_pi_spi.miso_sr_RNO_0[33] 23 4 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[33]_LC_1405)
set_location u_mesa_pi_spi.miso_sr_RNO_0[4] 22 12 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[4]_LC_1406)
set_location u_mesa_pi_spi.miso_sr_RNO_0[5] 22 4 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[5]_LC_1407)
set_location u_mesa_pi_spi.miso_sr_RNO_0[56] 23 8 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[56]_LC_1408)
set_location u_mesa_pi_spi.miso_sr_RNO_0[57] 23 8 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[57]_LC_1409)
set_location u_mesa_pi_spi.miso_sr_RNO_0[58] 23 8 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[58]_LC_1410)
set_location u_mesa_pi_spi.miso_sr_RNO_0[6] 22 4 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[6]_LC_1411)
set_location u_mesa_pi_spi.miso_sr_RNO_0[60] 24 8 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[60]_LC_1412)
set_location u_mesa_pi_spi.miso_sr_RNO_0[61] 23 8 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[61]_LC_1413)
set_location u_mesa_pi_spi.miso_sr_RNO_0[63] 23 8 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[63]_LC_1414)
set_location u_mesa_pi_spi.miso_sr_RNO_0[7] 22 4 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[7]_LC_1415)
set_location u_mesa_pi_spi.miso_sr_RNO_0[8] 22 4 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[8]_LC_1416)
set_location u_mesa_pi_spi.miso_sr_RNO_0[9] 22 6 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_0[9]_LC_1417)
set_location u_mesa_pi_spi.miso_sr_RNO[1] 23 6 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[1]_LC_1418)
set_location u_mesa_pi_spi.miso_sr[1] 23 6 6 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[1]_LC_1418)
set_location u_mesa_pi_spi.miso_sr_RNO[10] 22 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[10]_LC_1419)
set_location u_mesa_pi_spi.miso_sr[10] 22 6 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[10]_LC_1419)
set_location u_mesa_pi_spi.miso_sr_RNO[11] 22 7 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[11]_LC_1420)
set_location u_mesa_pi_spi.miso_sr[11] 22 7 4 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[11]_LC_1420)
set_location u_mesa_pi_spi.miso_sr_RNO[12] 20 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[12]_LC_1421)
set_location u_mesa_pi_spi.miso_sr[12] 20 5 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[12]_LC_1421)
set_location u_mesa_pi_spi.miso_sr_RNO[13] 23 7 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[13]_LC_1422)
set_location u_mesa_pi_spi.miso_sr[13] 23 7 3 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[13]_LC_1422)
set_location u_mesa_pi_spi.miso_sr_RNO[14] 11 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[14]_LC_1423)
set_location u_mesa_pi_spi.miso_sr[14] 11 1 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[14]_LC_1423)
set_location u_mesa_pi_spi.miso_sr_RNO[15] 22 8 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[15]_LC_1424)
set_location u_mesa_pi_spi.miso_sr[15] 22 8 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[15]_LC_1424)
set_location u_mesa_pi_spi.miso_sr_RNO[16] 1 12 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[16]_LC_1425)
set_location u_mesa_pi_spi.miso_sr[16] 1 12 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[16]_LC_1425)
set_location u_mesa_pi_spi.miso_sr_RNO[17] 17 12 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[17]_LC_1426)
set_location u_mesa_pi_spi.miso_sr[17] 17 12 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[17]_LC_1426)
set_location u_mesa_pi_spi.miso_sr_RNO[18] 15 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[18]_LC_1427)
set_location u_mesa_pi_spi.miso_sr[18] 15 6 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[18]_LC_1427)
set_location u_mesa_pi_spi.miso_sr_RNO[19] 9 8 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[19]_LC_1428)
set_location u_mesa_pi_spi.miso_sr[19] 9 8 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[19]_LC_1428)
set_location u_mesa_pi_spi.miso_sr_RNO_1[31] 23 10 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[31]_LC_1429)
set_location u_mesa_pi_spi.miso_sr_RNO_1[32] 23 9 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[32]_LC_1430)
set_location u_mesa_pi_spi.miso_sr_RNO_1[33] 23 4 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[33]_LC_1431)
set_location u_mesa_pi_spi.miso_sr_RNO_1[56] 23 6 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[56]_LC_1432)
set_location u_mesa_pi_spi.miso_sr_RNO_1[57] 22 7 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[57]_LC_1433)
set_location u_mesa_pi_spi.miso_sr_RNO_1[58] 22 7 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[58]_LC_1434)
set_location u_mesa_pi_spi.miso_sr_RNO_1[60] 23 7 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[60]_LC_1435)
set_location u_mesa_pi_spi.miso_sr_RNO_1[61] 22 8 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[61]_LC_1436)
set_location u_mesa_pi_spi.miso_sr_RNO_1[63] 22 8 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_1[63]_LC_1437)
set_location u_mesa_pi_spi.miso_sr_RNO[2] 23 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[2]_LC_1438)
set_location u_mesa_pi_spi.miso_sr[2] 23 3 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[2]_LC_1438)
set_location u_mesa_pi_spi.miso_sr_RNO[20] 24 7 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[20]_LC_1439)
set_location u_mesa_pi_spi.miso_sr[20] 24 7 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[20]_LC_1439)
set_location u_mesa_pi_spi.miso_sr_RNO[21] 23 10 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[21]_LC_1440)
set_location u_mesa_pi_spi.miso_sr[21] 23 10 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[21]_LC_1440)
set_location u_mesa_pi_spi.miso_sr_RNO[22] 23 11 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[22]_LC_1441)
set_location u_mesa_pi_spi.miso_sr[22] 23 11 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[22]_LC_1441)
set_location u_mesa_pi_spi.miso_sr_RNO[23] 15 13 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[23]_LC_1442)
set_location u_mesa_pi_spi.miso_sr[23] 15 13 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[23]_LC_1442)
set_location u_mesa_pi_spi.miso_sr_RNO[24] 16 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[24]_LC_1443)
set_location u_mesa_pi_spi.miso_sr[24] 16 2 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[24]_LC_1443)
set_location u_mesa_pi_spi.miso_sr_RNO[25] 15 2 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[25]_LC_1444)
set_location u_mesa_pi_spi.miso_sr[25] 15 2 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[25]_LC_1444)
set_location u_mesa_pi_spi.miso_sr_RNO[26] 16 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[26]_LC_1445)
set_location u_mesa_pi_spi.miso_sr[26] 16 3 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[26]_LC_1445)
set_location u_mesa_pi_spi.miso_sr_RNO[27] 16 4 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[27]_LC_1446)
set_location u_mesa_pi_spi.miso_sr[27] 16 4 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[27]_LC_1446)
set_location u_mesa_pi_spi.miso_sr_RNO[28] 19 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[28]_LC_1447)
set_location u_mesa_pi_spi.miso_sr[28] 19 4 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[28]_LC_1447)
set_location u_mesa_pi_spi.miso_sr_RNO[29] 19 5 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[29]_LC_1448)
set_location u_mesa_pi_spi.miso_sr[29] 19 5 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[29]_LC_1448)
set_location u_mesa_pi_spi.miso_sr_RNO_2[32] 23 10 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[32]_LC_1449)
set_location u_mesa_pi_spi.miso_sr_RNO_2[33] 23 4 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[33]_LC_1450)
set_location u_mesa_pi_spi.miso_sr_RNO_2[56] 23 6 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[56]_LC_1451)
set_location u_mesa_pi_spi.miso_sr_RNO_2[57] 23 6 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[57]_LC_1452)
set_location u_mesa_pi_spi.miso_sr_RNO_2[58] 22 7 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[58]_LC_1453)
set_location u_mesa_pi_spi.miso_sr_RNO_2[60] 23 7 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[60]_LC_1454)
set_location u_mesa_pi_spi.miso_sr_RNO_2[61] 23 7 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[61]_LC_1455)
set_location u_mesa_pi_spi.miso_sr_RNO_2[63] 22 8 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_2[63]_LC_1456)
set_location u_mesa_pi_spi.miso_sr_RNO[3] 18 4 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[3]_LC_1457)
set_location u_mesa_pi_spi.miso_sr[3] 18 4 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[3]_LC_1457)
set_location u_mesa_pi_spi.miso_sr_RNO[30] 20 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[30]_LC_1458)
set_location u_mesa_pi_spi.miso_sr[30] 20 6 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[30]_LC_1458)
set_location u_mesa_pi_spi.miso_sr_RNO[31] 20 10 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[31]_LC_1459)
set_location u_mesa_pi_spi.miso_sr[31] 20 10 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[31]_LC_1459)
set_location u_mesa_pi_spi.miso_sr_RNO[32] 22 9 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[32]_LC_1460)
set_location u_mesa_pi_spi.miso_sr[32] 22 9 0 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[32]_LC_1460)
set_location u_mesa_pi_spi.miso_sr_RNO[33] 22 9 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[33]_LC_1461)
set_location u_mesa_pi_spi.miso_sr[33] 22 9 1 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[33]_LC_1461)
set_location u_mesa_pi_spi.miso_sr_RNO[34] 22 9 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[34]_LC_1462)
set_location u_mesa_pi_spi.miso_sr[34] 22 9 2 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[34]_LC_1462)
set_location u_mesa_pi_spi.miso_sr_RNO[35] 22 9 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[35]_LC_1463)
set_location u_mesa_pi_spi.miso_sr[35] 22 9 3 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[35]_LC_1463)
set_location u_mesa_pi_spi.miso_sr_RNO[36] 22 9 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[36]_LC_1464)
set_location u_mesa_pi_spi.miso_sr[36] 22 9 4 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[36]_LC_1464)
set_location u_mesa_pi_spi.miso_sr_RNO[37] 22 9 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[37]_LC_1465)
set_location u_mesa_pi_spi.miso_sr[37] 22 9 5 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[37]_LC_1465)
set_location u_mesa_pi_spi.miso_sr_RNO[38] 22 9 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[38]_LC_1466)
set_location u_mesa_pi_spi.miso_sr[38] 22 9 6 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[38]_LC_1466)
set_location u_mesa_pi_spi.miso_sr_RNO[39] 22 9 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[39]_LC_1467)
set_location u_mesa_pi_spi.miso_sr[39] 22 9 7 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[39]_LC_1467)
set_location u_mesa_pi_spi.miso_sr_RNO_3[32] 23 9 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[32]_LC_1468)
set_location u_mesa_pi_spi.miso_sr_RNO_3[56] 23 6 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[56]_LC_1469)
set_location u_mesa_pi_spi.miso_sr_RNO_3[57] 22 7 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[57]_LC_1470)
set_location u_mesa_pi_spi.miso_sr_RNO_3[58] 22 7 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[58]_LC_1471)
set_location u_mesa_pi_spi.miso_sr_RNO_3[60] 23 7 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[60]_LC_1472)
set_location u_mesa_pi_spi.miso_sr_RNO_3[61] 22 8 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[61]_LC_1473)
set_location u_mesa_pi_spi.miso_sr_RNO_3[63] 22 8 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_3[63]_LC_1474)
set_location u_mesa_pi_spi.miso_sr_RNO[4] 20 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[4]_LC_1475)
set_location u_mesa_pi_spi.miso_sr[4] 20 4 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[4]_LC_1475)
set_location u_mesa_pi_spi.miso_sr_RNO[40] 22 10 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[40]_LC_1476)
set_location u_mesa_pi_spi.miso_sr[40] 22 10 0 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[40]_LC_1476)
set_location u_mesa_pi_spi.miso_sr_RNO[41] 22 10 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[41]_LC_1477)
set_location u_mesa_pi_spi.miso_sr[41] 22 10 1 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[41]_LC_1477)
set_location u_mesa_pi_spi.miso_sr_RNO[42] 22 10 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[42]_LC_1478)
set_location u_mesa_pi_spi.miso_sr[42] 22 10 2 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[42]_LC_1478)
set_location u_mesa_pi_spi.miso_sr_RNO[43] 22 10 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[43]_LC_1479)
set_location u_mesa_pi_spi.miso_sr[43] 22 10 3 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[43]_LC_1479)
set_location u_mesa_pi_spi.miso_sr_RNO[44] 22 10 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[44]_LC_1480)
set_location u_mesa_pi_spi.miso_sr[44] 22 10 4 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[44]_LC_1480)
set_location u_mesa_pi_spi.miso_sr_RNO[45] 22 10 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[45]_LC_1481)
set_location u_mesa_pi_spi.miso_sr[45] 22 10 5 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[45]_LC_1481)
set_location u_mesa_pi_spi.miso_sr_RNO[46] 22 10 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[46]_LC_1482)
set_location u_mesa_pi_spi.miso_sr[46] 22 10 6 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[46]_LC_1482)
set_location u_mesa_pi_spi.miso_sr_RNO[47] 24 10 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[47]_LC_1483)
set_location u_mesa_pi_spi.miso_sr[47] 24 10 0 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[47]_LC_1483)
set_location u_mesa_pi_spi.miso_sr_RNO[48] 24 10 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[48]_LC_1484)
set_location u_mesa_pi_spi.miso_sr[48] 24 10 5 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[48]_LC_1484)
set_location u_mesa_pi_spi.miso_sr_RNO[49] 24 10 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[49]_LC_1485)
set_location u_mesa_pi_spi.miso_sr[49] 24 10 1 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[49]_LC_1485)
set_location u_mesa_pi_spi.miso_sr_RNO_4[32] 23 5 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[32]_LC_1486)
set_location u_mesa_pi_spi.miso_sr_RNO_4[56] 23 6 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[56]_LC_1487)
set_location u_mesa_pi_spi.miso_sr_RNO_4[57] 22 6 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[57]_LC_1488)
set_location u_mesa_pi_spi.miso_sr_RNO_4[58] 22 6 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[58]_LC_1489)
set_location u_mesa_pi_spi.miso_sr_RNO_4[60] 23 7 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[60]_LC_1490)
set_location u_mesa_pi_spi.miso_sr_RNO_4[61] 22 6 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[61]_LC_1491)
set_location u_mesa_pi_spi.miso_sr_RNO_4[63] 22 6 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_4[63]_LC_1492)
set_location u_mesa_pi_spi.miso_sr_RNO[5] 20 3 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[5]_LC_1493)
set_location u_mesa_pi_spi.miso_sr[5] 20 3 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[5]_LC_1493)
set_location u_mesa_pi_spi.miso_sr_RNO[50] 24 10 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[50]_LC_1494)
set_location u_mesa_pi_spi.miso_sr[50] 24 10 2 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[50]_LC_1494)
set_location u_mesa_pi_spi.miso_sr_RNO[51] 24 10 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[51]_LC_1495)
set_location u_mesa_pi_spi.miso_sr[51] 24 10 3 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[51]_LC_1495)
set_location u_mesa_pi_spi.miso_sr_RNO[52] 24 10 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[52]_LC_1496)
set_location u_mesa_pi_spi.miso_sr[52] 24 10 7 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[52]_LC_1496)
set_location u_mesa_pi_spi.miso_sr_RNO[53] 24 10 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[53]_LC_1497)
set_location u_mesa_pi_spi.miso_sr[53] 24 10 4 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[53]_LC_1497)
set_location u_mesa_pi_spi.miso_sr_RNO[54] 24 9 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[54]_LC_1498)
set_location u_mesa_pi_spi.miso_sr[54] 24 9 2 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[54]_LC_1498)
set_location u_mesa_pi_spi.miso_sr_RNO[55] 24 9 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[55]_LC_1499)
set_location u_mesa_pi_spi.miso_sr[55] 24 9 3 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[55]_LC_1499)
set_location u_mesa_pi_spi.miso_sr_RNO[56] 24 9 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[56]_LC_1500)
set_location u_mesa_pi_spi.miso_sr[56] 24 9 0 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[56]_LC_1500)
set_location u_mesa_pi_spi.miso_sr_RNO[57] 24 8 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[57]_LC_1501)
set_location u_mesa_pi_spi.miso_sr[57] 24 8 7 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[57]_LC_1501)
set_location u_mesa_pi_spi.miso_sr_RNO[58] 24 8 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[58]_LC_1502)
set_location u_mesa_pi_spi.miso_sr[58] 24 8 6 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[58]_LC_1502)
set_location u_mesa_pi_spi.miso_sr_RNO[59] 24 8 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[59]_LC_1503)
set_location u_mesa_pi_spi.miso_sr[59] 24 8 4 # SB_DFFNER (LogicCell: u_mesa_pi_spi.miso_sr[59]_LC_1503)
set_location u_mesa_pi_spi.miso_sr_RNO_5[32] 23 9 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[32]_LC_1504)
set_location u_mesa_pi_spi.miso_sr_RNO_5[56] 23 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[56]_LC_1505)
set_location u_mesa_pi_spi.miso_sr_RNO_5[57] 22 7 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[57]_LC_1506)
set_location u_mesa_pi_spi.miso_sr_RNO_5[58] 22 6 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[58]_LC_1507)
set_location u_mesa_pi_spi.miso_sr_RNO_5[60] 23 7 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[60]_LC_1508)
set_location u_mesa_pi_spi.miso_sr_RNO_5[61] 22 8 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[61]_LC_1509)
set_location u_mesa_pi_spi.miso_sr_RNO_5[63] 20 5 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_5[63]_LC_1510)
set_location u_mesa_pi_spi.miso_sr_RNO[6] 22 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[6]_LC_1511)
set_location u_mesa_pi_spi.miso_sr[6] 22 3 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[6]_LC_1511)
set_location u_mesa_pi_spi.miso_sr_RNO[60] 24 8 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[60]_LC_1512)
set_location u_mesa_pi_spi.miso_sr[60] 24 8 1 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[60]_LC_1512)
set_location u_mesa_pi_spi.miso_sr_RNO[61] 24 8 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[61]_LC_1513)
set_location u_mesa_pi_spi.miso_sr[61] 24 8 2 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[61]_LC_1513)
set_location u_mesa_pi_spi.miso_sr_RNO[62] 24 8 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[62]_LC_1514)
set_location u_mesa_pi_spi.miso_sr[62] 24 8 3 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[62]_LC_1514)
set_location u_mesa_pi_spi.miso_sr_RNO[63] 24 8 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[63]_LC_1515)
set_location u_mesa_pi_spi.miso_sr[63] 24 8 5 # SB_DFFNES (LogicCell: u_mesa_pi_spi.miso_sr[63]_LC_1515)
set_location u_mesa_pi_spi.miso_sr_RNO_6[32] 23 8 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_6[32]_LC_1516)
set_location u_mesa_pi_spi.miso_sr_RNO[7] 22 11 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[7]_LC_1517)
set_location u_mesa_pi_spi.miso_sr[7] 22 11 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[7]_LC_1517)
set_location u_mesa_pi_spi.miso_sr_RNO_7[32] 23 4 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_RNO_7[32]_LC_1518)
set_location u_mesa_pi_spi.miso_sr_RNO[8] 22 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[8]_LC_1519)
set_location u_mesa_pi_spi.miso_sr[8] 22 2 0 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[8]_LC_1519)
set_location u_mesa_pi_spi.miso_sr_RNO[9] 18 3 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr[9]_LC_1520)
set_location u_mesa_pi_spi.miso_sr[9] 18 3 2 # SB_DFFNS (LogicCell: u_mesa_pi_spi.miso_sr[9]_LC_1520)
set_location u_mesa_pi_spi.miso_sr_rst_0_RNO 22 12 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_0_RNO_LC_1521)
set_location u_mesa_pi_spi.miso_sr_rst_10_RNO 20 3 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_10_RNO_LC_1522)
set_location u_mesa_pi_spi.miso_sr_rst_11_RNO 20 3 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_11_RNO_LC_1523)
set_location u_mesa_pi_spi.miso_sr_rst_12_RNO 20 5 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_12_RNO_LC_1524)
set_location u_mesa_pi_spi.miso_sr_rst_13_RNO 20 10 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_13_RNO_LC_1525)
set_location u_mesa_pi_spi.miso_sr_rst_14_RNO 20 10 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_14_RNO_LC_1526)
set_location u_mesa_pi_spi.miso_sr_rst_15_RNO 20 10 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_15_RNO_LC_1527)
set_location u_mesa_pi_spi.miso_sr_rst_16_RNO 18 4 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_16_RNO_LC_1528)
set_location u_mesa_pi_spi.miso_sr_rst_17_RNO 18 4 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_17_RNO_LC_1529)
set_location u_mesa_pi_spi.miso_sr_rst_18_RNO 18 4 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_18_RNO_LC_1530)
set_location u_mesa_pi_spi.miso_sr_rst_19_RNO 19 5 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_19_RNO_LC_1531)
set_location u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9 19 5 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9_LC_1532)
set_location u_mesa_pi_spi.miso_sr_rst_1_RNO 19 9 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_1_RNO_LC_1533)
set_location u_mesa_pi_spi.miso_sr_rst_20_RNO 19 5 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_20_RNO_LC_1534)
set_location u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM 18 3 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM_LC_1535)
set_location u_mesa_pi_spi.miso_sr_rst_21_RNO 22 6 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_21_RNO_LC_1536)
set_location u_mesa_pi_spi.miso_sr_rst_22_RNO 20 5 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_22_RNO_LC_1537)
set_location u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM 22 11 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM_LC_1538)
set_location u_mesa_pi_spi.miso_sr_rst_23_RNO 22 4 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_23_RNO_LC_1539)
set_location u_mesa_pi_spi.miso_sr_rst_24_RNO 22 4 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_24_RNO_LC_1540)
set_location u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM 20 3 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM_LC_1541)
set_location u_mesa_pi_spi.miso_sr_rst_25_RNO 22 4 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_25_RNO_LC_1542)
set_location u_mesa_pi_spi.miso_sr_rst_26_RNO 20 8 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_26_RNO_LC_1543)
set_location u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM 18 4 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM_LC_1544)
set_location u_mesa_pi_spi.miso_sr_rst_27_RNO 20 5 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_27_RNO_LC_1545)
set_location u_mesa_pi_spi.miso_sr_rst_28_RNO 20 3 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_28_RNO_LC_1546)
set_location u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM 23 6 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM_LC_1547)
set_location u_mesa_pi_spi.miso_sr_rst_29_RNO 19 5 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_29_RNO_LC_1548)
set_location u_mesa_pi_spi.miso_sr_rst_2_RNO 19 9 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_2_RNO_LC_1549)
set_location u_mesa_pi_spi.miso_sr_rst_30_RNO 20 5 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_30_RNO_LC_1550)
set_location u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9 16 4 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9_LC_1551)
set_location u_mesa_pi_spi.miso_sr_rst_3_RNO 19 9 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_3_RNO_LC_1552)
set_location u_mesa_pi_spi.miso_sr_rst_4_RNO 18 3 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_4_RNO_LC_1553)
set_location u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9 15 2 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9_LC_1554)
set_location u_mesa_pi_spi.miso_sr_rst_5_RNO 18 3 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_5_RNO_LC_1555)
set_location u_mesa_pi_spi.miso_sr_rst_6_RNO 18 3 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_6_RNO_LC_1556)
set_location u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9 15 13 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9_LC_1557)
set_location u_mesa_pi_spi.miso_sr_rst_7_RNO 22 11 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_7_RNO_LC_1558)
set_location u_mesa_pi_spi.miso_sr_rst_8_RNO 22 11 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_8_RNO_LC_1559)
set_location u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9 23 10 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9_LC_1560)
set_location u_mesa_pi_spi.miso_sr_rst_9_RNO 22 11 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_9_RNO_LC_1561)
set_location u_mesa_pi_spi.miso_sr_rst_RNO 22 12 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_RNO_LC_1562)
set_location u_mesa_pi_spi.mosi_nib_d_RNO[0] 24 13 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mosi_nib_d[0]_LC_1563)
set_location u_mesa_pi_spi.mosi_nib_d[0] 24 13 0 # SB_DFF (LogicCell: u_mesa_pi_spi.mosi_nib_d[0]_LC_1563)
set_location u_mesa_pi_spi.mosi_nib_d_RNO[1] 24 13 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mosi_nib_d[1]_LC_1564)
set_location u_mesa_pi_spi.mosi_nib_d[1] 24 13 1 # SB_DFF (LogicCell: u_mesa_pi_spi.mosi_nib_d[1]_LC_1564)
set_location u_mesa_pi_spi.mosi_nib_d_RNO[2] 24 13 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mosi_nib_d[2]_LC_1565)
set_location u_mesa_pi_spi.mosi_nib_d[2] 24 13 2 # SB_DFF (LogicCell: u_mesa_pi_spi.mosi_nib_d[2]_LC_1565)
set_location u_mesa_pi_spi.mosi_nib_d_RNO[3] 24 13 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mosi_nib_d[3]_LC_1566)
set_location u_mesa_pi_spi.mosi_nib_d[3] 24 13 3 # SB_DFF (LogicCell: u_mesa_pi_spi.mosi_nib_d[3]_LC_1566)
set_location u_mesa_pi_spi.mosi_nib_rdy_RNO 12 6 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.mosi_nib_rdy_LC_1567)
set_location u_mesa_pi_spi.mosi_nib_rdy 12 6 1 # SB_DFF (LogicCell: u_mesa_pi_spi.mosi_nib_rdy_LC_1567)
set_location u_mesa_pi_spi.nib_sr_sbtinv[2] 16 4 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.nib_sr_sbtinv[2]_LC_1568)
set_location u_mesa_pi_spi.rd_rdy_xfer_wide_RNO 13 8 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_rdy_xfer_wide_LC_1569)
set_location u_mesa_pi_spi.rd_rdy_xfer_wide 13 8 1 # SB_DFF (LogicCell: u_mesa_pi_spi.rd_rdy_xfer_wide_LC_1569)
set_location lb_rd_rdy_p1_THRU_LUT4_0 18 10 2 # SB_LUT4 (LogicCell: lb_rd_rdy_p1_LC_1570)
set_location lb_rd_rdy_p1 18 10 2 # SB_DFF (LogicCell: lb_rd_rdy_p1_LC_1570)
set_location lb_wr_p1_THRU_LUT4_0 16 13 1 # SB_LUT4 (LogicCell: lb_wr_p1_LC_1571)
set_location lb_wr_p1 16 13 1 # SB_DFF (LogicCell: lb_wr_p1_LC_1571)
set_location u_core.events_din_0_THRU_LUT4_0 12 6 6 # SB_LUT4 (LogicCell: u_core.events_din[0]_LC_1572)
set_location u_core.events_din[0] 12 6 6 # SB_DFF (LogicCell: u_core.events_din[0]_LC_1572)
set_location u_core.events_din_1_THRU_LUT4_0 12 6 7 # SB_LUT4 (LogicCell: u_core.events_din[1]_LC_1573)
set_location u_core.events_din[1] 12 6 7 # SB_DFF (LogicCell: u_core.events_din[1]_LC_1573)
set_location u_core.events_din_10_THRU_LUT4_0 7 4 4 # SB_LUT4 (LogicCell: u_core.events_din[10]_LC_1574)
set_location u_core.events_din[10] 7 4 4 # SB_DFF (LogicCell: u_core.events_din[10]_LC_1574)
set_location u_core.events_din_11_THRU_LUT4_0 8 6 2 # SB_LUT4 (LogicCell: u_core.events_din[11]_LC_1575)
set_location u_core.events_din[11] 8 6 2 # SB_DFF (LogicCell: u_core.events_din[11]_LC_1575)
set_location u_core.events_din_12_THRU_LUT4_0 6 4 6 # SB_LUT4 (LogicCell: u_core.events_din[12]_LC_1576)
set_location u_core.events_din[12] 6 4 6 # SB_DFF (LogicCell: u_core.events_din[12]_LC_1576)
set_location u_core.events_din_13_THRU_LUT4_0 6 4 3 # SB_LUT4 (LogicCell: u_core.events_din[13]_LC_1577)
set_location u_core.events_din[13] 6 4 3 # SB_DFF (LogicCell: u_core.events_din[13]_LC_1577)
set_location u_core.events_din_14_THRU_LUT4_0 7 5 3 # SB_LUT4 (LogicCell: u_core.events_din[14]_LC_1578)
set_location u_core.events_din[14] 7 5 3 # SB_DFF (LogicCell: u_core.events_din[14]_LC_1578)
set_location u_core.events_din_15_THRU_LUT4_0 7 5 7 # SB_LUT4 (LogicCell: u_core.events_din[15]_LC_1579)
set_location u_core.events_din[15] 7 5 7 # SB_DFF (LogicCell: u_core.events_din[15]_LC_1579)
set_location u_core.events_din_16_THRU_LUT4_0 6 6 6 # SB_LUT4 (LogicCell: u_core.events_din[16]_LC_1580)
set_location u_core.events_din[16] 6 6 6 # SB_DFF (LogicCell: u_core.events_din[16]_LC_1580)
set_location u_core.events_din_17_THRU_LUT4_0 6 6 4 # SB_LUT4 (LogicCell: u_core.events_din[17]_LC_1581)
set_location u_core.events_din[17] 6 6 4 # SB_DFF (LogicCell: u_core.events_din[17]_LC_1581)
set_location u_core.events_din_18_THRU_LUT4_0 2 7 0 # SB_LUT4 (LogicCell: u_core.events_din[18]_LC_1582)
set_location u_core.events_din[18] 2 7 0 # SB_DFF (LogicCell: u_core.events_din[18]_LC_1582)
set_location u_core.events_din_19_THRU_LUT4_0 2 7 7 # SB_LUT4 (LogicCell: u_core.events_din[19]_LC_1583)
set_location u_core.events_din[19] 2 7 7 # SB_DFF (LogicCell: u_core.events_din[19]_LC_1583)
set_location u_core.events_din_2_THRU_LUT4_0 2 7 2 # SB_LUT4 (LogicCell: u_core.events_din[2]_LC_1584)
set_location u_core.events_din[2] 2 7 2 # SB_DFF (LogicCell: u_core.events_din[2]_LC_1584)
set_location u_core.events_din_20_THRU_LUT4_0 6 9 7 # SB_LUT4 (LogicCell: u_core.events_din[20]_LC_1585)
set_location u_core.events_din[20] 6 9 7 # SB_DFF (LogicCell: u_core.events_din[20]_LC_1585)
set_location u_core.events_din_21_THRU_LUT4_0 6 8 5 # SB_LUT4 (LogicCell: u_core.events_din[21]_LC_1586)
set_location u_core.events_din[21] 6 8 5 # SB_DFF (LogicCell: u_core.events_din[21]_LC_1586)
set_location u_core.events_din_22_THRU_LUT4_0 5 9 5 # SB_LUT4 (LogicCell: u_core.events_din[22]_LC_1587)
set_location u_core.events_din[22] 5 9 5 # SB_DFF (LogicCell: u_core.events_din[22]_LC_1587)
set_location u_core.events_din_23_THRU_LUT4_0 5 8 3 # SB_LUT4 (LogicCell: u_core.events_din[23]_LC_1588)
set_location u_core.events_din[23] 5 8 3 # SB_DFF (LogicCell: u_core.events_din[23]_LC_1588)
set_location u_core.events_din_3_THRU_LUT4_0 3 7 2 # SB_LUT4 (LogicCell: u_core.events_din[3]_LC_1589)
set_location u_core.events_din[3] 3 7 2 # SB_DFF (LogicCell: u_core.events_din[3]_LC_1589)
set_location u_core.events_din_4_THRU_LUT4_0 6 9 2 # SB_LUT4 (LogicCell: u_core.events_din[4]_LC_1590)
set_location u_core.events_din[4] 6 9 2 # SB_DFF (LogicCell: u_core.events_din[4]_LC_1590)
set_location u_core.events_din_5_THRU_LUT4_0 7 8 5 # SB_LUT4 (LogicCell: u_core.events_din[5]_LC_1591)
set_location u_core.events_din[5] 7 8 5 # SB_DFF (LogicCell: u_core.events_din[5]_LC_1591)
set_location u_core.events_din_6_THRU_LUT4_0 5 8 2 # SB_LUT4 (LogicCell: u_core.events_din[6]_LC_1592)
set_location u_core.events_din[6] 5 8 2 # SB_DFF (LogicCell: u_core.events_din[6]_LC_1592)
set_location u_core.events_din_7_THRU_LUT4_0 9 5 4 # SB_LUT4 (LogicCell: u_core.events_din[7]_LC_1593)
set_location u_core.events_din[7] 9 5 4 # SB_DFF (LogicCell: u_core.events_din[7]_LC_1593)
set_location u_core.events_din_8_THRU_LUT4_0 9 6 0 # SB_LUT4 (LogicCell: u_core.events_din[8]_LC_1594)
set_location u_core.events_din[8] 9 6 0 # SB_DFF (LogicCell: u_core.events_din[8]_LC_1594)
set_location u_core.events_din_9_THRU_LUT4_0 8 6 5 # SB_LUT4 (LogicCell: u_core.events_din[9]_LC_1595)
set_location u_core.events_din[9] 8 6 5 # SB_DFF (LogicCell: u_core.events_din[9]_LC_1595)
set_location u_core.lb_wr_d_p1_0_THRU_LUT4_0 9 9 4 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[0]_LC_1596)
set_location u_core.lb_wr_d_p1[0] 9 9 4 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[0]_LC_1596)
set_location u_core.lb_wr_d_p1_1_THRU_LUT4_0 9 2 6 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[1]_LC_1597)
set_location u_core.lb_wr_d_p1[1] 9 2 6 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[1]_LC_1597)
set_location u_core.lb_wr_d_p1_10_THRU_LUT4_0 9 6 5 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[10]_LC_1598)
set_location u_core.lb_wr_d_p1[10] 9 6 5 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[10]_LC_1598)
set_location u_core.lb_wr_d_p1_11_THRU_LUT4_0 9 6 7 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[11]_LC_1599)
set_location u_core.lb_wr_d_p1[11] 9 6 7 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[11]_LC_1599)
set_location u_core.lb_wr_d_p1_12_THRU_LUT4_0 18 13 0 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[12]_LC_1600)
set_location u_core.lb_wr_d_p1[12] 18 13 0 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[12]_LC_1600)
set_location u_core.lb_wr_d_p1_13_THRU_LUT4_0 18 13 1 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[13]_LC_1601)
set_location u_core.lb_wr_d_p1[13] 18 13 1 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[13]_LC_1601)
set_location u_core.lb_wr_d_p1_14_THRU_LUT4_0 18 13 2 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[14]_LC_1602)
set_location u_core.lb_wr_d_p1[14] 18 13 2 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[14]_LC_1602)
set_location u_core.lb_wr_d_p1_15_THRU_LUT4_0 18 13 3 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[15]_LC_1603)
set_location u_core.lb_wr_d_p1[15] 18 13 3 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[15]_LC_1603)
set_location u_core.lb_wr_d_p1_16_THRU_LUT4_0 18 14 5 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[16]_LC_1604)
set_location u_core.lb_wr_d_p1[16] 18 14 5 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[16]_LC_1604)
set_location u_core.lb_wr_d_p1_17_THRU_LUT4_0 18 13 5 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[17]_LC_1605)
set_location u_core.lb_wr_d_p1[17] 18 13 5 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[17]_LC_1605)
set_location u_core.lb_wr_d_p1_18_THRU_LUT4_0 19 13 4 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[18]_LC_1606)
set_location u_core.lb_wr_d_p1[18] 19 13 4 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[18]_LC_1606)
set_location u_core.lb_wr_d_p1_19_THRU_LUT4_0 18 13 7 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[19]_LC_1607)
set_location u_core.lb_wr_d_p1[19] 18 13 7 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[19]_LC_1607)
set_location u_core.lb_wr_d_p1_2_THRU_LUT4_0 18 19 0 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[2]_LC_1608)
set_location u_core.lb_wr_d_p1[2] 18 19 0 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[2]_LC_1608)
set_location u_core.lb_wr_d_p1_20_THRU_LUT4_0 18 19 1 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[20]_LC_1609)
set_location u_core.lb_wr_d_p1[20] 18 19 1 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[20]_LC_1609)
set_location u_core.lb_wr_d_p1_21_THRU_LUT4_0 18 19 2 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[21]_LC_1610)
set_location u_core.lb_wr_d_p1[21] 18 19 2 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[21]_LC_1610)
set_location u_core.lb_wr_d_p1_22_THRU_LUT4_0 18 19 3 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[22]_LC_1611)
set_location u_core.lb_wr_d_p1[22] 18 19 3 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[22]_LC_1611)
set_location u_core.lb_wr_d_p1_23_THRU_LUT4_0 17 13 7 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[23]_LC_1612)
set_location u_core.lb_wr_d_p1[23] 17 13 7 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[23]_LC_1612)
set_location u_core.lb_wr_d_p1_24_THRU_LUT4_0 18 15 5 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[24]_LC_1613)
set_location u_core.lb_wr_d_p1[24] 18 15 5 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[24]_LC_1613)
set_location u_core.lb_wr_d_p1_25_THRU_LUT4_0 18 19 6 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[25]_LC_1614)
set_location u_core.lb_wr_d_p1[25] 18 19 6 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[25]_LC_1614)
set_location u_core.lb_wr_d_p1_26_THRU_LUT4_0 18 19 7 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[26]_LC_1615)
set_location u_core.lb_wr_d_p1[26] 18 19 7 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[26]_LC_1615)
set_location u_core.lb_wr_d_p1_27_THRU_LUT4_0 17 20 0 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[27]_LC_1616)
set_location u_core.lb_wr_d_p1[27] 17 20 0 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[27]_LC_1616)
set_location u_core.lb_wr_d_p1_28_THRU_LUT4_0 17 20 1 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[28]_LC_1617)
set_location u_core.lb_wr_d_p1[28] 17 20 1 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[28]_LC_1617)
set_location u_core.lb_wr_d_p1_29_THRU_LUT4_0 17 20 2 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[29]_LC_1618)
set_location u_core.lb_wr_d_p1[29] 17 20 2 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[29]_LC_1618)
set_location u_core.lb_wr_d_p1_3_THRU_LUT4_0 17 20 3 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[3]_LC_1619)
set_location u_core.lb_wr_d_p1[3] 17 20 3 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[3]_LC_1619)
set_location u_core.lb_wr_d_p1_30_THRU_LUT4_0 17 20 4 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[30]_LC_1620)
set_location u_core.lb_wr_d_p1[30] 17 20 4 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[30]_LC_1620)
set_location u_core.lb_wr_d_p1_31_THRU_LUT4_0 17 20 5 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[31]_LC_1621)
set_location u_core.lb_wr_d_p1[31] 17 20 5 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[31]_LC_1621)
set_location u_core.lb_wr_d_p1_4_THRU_LUT4_0 17 20 6 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[4]_LC_1622)
set_location u_core.lb_wr_d_p1[4] 17 20 6 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[4]_LC_1622)
set_location u_core.lb_wr_d_p1_5_THRU_LUT4_0 17 20 7 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[5]_LC_1623)
set_location u_core.lb_wr_d_p1[5] 17 20 7 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[5]_LC_1623)
set_location u_core.lb_wr_d_p1_6_THRU_LUT4_0 16 19 0 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[6]_LC_1624)
set_location u_core.lb_wr_d_p1[6] 16 19 0 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[6]_LC_1624)
set_location u_core.lb_wr_d_p1_7_THRU_LUT4_0 16 19 1 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[7]_LC_1625)
set_location u_core.lb_wr_d_p1[7] 16 19 1 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[7]_LC_1625)
set_location u_core.lb_wr_d_p1_8_THRU_LUT4_0 16 19 2 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[8]_LC_1626)
set_location u_core.lb_wr_d_p1[8] 16 19 2 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[8]_LC_1626)
set_location u_core.lb_wr_d_p1_9_THRU_LUT4_0 16 19 3 # SB_LUT4 (LogicCell: u_core.lb_wr_d_p1[9]_LC_1627)
set_location u_core.lb_wr_d_p1[9] 16 19 3 # SB_DFF (LogicCell: u_core.lb_wr_d_p1[9]_LC_1627)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[0]_LC_1628)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[0] 3 19 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[0]_LC_1628)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[1]_LC_1629)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[1] 3 18 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[1]_LC_1629)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 5 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[2]_LC_1630)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[2] 5 20 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[2]_LC_1630)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[3]_LC_1631)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[3] 6 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[3]_LC_1631)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_LC_1632)
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1 3 18 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_LC_1632)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[0]_LC_1633)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[0] 13 8 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[0]_LC_1633)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 9 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[1]_LC_1634)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[1] 12 9 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[1]_LC_1634)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 4 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[2]_LC_1635)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[2] 13 4 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[2]_LC_1635)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 16 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[3]_LC_1636)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[3] 16 19 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[3]_LC_1636)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 14 6 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_LC_1637)
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1 14 6 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_LC_1637)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 3 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[0]_LC_1638)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[0] 13 3 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[0]_LC_1638)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 5 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[1]_LC_1639)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[1] 14 5 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[1]_LC_1639)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 3 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[2]_LC_1640)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[2] 13 3 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[2]_LC_1640)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 12 4 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[3]_LC_1641)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[3] 12 4 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[3]_LC_1641)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 5 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_LC_1642)
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1 11 5 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_LC_1642)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 11 4 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[0]_LC_1643)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[0] 11 4 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[0]_LC_1643)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 13 1 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[1]_LC_1644)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[1] 13 1 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[1]_LC_1644)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 4 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[2]_LC_1645)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[2] 13 4 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[2]_LC_1645)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 5 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[3]_LC_1646)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[3] 13 5 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[3]_LC_1646)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 13 1 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_LC_1647)
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1 13 1 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_LC_1647)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 8 1 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[0]_LC_1648)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[0] 8 1 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[0]_LC_1648)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 8 1 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[1]_LC_1649)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[1] 8 1 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[1]_LC_1649)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 3 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[2]_LC_1650)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[2] 9 3 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[2]_LC_1650)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 6 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[3]_LC_1651)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[3] 13 6 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[3]_LC_1651)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 1 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_LC_1652)
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1 9 1 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_LC_1652)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 12 4 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[0]_LC_1653)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[0] 12 4 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[0]_LC_1653)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 4 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[1]_LC_1654)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[1] 12 4 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[1]_LC_1654)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 5 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[2]_LC_1655)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[2] 13 5 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[2]_LC_1655)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 5 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[3]_LC_1656)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[3] 13 5 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[3]_LC_1656)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 5 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_LC_1657)
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1 11 5 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_LC_1657)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[0]_LC_1658)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[0] 13 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[0]_LC_1658)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[1]_LC_1659)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[1] 12 10 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[1]_LC_1659)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 15 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[2]_LC_1660)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[2] 15 10 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[2]_LC_1660)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 9 9 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[3]_LC_1661)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[3] 9 9 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[3]_LC_1661)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_LC_1662)
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1 11 10 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_LC_1662)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 5 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[0]_LC_1663)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[0] 5 10 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[0]_LC_1663)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 5 9 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[1]_LC_1664)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[1] 5 9 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[1]_LC_1664)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 9 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[2]_LC_1665)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[2] 9 9 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[2]_LC_1665)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 5 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[3]_LC_1666)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[3] 5 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[3]_LC_1666)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 6 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_LC_1667)
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1 9 6 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_LC_1667)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0 3 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[0]_LC_1668)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[0] 3 10 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[0]_LC_1668)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[1]_LC_1669)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[1] 3 11 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[1]_LC_1669)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 7 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[2]_LC_1670)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[2] 3 7 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[2]_LC_1670)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 3 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[3]_LC_1671)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[3] 3 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[3]_LC_1671)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 9 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_LC_1672)
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1 9 9 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_LC_1672)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[0]_LC_1673)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[0] 1 11 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[0]_LC_1673)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[1]_LC_1674)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[1] 1 11 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[1]_LC_1674)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 9 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[2]_LC_1675)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[2] 9 9 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[2]_LC_1675)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[3]_LC_1676)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[3] 1 11 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[3]_LC_1676)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_LC_1677)
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1 1 14 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_LC_1677)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 2 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[0]_LC_1678)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[0] 2 10 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[0]_LC_1678)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[1]_LC_1679)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[1] 2 10 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[1]_LC_1679)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 2 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[2]_LC_1680)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[2] 2 10 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[2]_LC_1680)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[3]_LC_1681)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[3] 1 14 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[3]_LC_1681)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 5 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_LC_1682)
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1 5 11 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_LC_1682)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[0]_LC_1683)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[0] 1 16 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[0]_LC_1683)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[1]_LC_1684)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[1] 1 16 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[1]_LC_1684)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[2]_LC_1685)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[2] 1 16 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[2]_LC_1685)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[3]_LC_1686)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[3] 1 16 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[3]_LC_1686)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_LC_1687)
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1 1 14 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_LC_1687)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[0]_LC_1688)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[0] 1 15 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[0]_LC_1688)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[1]_LC_1689)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[1] 1 15 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[1]_LC_1689)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[2]_LC_1690)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[2] 1 15 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[2]_LC_1690)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[3]_LC_1691)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[3] 1 14 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[3]_LC_1691)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_LC_1692)
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1 1 14 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_LC_1692)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[0]_LC_1693)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[0] 1 19 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[0]_LC_1693)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[1]_LC_1694)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[1] 1 19 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[1]_LC_1694)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[2]_LC_1695)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[2] 1 17 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[2]_LC_1695)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[3]_LC_1696)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[3] 1 19 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[3]_LC_1696)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_LC_1697)
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1 1 17 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_LC_1697)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[0]_LC_1698)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[0] 1 17 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[0]_LC_1698)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[1]_LC_1699)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[1] 2 17 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[1]_LC_1699)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[2]_LC_1700)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[2] 1 18 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[2]_LC_1700)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[3]_LC_1701)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[3] 2 17 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[3]_LC_1701)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 2 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_LC_1702)
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1 2 17 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_LC_1702)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[0]_LC_1703)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[0] 1 18 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[0]_LC_1703)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[1]_LC_1704)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[1] 1 18 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[1]_LC_1704)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[2]_LC_1705)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[2] 3 18 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[2]_LC_1705)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[3]_LC_1706)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[3] 1 17 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[3]_LC_1706)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_LC_1707)
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1 1 14 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_LC_1707)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[0]_LC_1708)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[0] 1 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[0]_LC_1708)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[1]_LC_1709)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[1] 1 18 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[1]_LC_1709)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[2]_LC_1710)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[2] 1 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[2]_LC_1710)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[3]_LC_1711)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[3] 2 17 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[3]_LC_1711)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 6 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_LC_1712)
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1 6 20 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_LC_1712)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 2 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[0]_LC_1713)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[0] 2 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[0]_LC_1713)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[1]_LC_1714)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[1] 2 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[1]_LC_1714)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 15 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[2]_LC_1715)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[2] 15 15 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[2]_LC_1715)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[3]_LC_1716)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[3] 2 17 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[3]_LC_1716)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_LC_1717)
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1 3 18 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_LC_1717)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[0]_LC_1718)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[0] 3 18 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[0]_LC_1718)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[1]_LC_1719)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[1] 3 18 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[1]_LC_1719)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[2]_LC_1720)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[2] 3 18 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[2]_LC_1720)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 3 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[3]_LC_1721)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[3] 3 18 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[3]_LC_1721)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_LC_1722)
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1 3 19 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_LC_1722)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[0]_LC_1723)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[0] 3 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[0]_LC_1723)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 5 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[1]_LC_1724)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[1] 5 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[1]_LC_1724)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[2]_LC_1725)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[2] 3 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[2]_LC_1725)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[3]_LC_1726)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[3] 6 20 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[3]_LC_1726)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 6 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_LC_1727)
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1 6 20 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_LC_1727)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 16 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[0]_LC_1728)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[0] 16 19 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[0]_LC_1728)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 7 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[1]_LC_1729)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[1] 7 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[1]_LC_1729)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 6 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[2]_LC_1730)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[2] 6 20 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[2]_LC_1730)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[3]_LC_1731)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[3] 6 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[3]_LC_1731)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 5 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_LC_1732)
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1 5 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_LC_1732)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0 8 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[0]_LC_1733)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[0] 8 20 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[0]_LC_1733)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 8 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[1]_LC_1734)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[1] 8 20 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[1]_LC_1734)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 6 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[2]_LC_1735)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[2] 6 20 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[2]_LC_1735)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 16 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[3]_LC_1736)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[3] 16 19 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[3]_LC_1736)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 7 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_LC_1737)
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1 7 20 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_LC_1737)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 15 7 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[0]_LC_1738)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[0] 15 7 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[0]_LC_1738)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 7 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[1]_LC_1739)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[1] 14 7 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[1]_LC_1739)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 12 9 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[2]_LC_1740)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[2] 12 9 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[2]_LC_1740)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 18 9 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[3]_LC_1741)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[3] 18 9 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[3]_LC_1741)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 14 7 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_LC_1742)
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1 14 7 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_LC_1742)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 14 9 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[0]_LC_1743)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[0] 14 9 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[0]_LC_1743)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 9 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[1]_LC_1744)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[1] 14 9 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[1]_LC_1744)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 12 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[2]_LC_1745)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[2] 12 10 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[2]_LC_1745)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 12 9 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[3]_LC_1746)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[3] 12 9 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[3]_LC_1746)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 17 9 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_LC_1747)
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1 17 9 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_LC_1747)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_0_THRU_LUT4_0 19 7 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[0]_LC_1748)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[0] 19 7 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[0]_LC_1748)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_1_THRU_LUT4_0 19 7 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[1]_LC_1749)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[1] 19 7 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[1]_LC_1749)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_10_THRU_LUT4_0 19 7 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[10]_LC_1750)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[10] 19 7 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[10]_LC_1750)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_11_THRU_LUT4_0 19 8 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[11]_LC_1751)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[11] 19 8 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[11]_LC_1751)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_12_THRU_LUT4_0 18 8 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[12]_LC_1752)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[12] 18 8 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[12]_LC_1752)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_13_THRU_LUT4_0 17 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[13]_LC_1753)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[13] 17 11 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[13]_LC_1753)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_14_THRU_LUT4_0 18 8 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[14]_LC_1754)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[14] 18 8 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[14]_LC_1754)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_15_THRU_LUT4_0 18 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[15]_LC_1755)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[15] 18 8 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[15]_LC_1755)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_16_THRU_LUT4_0 17 8 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[16]_LC_1756)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[16] 17 8 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[16]_LC_1756)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_2_THRU_LUT4_0 19 6 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[2]_LC_1757)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[2] 19 6 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[2]_LC_1757)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_3_THRU_LUT4_0 19 8 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[3]_LC_1758)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[3] 19 8 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[3]_LC_1758)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_4_THRU_LUT4_0 18 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[4]_LC_1759)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[4] 18 8 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[4]_LC_1759)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_5_THRU_LUT4_0 18 8 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[5]_LC_1760)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[5] 18 8 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[5]_LC_1760)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_6_THRU_LUT4_0 19 6 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[6]_LC_1761)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[6] 19 6 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[6]_LC_1761)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_7_THRU_LUT4_0 19 6 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[7]_LC_1762)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[7] 19 6 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[7]_LC_1762)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_8_THRU_LUT4_0 18 8 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[8]_LC_1763)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[8] 18 8 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[8]_LC_1763)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_9_THRU_LUT4_0 18 8 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[9]_LC_1764)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[9] 18 8 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[9]_LC_1764)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m4_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_8_REP_LUT4_0 19 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[8]_LC_1765)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[8] 19 8 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[8]_LC_1765)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m8_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_7_REP_LUT4_0 19 6 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[7]_LC_1766)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[7] 19 6 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[7]_LC_1766)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_2_THRU_LUT4_0 18 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[2]_LC_1767)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[2] 18 10 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[2]_LC_1767)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_0_THRU_LUT4_0 16 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[0]_LC_1768)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[0] 16 12 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[0]_LC_1768)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_1_THRU_LUT4_0 16 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[1]_LC_1769)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[1] 16 12 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[1]_LC_1769)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_0_THRU_LUT4_0 16 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[0]_LC_1770)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[0] 16 14 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[0]_LC_1770)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_1_THRU_LUT4_0 16 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[1]_LC_1771)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[1] 16 15 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[1]_LC_1771)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_10_THRU_LUT4_0 18 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[10]_LC_1772)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[10] 18 15 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[10]_LC_1772)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_11_THRU_LUT4_0 18 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[11]_LC_1773)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[11] 18 19 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[11]_LC_1773)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_2_THRU_LUT4_0 14 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[2]_LC_1774)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[2] 14 15 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[2]_LC_1774)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_3_THRU_LUT4_0 14 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[3]_LC_1775)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[3] 14 15 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[3]_LC_1775)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_4_THRU_LUT4_0 17 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[4]_LC_1776)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[4] 17 14 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[4]_LC_1776)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_5_THRU_LUT4_0 17 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[5]_LC_1777)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[5] 17 14 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[5]_LC_1777)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_6_THRU_LUT4_0 16 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[6]_LC_1778)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[6] 16 15 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[6]_LC_1778)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_7_THRU_LUT4_0 16 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[7]_LC_1779)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[7] 16 15 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[7]_LC_1779)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_8_THRU_LUT4_0 17 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[8]_LC_1780)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[8] 17 17 4 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[8]_LC_1780)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_9_THRU_LUT4_0 17 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[9]_LC_1781)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[9] 17 17 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[9]_LC_1781)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_0_THRU_LUT4_0 16 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[0]_LC_1782)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[0] 16 14 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[0]_LC_1782)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_1_THRU_LUT4_0 16 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[1]_LC_1783)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[1] 16 14 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[1]_LC_1783)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_10_THRU_LUT4_0 18 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[10]_LC_1784)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[10] 18 15 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[10]_LC_1784)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_11_THRU_LUT4_0 18 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[11]_LC_1785)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[11] 18 14 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[11]_LC_1785)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_2_THRU_LUT4_0 14 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[2]_LC_1786)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[2] 14 15 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[2]_LC_1786)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_3_THRU_LUT4_0 14 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[3]_LC_1787)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[3] 14 15 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[3]_LC_1787)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_4_THRU_LUT4_0 17 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[4]_LC_1788)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[4] 17 14 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[4]_LC_1788)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_5_THRU_LUT4_0 14 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[5]_LC_1789)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[5] 14 15 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[5]_LC_1789)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_6_THRU_LUT4_0 16 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[6]_LC_1790)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[6] 16 15 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[6]_LC_1790)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_7_THRU_LUT4_0 16 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[7]_LC_1791)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[7] 16 14 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[7]_LC_1791)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_8_THRU_LUT4_0 17 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[8]_LC_1792)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[8] 17 17 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[8]_LC_1792)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_9_THRU_LUT4_0 17 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[9]_LC_1793)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[9] 17 17 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[9]_LC_1793)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pinZ0_THRU_LUT4_0 15 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pin_LC_1794)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pin 15 8 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pin_LC_1794)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_0_THRU_LUT4_0 17 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[0]_LC_1795)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[0] 17 11 2 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[0]_LC_1795)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_1_THRU_LUT4_0 17 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[1]_LC_1796)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[1] 17 11 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[1]_LC_1796)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_2_THRU_LUT4_0 13 9 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[2]_LC_1797)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[2] 13 9 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[2]_LC_1797)
set_location u_core.u_gpio_core.gpio_pin_q_1_10_THRU_LUT4_0 10 7 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[10]_LC_1798)
set_location u_core.u_gpio_core.gpio_pin_q_1[10] 10 7 6 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[10]_LC_1798)
set_location u_core.u_gpio_core.gpio_pin_q_1_11_THRU_LUT4_0 8 6 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[11]_LC_1799)
set_location u_core.u_gpio_core.gpio_pin_q_1[11] 8 6 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[11]_LC_1799)
set_location u_core.u_gpio_core.gpio_pin_q_1_12_THRU_LUT4_0 9 4 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[12]_LC_1800)
set_location u_core.u_gpio_core.gpio_pin_q_1[12] 9 4 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[12]_LC_1800)
set_location u_core.u_gpio_core.gpio_pin_q_1_13_THRU_LUT4_0 6 4 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[13]_LC_1801)
set_location u_core.u_gpio_core.gpio_pin_q_1[13] 6 4 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[13]_LC_1801)
set_location u_core.u_gpio_core.gpio_pin_q_1_14_THRU_LUT4_0 18 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[14]_LC_1802)
set_location u_core.u_gpio_core.gpio_pin_q_1[14] 18 10 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[14]_LC_1802)
set_location u_core.u_gpio_core.gpio_pin_q_1_15_THRU_LUT4_0 9 5 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[15]_LC_1803)
set_location u_core.u_gpio_core.gpio_pin_q_1[15] 9 5 3 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[15]_LC_1803)
set_location u_core.u_gpio_core.gpio_pin_q_1_20_THRU_LUT4_0 5 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[20]_LC_1804)
set_location u_core.u_gpio_core.gpio_pin_q_1[20] 5 11 7 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[20]_LC_1804)
set_location u_core.u_gpio_core.gpio_pin_q_1_3_THRU_LUT4_0 6 6 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[3]_LC_1805)
set_location u_core.u_gpio_core.gpio_pin_q_1[3] 6 6 0 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[3]_LC_1805)
set_location u_core.u_gpio_core.gpio_pin_q_1_5_THRU_LUT4_0 5 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[5]_LC_1806)
set_location u_core.u_gpio_core.gpio_pin_q_1[5] 5 10 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[5]_LC_1806)
set_location u_core.u_gpio_core.gpio_pin_q_1_8_THRU_LUT4_0 10 5 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[8]_LC_1807)
set_location u_core.u_gpio_core.gpio_pin_q_1[8] 10 5 1 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[8]_LC_1807)
set_location u_core.u_gpio_core.gpio_pin_q_1_9_THRU_LUT4_0 10 7 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[9]_LC_1808)
set_location u_core.u_gpio_core.gpio_pin_q_1[9] 10 7 5 # SB_DFF (LogicCell: u_core.u_gpio_core.gpio_pin_q_1[9]_LC_1808)
set_location u_core.u_gpio_core.lb_0020_reg_0_THRU_LUT4_0 2 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[0]_LC_1809)
set_location u_core.u_gpio_core.lb_0020_reg[0] 2 15 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[0]_LC_1809)
set_location u_core.u_gpio_core.lb_0020_reg_1_THRU_LUT4_0 2 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[1]_LC_1810)
set_location u_core.u_gpio_core.lb_0020_reg[1] 2 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[1]_LC_1810)
set_location u_core.u_gpio_core.lb_0020_reg_10_THRU_LUT4_0 2 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[10]_LC_1811)
set_location u_core.u_gpio_core.lb_0020_reg[10] 2 15 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[10]_LC_1811)
set_location u_core.u_gpio_core.lb_0020_reg_11_THRU_LUT4_0 2 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[11]_LC_1812)
set_location u_core.u_gpio_core.lb_0020_reg[11] 2 15 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[11]_LC_1812)
set_location u_core.u_gpio_core.lb_0020_reg_12_THRU_LUT4_0 2 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[12]_LC_1813)
set_location u_core.u_gpio_core.lb_0020_reg[12] 2 15 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[12]_LC_1813)
set_location u_core.u_gpio_core.lb_0020_reg_13_THRU_LUT4_0 2 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[13]_LC_1814)
set_location u_core.u_gpio_core.lb_0020_reg[13] 2 15 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[13]_LC_1814)
set_location u_core.u_gpio_core.lb_0020_reg_14_THRU_LUT4_0 2 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[14]_LC_1815)
set_location u_core.u_gpio_core.lb_0020_reg[14] 2 15 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[14]_LC_1815)
set_location u_core.u_gpio_core.lb_0020_reg_15_THRU_LUT4_0 2 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[15]_LC_1816)
set_location u_core.u_gpio_core.lb_0020_reg[15] 2 15 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[15]_LC_1816)
set_location u_core.u_gpio_core.lb_0020_reg_16_THRU_LUT4_0 2 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[16]_LC_1817)
set_location u_core.u_gpio_core.lb_0020_reg[16] 2 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[16]_LC_1817)
set_location u_core.u_gpio_core.lb_0020_reg_17_THRU_LUT4_0 2 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[17]_LC_1818)
set_location u_core.u_gpio_core.lb_0020_reg[17] 2 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[17]_LC_1818)
set_location u_core.u_gpio_core.lb_0020_reg_18_THRU_LUT4_0 2 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[18]_LC_1819)
set_location u_core.u_gpio_core.lb_0020_reg[18] 2 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[18]_LC_1819)
set_location u_core.u_gpio_core.lb_0020_reg_19_THRU_LUT4_0 2 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[19]_LC_1820)
set_location u_core.u_gpio_core.lb_0020_reg[19] 2 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[19]_LC_1820)
set_location u_core.u_gpio_core.lb_0020_reg_2_THRU_LUT4_0 2 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[2]_LC_1821)
set_location u_core.u_gpio_core.lb_0020_reg[2] 2 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[2]_LC_1821)
set_location u_core.u_gpio_core.lb_0020_reg_20_THRU_LUT4_0 2 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[20]_LC_1822)
set_location u_core.u_gpio_core.lb_0020_reg[20] 2 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[20]_LC_1822)
set_location u_core.u_gpio_core.lb_0020_reg_21_THRU_LUT4_0 2 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[21]_LC_1823)
set_location u_core.u_gpio_core.lb_0020_reg[21] 2 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[21]_LC_1823)
set_location u_core.u_gpio_core.lb_0020_reg_22_THRU_LUT4_0 2 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[22]_LC_1824)
set_location u_core.u_gpio_core.lb_0020_reg[22] 2 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[22]_LC_1824)
set_location u_core.u_gpio_core.lb_0020_reg_23_THRU_LUT4_0 6 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[23]_LC_1825)
set_location u_core.u_gpio_core.lb_0020_reg[23] 6 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[23]_LC_1825)
set_location u_core.u_gpio_core.lb_0020_reg_24_THRU_LUT4_0 6 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[24]_LC_1826)
set_location u_core.u_gpio_core.lb_0020_reg[24] 6 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[24]_LC_1826)
set_location u_core.u_gpio_core.lb_0020_reg_25_THRU_LUT4_0 6 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[25]_LC_1827)
set_location u_core.u_gpio_core.lb_0020_reg[25] 6 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[25]_LC_1827)
set_location u_core.u_gpio_core.lb_0020_reg_26_THRU_LUT4_0 6 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[26]_LC_1828)
set_location u_core.u_gpio_core.lb_0020_reg[26] 6 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[26]_LC_1828)
set_location u_core.u_gpio_core.lb_0020_reg_27_THRU_LUT4_0 6 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[27]_LC_1829)
set_location u_core.u_gpio_core.lb_0020_reg[27] 6 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[27]_LC_1829)
set_location u_core.u_gpio_core.lb_0020_reg_28_THRU_LUT4_0 6 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[28]_LC_1830)
set_location u_core.u_gpio_core.lb_0020_reg[28] 6 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[28]_LC_1830)
set_location u_core.u_gpio_core.lb_0020_reg_29_THRU_LUT4_0 6 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[29]_LC_1831)
set_location u_core.u_gpio_core.lb_0020_reg[29] 6 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[29]_LC_1831)
set_location u_core.u_gpio_core.lb_0020_reg_3_THRU_LUT4_0 6 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[3]_LC_1832)
set_location u_core.u_gpio_core.lb_0020_reg[3] 6 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[3]_LC_1832)
set_location u_core.u_gpio_core.lb_0020_reg_30_THRU_LUT4_0 2 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[30]_LC_1833)
set_location u_core.u_gpio_core.lb_0020_reg[30] 2 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[30]_LC_1833)
set_location u_core.u_gpio_core.lb_0020_reg_31_THRU_LUT4_0 2 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[31]_LC_1834)
set_location u_core.u_gpio_core.lb_0020_reg[31] 2 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[31]_LC_1834)
set_location u_core.u_gpio_core.lb_0020_reg_4_THRU_LUT4_0 2 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[4]_LC_1835)
set_location u_core.u_gpio_core.lb_0020_reg[4] 2 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[4]_LC_1835)
set_location u_core.u_gpio_core.lb_0020_reg_5_THRU_LUT4_0 2 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[5]_LC_1836)
set_location u_core.u_gpio_core.lb_0020_reg[5] 2 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[5]_LC_1836)
set_location u_core.u_gpio_core.lb_0020_reg_6_THRU_LUT4_0 2 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[6]_LC_1837)
set_location u_core.u_gpio_core.lb_0020_reg[6] 2 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[6]_LC_1837)
set_location u_core.u_gpio_core.lb_0020_reg_7_THRU_LUT4_0 2 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[7]_LC_1838)
set_location u_core.u_gpio_core.lb_0020_reg[7] 2 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[7]_LC_1838)
set_location u_core.u_gpio_core.lb_0020_reg_8_THRU_LUT4_0 2 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[8]_LC_1839)
set_location u_core.u_gpio_core.lb_0020_reg[8] 2 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[8]_LC_1839)
set_location u_core.u_gpio_core.lb_0020_reg_9_THRU_LUT4_0 2 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0020_reg[9]_LC_1840)
set_location u_core.u_gpio_core.lb_0020_reg[9] 2 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0020_reg[9]_LC_1840)
set_location u_core.u_gpio_core.lb_0024_reg_0_THRU_LUT4_0 14 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[0]_LC_1841)
set_location u_core.u_gpio_core.lb_0024_reg[0] 14 10 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[0]_LC_1841)
set_location u_core.u_gpio_core.lb_0024_reg_1_THRU_LUT4_0 14 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[1]_LC_1842)
set_location u_core.u_gpio_core.lb_0024_reg[1] 14 10 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[1]_LC_1842)
set_location u_core.u_gpio_core.lb_0024_reg_10_THRU_LUT4_0 14 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[10]_LC_1843)
set_location u_core.u_gpio_core.lb_0024_reg[10] 14 10 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[10]_LC_1843)
set_location u_core.u_gpio_core.lb_0024_reg_11_THRU_LUT4_0 14 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[11]_LC_1844)
set_location u_core.u_gpio_core.lb_0024_reg[11] 14 10 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[11]_LC_1844)
set_location u_core.u_gpio_core.lb_0024_reg_12_THRU_LUT4_0 14 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[12]_LC_1845)
set_location u_core.u_gpio_core.lb_0024_reg[12] 14 10 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[12]_LC_1845)
set_location u_core.u_gpio_core.lb_0024_reg_13_THRU_LUT4_0 14 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[13]_LC_1846)
set_location u_core.u_gpio_core.lb_0024_reg[13] 14 10 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[13]_LC_1846)
set_location u_core.u_gpio_core.lb_0024_reg_14_THRU_LUT4_0 11 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[14]_LC_1847)
set_location u_core.u_gpio_core.lb_0024_reg[14] 11 11 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[14]_LC_1847)
set_location u_core.u_gpio_core.lb_0024_reg_15_THRU_LUT4_0 14 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[15]_LC_1848)
set_location u_core.u_gpio_core.lb_0024_reg[15] 14 10 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[15]_LC_1848)
set_location u_core.u_gpio_core.lb_0024_reg_16_THRU_LUT4_0 11 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[16]_LC_1849)
set_location u_core.u_gpio_core.lb_0024_reg[16] 11 11 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[16]_LC_1849)
set_location u_core.u_gpio_core.lb_0024_reg_17_THRU_LUT4_0 11 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[17]_LC_1850)
set_location u_core.u_gpio_core.lb_0024_reg[17] 11 11 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[17]_LC_1850)
set_location u_core.u_gpio_core.lb_0024_reg_18_THRU_LUT4_0 14 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[18]_LC_1851)
set_location u_core.u_gpio_core.lb_0024_reg[18] 14 10 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[18]_LC_1851)
set_location u_core.u_gpio_core.lb_0024_reg_19_THRU_LUT4_0 12 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[19]_LC_1852)
set_location u_core.u_gpio_core.lb_0024_reg[19] 12 11 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[19]_LC_1852)
set_location u_core.u_gpio_core.lb_0024_reg_2_THRU_LUT4_0 12 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[2]_LC_1853)
set_location u_core.u_gpio_core.lb_0024_reg[2] 12 11 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[2]_LC_1853)
set_location u_core.u_gpio_core.lb_0024_reg_20_THRU_LUT4_0 11 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[20]_LC_1854)
set_location u_core.u_gpio_core.lb_0024_reg[20] 11 11 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[20]_LC_1854)
set_location u_core.u_gpio_core.lb_0024_reg_21_THRU_LUT4_0 11 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[21]_LC_1855)
set_location u_core.u_gpio_core.lb_0024_reg[21] 11 11 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[21]_LC_1855)
set_location u_core.u_gpio_core.lb_0024_reg_22_THRU_LUT4_0 11 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[22]_LC_1856)
set_location u_core.u_gpio_core.lb_0024_reg[22] 11 11 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[22]_LC_1856)
set_location u_core.u_gpio_core.lb_0024_reg_23_THRU_LUT4_0 13 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[23]_LC_1857)
set_location u_core.u_gpio_core.lb_0024_reg[23] 13 10 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[23]_LC_1857)
set_location u_core.u_gpio_core.lb_0024_reg_24_THRU_LUT4_0 13 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[24]_LC_1858)
set_location u_core.u_gpio_core.lb_0024_reg[24] 13 10 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[24]_LC_1858)
set_location u_core.u_gpio_core.lb_0024_reg_25_THRU_LUT4_0 13 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[25]_LC_1859)
set_location u_core.u_gpio_core.lb_0024_reg[25] 13 10 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[25]_LC_1859)
set_location u_core.u_gpio_core.lb_0024_reg_26_THRU_LUT4_0 13 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[26]_LC_1860)
set_location u_core.u_gpio_core.lb_0024_reg[26] 13 10 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[26]_LC_1860)
set_location u_core.u_gpio_core.lb_0024_reg_27_THRU_LUT4_0 13 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[27]_LC_1861)
set_location u_core.u_gpio_core.lb_0024_reg[27] 13 10 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[27]_LC_1861)
set_location u_core.u_gpio_core.lb_0024_reg_28_THRU_LUT4_0 13 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[28]_LC_1862)
set_location u_core.u_gpio_core.lb_0024_reg[28] 13 10 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[28]_LC_1862)
set_location u_core.u_gpio_core.lb_0024_reg_29_THRU_LUT4_0 13 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[29]_LC_1863)
set_location u_core.u_gpio_core.lb_0024_reg[29] 13 10 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[29]_LC_1863)
set_location u_core.u_gpio_core.lb_0024_reg_3_THRU_LUT4_0 13 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[3]_LC_1864)
set_location u_core.u_gpio_core.lb_0024_reg[3] 13 10 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[3]_LC_1864)
set_location u_core.u_gpio_core.lb_0024_reg_30_THRU_LUT4_0 12 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[30]_LC_1865)
set_location u_core.u_gpio_core.lb_0024_reg[30] 12 11 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[30]_LC_1865)
set_location u_core.u_gpio_core.lb_0024_reg_31_THRU_LUT4_0 12 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[31]_LC_1866)
set_location u_core.u_gpio_core.lb_0024_reg[31] 12 11 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[31]_LC_1866)
set_location u_core.u_gpio_core.lb_0024_reg_4_THRU_LUT4_0 12 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[4]_LC_1867)
set_location u_core.u_gpio_core.lb_0024_reg[4] 12 11 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[4]_LC_1867)
set_location u_core.u_gpio_core.lb_0024_reg_5_THRU_LUT4_0 11 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[5]_LC_1868)
set_location u_core.u_gpio_core.lb_0024_reg[5] 11 11 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[5]_LC_1868)
set_location u_core.u_gpio_core.lb_0024_reg_6_THRU_LUT4_0 12 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[6]_LC_1869)
set_location u_core.u_gpio_core.lb_0024_reg[6] 12 11 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[6]_LC_1869)
set_location u_core.u_gpio_core.lb_0024_reg_7_THRU_LUT4_0 12 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[7]_LC_1870)
set_location u_core.u_gpio_core.lb_0024_reg[7] 12 11 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[7]_LC_1870)
set_location u_core.u_gpio_core.lb_0024_reg_8_THRU_LUT4_0 11 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[8]_LC_1871)
set_location u_core.u_gpio_core.lb_0024_reg[8] 11 11 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[8]_LC_1871)
set_location u_core.u_gpio_core.lb_0024_reg_9_THRU_LUT4_0 12 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0024_reg[9]_LC_1872)
set_location u_core.u_gpio_core.lb_0024_reg[9] 12 11 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0024_reg[9]_LC_1872)
set_location u_core.u_gpio_core.lb_0028_reg_0_THRU_LUT4_0 3 8 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[0]_LC_1873)
set_location u_core.u_gpio_core.lb_0028_reg[0] 3 8 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[0]_LC_1873)
set_location u_core.u_gpio_core.lb_0028_reg_1_THRU_LUT4_0 3 8 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[1]_LC_1874)
set_location u_core.u_gpio_core.lb_0028_reg[1] 3 8 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[1]_LC_1874)
set_location u_core.u_gpio_core.lb_0028_reg_10_THRU_LUT4_0 3 8 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[10]_LC_1875)
set_location u_core.u_gpio_core.lb_0028_reg[10] 3 8 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[10]_LC_1875)
set_location u_core.u_gpio_core.lb_0028_reg_11_THRU_LUT4_0 3 8 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[11]_LC_1876)
set_location u_core.u_gpio_core.lb_0028_reg[11] 3 8 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[11]_LC_1876)
set_location u_core.u_gpio_core.lb_0028_reg_12_THRU_LUT4_0 3 8 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[12]_LC_1877)
set_location u_core.u_gpio_core.lb_0028_reg[12] 3 8 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[12]_LC_1877)
set_location u_core.u_gpio_core.lb_0028_reg_13_THRU_LUT4_0 3 8 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[13]_LC_1878)
set_location u_core.u_gpio_core.lb_0028_reg[13] 3 8 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[13]_LC_1878)
set_location u_core.u_gpio_core.lb_0028_reg_14_THRU_LUT4_0 3 8 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[14]_LC_1879)
set_location u_core.u_gpio_core.lb_0028_reg[14] 3 8 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[14]_LC_1879)
set_location u_core.u_gpio_core.lb_0028_reg_15_THRU_LUT4_0 3 8 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[15]_LC_1880)
set_location u_core.u_gpio_core.lb_0028_reg[15] 3 8 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[15]_LC_1880)
set_location u_core.u_gpio_core.lb_0028_reg_16_THRU_LUT4_0 2 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[16]_LC_1881)
set_location u_core.u_gpio_core.lb_0028_reg[16] 2 14 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[16]_LC_1881)
set_location u_core.u_gpio_core.lb_0028_reg_17_THRU_LUT4_0 2 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[17]_LC_1882)
set_location u_core.u_gpio_core.lb_0028_reg[17] 2 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[17]_LC_1882)
set_location u_core.u_gpio_core.lb_0028_reg_18_THRU_LUT4_0 2 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[18]_LC_1883)
set_location u_core.u_gpio_core.lb_0028_reg[18] 2 14 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[18]_LC_1883)
set_location u_core.u_gpio_core.lb_0028_reg_19_THRU_LUT4_0 2 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[19]_LC_1884)
set_location u_core.u_gpio_core.lb_0028_reg[19] 2 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[19]_LC_1884)
set_location u_core.u_gpio_core.lb_0028_reg_2_THRU_LUT4_0 2 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[2]_LC_1885)
set_location u_core.u_gpio_core.lb_0028_reg[2] 2 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[2]_LC_1885)
set_location u_core.u_gpio_core.lb_0028_reg_20_THRU_LUT4_0 2 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[20]_LC_1886)
set_location u_core.u_gpio_core.lb_0028_reg[20] 2 14 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[20]_LC_1886)
set_location u_core.u_gpio_core.lb_0028_reg_21_THRU_LUT4_0 2 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[21]_LC_1887)
set_location u_core.u_gpio_core.lb_0028_reg[21] 2 14 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[21]_LC_1887)
set_location u_core.u_gpio_core.lb_0028_reg_22_THRU_LUT4_0 2 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[22]_LC_1888)
set_location u_core.u_gpio_core.lb_0028_reg[22] 2 14 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[22]_LC_1888)
set_location u_core.u_gpio_core.lb_0028_reg_23_THRU_LUT4_0 2 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[23]_LC_1889)
set_location u_core.u_gpio_core.lb_0028_reg[23] 2 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[23]_LC_1889)
set_location u_core.u_gpio_core.lb_0028_reg_24_THRU_LUT4_0 2 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[24]_LC_1890)
set_location u_core.u_gpio_core.lb_0028_reg[24] 2 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[24]_LC_1890)
set_location u_core.u_gpio_core.lb_0028_reg_25_THRU_LUT4_0 2 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[25]_LC_1891)
set_location u_core.u_gpio_core.lb_0028_reg[25] 2 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[25]_LC_1891)
set_location u_core.u_gpio_core.lb_0028_reg_26_THRU_LUT4_0 2 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[26]_LC_1892)
set_location u_core.u_gpio_core.lb_0028_reg[26] 2 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[26]_LC_1892)
set_location u_core.u_gpio_core.lb_0028_reg_27_THRU_LUT4_0 2 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[27]_LC_1893)
set_location u_core.u_gpio_core.lb_0028_reg[27] 2 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[27]_LC_1893)
set_location u_core.u_gpio_core.lb_0028_reg_28_THRU_LUT4_0 2 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[28]_LC_1894)
set_location u_core.u_gpio_core.lb_0028_reg[28] 2 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[28]_LC_1894)
set_location u_core.u_gpio_core.lb_0028_reg_29_THRU_LUT4_0 2 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[29]_LC_1895)
set_location u_core.u_gpio_core.lb_0028_reg[29] 2 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[29]_LC_1895)
set_location u_core.u_gpio_core.lb_0028_reg_3_THRU_LUT4_0 2 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[3]_LC_1896)
set_location u_core.u_gpio_core.lb_0028_reg[3] 2 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[3]_LC_1896)
set_location u_core.u_gpio_core.lb_0028_reg_30_THRU_LUT4_0 2 11 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[30]_LC_1897)
set_location u_core.u_gpio_core.lb_0028_reg[30] 2 11 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[30]_LC_1897)
set_location u_core.u_gpio_core.lb_0028_reg_31_THRU_LUT4_0 2 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[31]_LC_1898)
set_location u_core.u_gpio_core.lb_0028_reg[31] 2 11 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[31]_LC_1898)
set_location u_core.u_gpio_core.lb_0028_reg_4_THRU_LUT4_0 2 11 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[4]_LC_1899)
set_location u_core.u_gpio_core.lb_0028_reg[4] 2 11 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[4]_LC_1899)
set_location u_core.u_gpio_core.lb_0028_reg_5_THRU_LUT4_0 2 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[5]_LC_1900)
set_location u_core.u_gpio_core.lb_0028_reg[5] 2 11 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[5]_LC_1900)
set_location u_core.u_gpio_core.lb_0028_reg_6_THRU_LUT4_0 2 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[6]_LC_1901)
set_location u_core.u_gpio_core.lb_0028_reg[6] 2 11 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[6]_LC_1901)
set_location u_core.u_gpio_core.lb_0028_reg_7_THRU_LUT4_0 2 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[7]_LC_1902)
set_location u_core.u_gpio_core.lb_0028_reg[7] 2 11 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[7]_LC_1902)
set_location u_core.u_gpio_core.lb_0028_reg_8_THRU_LUT4_0 2 11 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[8]_LC_1903)
set_location u_core.u_gpio_core.lb_0028_reg[8] 2 11 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[8]_LC_1903)
set_location u_core.u_gpio_core.lb_0028_reg_9_THRU_LUT4_0 2 11 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0028_reg[9]_LC_1904)
set_location u_core.u_gpio_core.lb_0028_reg[9] 2 11 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0028_reg[9]_LC_1904)
set_location u_core.u_gpio_core.lb_002c_reg_0_THRU_LUT4_0 13 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[0]_LC_1905)
set_location u_core.u_gpio_core.lb_002c_reg[0] 13 12 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[0]_LC_1905)
set_location u_core.u_gpio_core.lb_002c_reg_1_THRU_LUT4_0 10 10 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[1]_LC_1906)
set_location u_core.u_gpio_core.lb_002c_reg[1] 10 10 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[1]_LC_1906)
set_location u_core.u_gpio_core.lb_002c_reg_10_THRU_LUT4_0 10 10 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[10]_LC_1907)
set_location u_core.u_gpio_core.lb_002c_reg[10] 10 10 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[10]_LC_1907)
set_location u_core.u_gpio_core.lb_002c_reg_11_THRU_LUT4_0 10 10 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[11]_LC_1908)
set_location u_core.u_gpio_core.lb_002c_reg[11] 10 10 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[11]_LC_1908)
set_location u_core.u_gpio_core.lb_002c_reg_12_THRU_LUT4_0 10 10 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[12]_LC_1909)
set_location u_core.u_gpio_core.lb_002c_reg[12] 10 10 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[12]_LC_1909)
set_location u_core.u_gpio_core.lb_002c_reg_13_THRU_LUT4_0 10 10 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[13]_LC_1910)
set_location u_core.u_gpio_core.lb_002c_reg[13] 10 10 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[13]_LC_1910)
set_location u_core.u_gpio_core.lb_002c_reg_14_THRU_LUT4_0 10 10 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[14]_LC_1911)
set_location u_core.u_gpio_core.lb_002c_reg[14] 10 10 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[14]_LC_1911)
set_location u_core.u_gpio_core.lb_002c_reg_15_THRU_LUT4_0 10 10 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[15]_LC_1912)
set_location u_core.u_gpio_core.lb_002c_reg[15] 10 10 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[15]_LC_1912)
set_location u_core.u_gpio_core.lb_002c_reg_16_THRU_LUT4_0 10 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[16]_LC_1913)
set_location u_core.u_gpio_core.lb_002c_reg[16] 10 10 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[16]_LC_1913)
set_location u_core.u_gpio_core.lb_002c_reg_17_THRU_LUT4_0 13 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[17]_LC_1914)
set_location u_core.u_gpio_core.lb_002c_reg[17] 13 12 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[17]_LC_1914)
set_location u_core.u_gpio_core.lb_002c_reg_18_THRU_LUT4_0 13 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[18]_LC_1915)
set_location u_core.u_gpio_core.lb_002c_reg[18] 13 12 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[18]_LC_1915)
set_location u_core.u_gpio_core.lb_002c_reg_19_THRU_LUT4_0 13 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[19]_LC_1916)
set_location u_core.u_gpio_core.lb_002c_reg[19] 13 12 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[19]_LC_1916)
set_location u_core.u_gpio_core.lb_002c_reg_2_THRU_LUT4_0 13 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[2]_LC_1917)
set_location u_core.u_gpio_core.lb_002c_reg[2] 13 12 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[2]_LC_1917)
set_location u_core.u_gpio_core.lb_002c_reg_20_THRU_LUT4_0 13 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[20]_LC_1918)
set_location u_core.u_gpio_core.lb_002c_reg[20] 13 12 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[20]_LC_1918)
set_location u_core.u_gpio_core.lb_002c_reg_21_THRU_LUT4_0 13 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[21]_LC_1919)
set_location u_core.u_gpio_core.lb_002c_reg[21] 13 12 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[21]_LC_1919)
set_location u_core.u_gpio_core.lb_002c_reg_22_THRU_LUT4_0 13 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[22]_LC_1920)
set_location u_core.u_gpio_core.lb_002c_reg[22] 13 12 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[22]_LC_1920)
set_location u_core.u_gpio_core.lb_002c_reg_23_THRU_LUT4_0 15 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[23]_LC_1921)
set_location u_core.u_gpio_core.lb_002c_reg[23] 15 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[23]_LC_1921)
set_location u_core.u_gpio_core.lb_002c_reg_24_THRU_LUT4_0 15 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[24]_LC_1922)
set_location u_core.u_gpio_core.lb_002c_reg[24] 15 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[24]_LC_1922)
set_location u_core.u_gpio_core.lb_002c_reg_25_THRU_LUT4_0 15 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[25]_LC_1923)
set_location u_core.u_gpio_core.lb_002c_reg[25] 15 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[25]_LC_1923)
set_location u_core.u_gpio_core.lb_002c_reg_26_THRU_LUT4_0 15 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[26]_LC_1924)
set_location u_core.u_gpio_core.lb_002c_reg[26] 15 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[26]_LC_1924)
set_location u_core.u_gpio_core.lb_002c_reg_27_THRU_LUT4_0 15 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[27]_LC_1925)
set_location u_core.u_gpio_core.lb_002c_reg[27] 15 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[27]_LC_1925)
set_location u_core.u_gpio_core.lb_002c_reg_28_THRU_LUT4_0 5 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[28]_LC_1926)
set_location u_core.u_gpio_core.lb_002c_reg[28] 5 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[28]_LC_1926)
set_location u_core.u_gpio_core.lb_002c_reg_29_THRU_LUT4_0 15 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[29]_LC_1927)
set_location u_core.u_gpio_core.lb_002c_reg[29] 15 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[29]_LC_1927)
set_location u_core.u_gpio_core.lb_002c_reg_3_THRU_LUT4_0 15 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[3]_LC_1928)
set_location u_core.u_gpio_core.lb_002c_reg[3] 15 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[3]_LC_1928)
set_location u_core.u_gpio_core.lb_002c_reg_30_THRU_LUT4_0 5 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[30]_LC_1929)
set_location u_core.u_gpio_core.lb_002c_reg[30] 5 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[30]_LC_1929)
set_location u_core.u_gpio_core.lb_002c_reg_31_THRU_LUT4_0 5 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[31]_LC_1930)
set_location u_core.u_gpio_core.lb_002c_reg[31] 5 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[31]_LC_1930)
set_location u_core.u_gpio_core.lb_002c_reg_4_THRU_LUT4_0 5 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[4]_LC_1931)
set_location u_core.u_gpio_core.lb_002c_reg[4] 5 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[4]_LC_1931)
set_location u_core.u_gpio_core.lb_002c_reg_5_THRU_LUT4_0 5 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[5]_LC_1932)
set_location u_core.u_gpio_core.lb_002c_reg[5] 5 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[5]_LC_1932)
set_location u_core.u_gpio_core.lb_002c_reg_6_THRU_LUT4_0 5 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[6]_LC_1933)
set_location u_core.u_gpio_core.lb_002c_reg[6] 5 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[6]_LC_1933)
set_location u_core.u_gpio_core.lb_002c_reg_7_THRU_LUT4_0 5 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[7]_LC_1934)
set_location u_core.u_gpio_core.lb_002c_reg[7] 5 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[7]_LC_1934)
set_location u_core.u_gpio_core.lb_002c_reg_8_THRU_LUT4_0 5 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[8]_LC_1935)
set_location u_core.u_gpio_core.lb_002c_reg[8] 5 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[8]_LC_1935)
set_location u_core.u_gpio_core.lb_002c_reg_9_THRU_LUT4_0 15 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_002c_reg[9]_LC_1936)
set_location u_core.u_gpio_core.lb_002c_reg[9] 15 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_002c_reg[9]_LC_1936)
set_location u_core.u_gpio_core.lb_0030_reg_1_THRU_LUT4_0 8 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[1]_LC_1937)
set_location u_core.u_gpio_core.lb_0030_reg[1] 8 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[1]_LC_1937)
set_location u_core.u_gpio_core.lb_0030_reg_17_THRU_LUT4_0 6 11 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[17]_LC_1938)
set_location u_core.u_gpio_core.lb_0030_reg[17] 6 11 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[17]_LC_1938)
set_location u_core.u_gpio_core.lb_0030_reg_18_THRU_LUT4_0 9 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[18]_LC_1939)
set_location u_core.u_gpio_core.lb_0030_reg[18] 9 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[18]_LC_1939)
set_location u_core.u_gpio_core.lb_0030_reg_19_THRU_LUT4_0 8 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[19]_LC_1940)
set_location u_core.u_gpio_core.lb_0030_reg[19] 8 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[19]_LC_1940)
set_location u_core.u_gpio_core.lb_0030_reg_2_THRU_LUT4_0 8 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[2]_LC_1941)
set_location u_core.u_gpio_core.lb_0030_reg[2] 8 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[2]_LC_1941)
set_location u_core.u_gpio_core.lb_0030_reg_20_THRU_LUT4_0 6 11 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[20]_LC_1942)
set_location u_core.u_gpio_core.lb_0030_reg[20] 6 11 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[20]_LC_1942)
set_location u_core.u_gpio_core.lb_0030_reg_21_THRU_LUT4_0 8 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[21]_LC_1943)
set_location u_core.u_gpio_core.lb_0030_reg[21] 8 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[21]_LC_1943)
set_location u_core.u_gpio_core.lb_0030_reg_22_THRU_LUT4_0 9 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[22]_LC_1944)
set_location u_core.u_gpio_core.lb_0030_reg[22] 9 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[22]_LC_1944)
set_location u_core.u_gpio_core.lb_0030_reg_23_THRU_LUT4_0 8 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[23]_LC_1945)
set_location u_core.u_gpio_core.lb_0030_reg[23] 8 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[23]_LC_1945)
set_location u_core.u_gpio_core.lb_0030_reg_24_THRU_LUT4_0 8 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[24]_LC_1946)
set_location u_core.u_gpio_core.lb_0030_reg[24] 8 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[24]_LC_1946)
set_location u_core.u_gpio_core.lb_0030_reg_25_THRU_LUT4_0 8 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[25]_LC_1947)
set_location u_core.u_gpio_core.lb_0030_reg[25] 8 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[25]_LC_1947)
set_location u_core.u_gpio_core.lb_0030_reg_26_THRU_LUT4_0 9 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[26]_LC_1948)
set_location u_core.u_gpio_core.lb_0030_reg[26] 9 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[26]_LC_1948)
set_location u_core.u_gpio_core.lb_0030_reg_27_THRU_LUT4_0 9 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[27]_LC_1949)
set_location u_core.u_gpio_core.lb_0030_reg[27] 9 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[27]_LC_1949)
set_location u_core.u_gpio_core.lb_0030_reg_28_THRU_LUT4_0 9 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[28]_LC_1950)
set_location u_core.u_gpio_core.lb_0030_reg[28] 9 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[28]_LC_1950)
set_location u_core.u_gpio_core.lb_0030_reg_29_THRU_LUT4_0 9 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[29]_LC_1951)
set_location u_core.u_gpio_core.lb_0030_reg[29] 9 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[29]_LC_1951)
set_location u_core.u_gpio_core.lb_0030_reg_3_THRU_LUT4_0 8 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[3]_LC_1952)
set_location u_core.u_gpio_core.lb_0030_reg[3] 8 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[3]_LC_1952)
set_location u_core.u_gpio_core.lb_0030_reg_30_THRU_LUT4_0 9 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[30]_LC_1953)
set_location u_core.u_gpio_core.lb_0030_reg[30] 9 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[30]_LC_1953)
set_location u_core.u_gpio_core.lb_0030_reg_31_THRU_LUT4_0 9 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[31]_LC_1954)
set_location u_core.u_gpio_core.lb_0030_reg[31] 9 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[31]_LC_1954)
set_location u_core.u_gpio_core.lb_0030_reg_4_THRU_LUT4_0 3 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[4]_LC_1955)
set_location u_core.u_gpio_core.lb_0030_reg[4] 3 17 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[4]_LC_1955)
set_location u_core.u_gpio_core.lb_0030_reg_5_THRU_LUT4_0 3 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[5]_LC_1956)
set_location u_core.u_gpio_core.lb_0030_reg[5] 3 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[5]_LC_1956)
set_location u_core.u_gpio_core.lb_0030_reg_6_THRU_LUT4_0 3 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[6]_LC_1957)
set_location u_core.u_gpio_core.lb_0030_reg[6] 3 17 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[6]_LC_1957)
set_location u_core.u_gpio_core.lb_0030_reg_7_THRU_LUT4_0 3 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[7]_LC_1958)
set_location u_core.u_gpio_core.lb_0030_reg[7] 3 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[7]_LC_1958)
set_location u_core.u_gpio_core.lb_0030_reg_8_THRU_LUT4_0 3 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0030_reg[8]_LC_1959)
set_location u_core.u_gpio_core.lb_0030_reg[8] 3 17 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0030_reg[8]_LC_1959)
set_location u_core.u_gpio_core.lb_0034_reg_1_THRU_LUT4_0 14 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[1]_LC_1960)
set_location u_core.u_gpio_core.lb_0034_reg[1] 14 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[1]_LC_1960)
set_location u_core.u_gpio_core.lb_0034_reg_17_THRU_LUT4_0 10 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[17]_LC_1961)
set_location u_core.u_gpio_core.lb_0034_reg[17] 10 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[17]_LC_1961)
set_location u_core.u_gpio_core.lb_0034_reg_18_THRU_LUT4_0 14 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[18]_LC_1962)
set_location u_core.u_gpio_core.lb_0034_reg[18] 14 13 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[18]_LC_1962)
set_location u_core.u_gpio_core.lb_0034_reg_19_THRU_LUT4_0 14 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[19]_LC_1963)
set_location u_core.u_gpio_core.lb_0034_reg[19] 14 13 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[19]_LC_1963)
set_location u_core.u_gpio_core.lb_0034_reg_2_THRU_LUT4_0 15 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[2]_LC_1964)
set_location u_core.u_gpio_core.lb_0034_reg[2] 15 14 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[2]_LC_1964)
set_location u_core.u_gpio_core.lb_0034_reg_20_THRU_LUT4_0 14 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[20]_LC_1965)
set_location u_core.u_gpio_core.lb_0034_reg[20] 14 13 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[20]_LC_1965)
set_location u_core.u_gpio_core.lb_0034_reg_21_THRU_LUT4_0 14 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[21]_LC_1966)
set_location u_core.u_gpio_core.lb_0034_reg[21] 14 13 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[21]_LC_1966)
set_location u_core.u_gpio_core.lb_0034_reg_22_THRU_LUT4_0 14 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[22]_LC_1967)
set_location u_core.u_gpio_core.lb_0034_reg[22] 14 13 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[22]_LC_1967)
set_location u_core.u_gpio_core.lb_0034_reg_23_THRU_LUT4_0 14 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[23]_LC_1968)
set_location u_core.u_gpio_core.lb_0034_reg[23] 14 13 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[23]_LC_1968)
set_location u_core.u_gpio_core.lb_0034_reg_24_THRU_LUT4_0 10 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[24]_LC_1969)
set_location u_core.u_gpio_core.lb_0034_reg[24] 10 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[24]_LC_1969)
set_location u_core.u_gpio_core.lb_0034_reg_25_THRU_LUT4_0 15 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[25]_LC_1970)
set_location u_core.u_gpio_core.lb_0034_reg[25] 15 14 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[25]_LC_1970)
set_location u_core.u_gpio_core.lb_0034_reg_26_THRU_LUT4_0 15 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[26]_LC_1971)
set_location u_core.u_gpio_core.lb_0034_reg[26] 15 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[26]_LC_1971)
set_location u_core.u_gpio_core.lb_0034_reg_27_THRU_LUT4_0 15 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[27]_LC_1972)
set_location u_core.u_gpio_core.lb_0034_reg[27] 15 14 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[27]_LC_1972)
set_location u_core.u_gpio_core.lb_0034_reg_28_THRU_LUT4_0 15 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[28]_LC_1973)
set_location u_core.u_gpio_core.lb_0034_reg[28] 15 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[28]_LC_1973)
set_location u_core.u_gpio_core.lb_0034_reg_29_THRU_LUT4_0 15 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[29]_LC_1974)
set_location u_core.u_gpio_core.lb_0034_reg[29] 15 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[29]_LC_1974)
set_location u_core.u_gpio_core.lb_0034_reg_3_THRU_LUT4_0 15 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[3]_LC_1975)
set_location u_core.u_gpio_core.lb_0034_reg[3] 15 14 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[3]_LC_1975)
set_location u_core.u_gpio_core.lb_0034_reg_30_THRU_LUT4_0 15 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[30]_LC_1976)
set_location u_core.u_gpio_core.lb_0034_reg[30] 15 14 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[30]_LC_1976)
set_location u_core.u_gpio_core.lb_0034_reg_31_THRU_LUT4_0 14 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[31]_LC_1977)
set_location u_core.u_gpio_core.lb_0034_reg[31] 14 13 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[31]_LC_1977)
set_location u_core.u_gpio_core.lb_0034_reg_4_THRU_LUT4_0 10 6 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[4]_LC_1978)
set_location u_core.u_gpio_core.lb_0034_reg[4] 10 6 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[4]_LC_1978)
set_location u_core.u_gpio_core.lb_0034_reg_5_THRU_LUT4_0 10 6 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[5]_LC_1979)
set_location u_core.u_gpio_core.lb_0034_reg[5] 10 6 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[5]_LC_1979)
set_location u_core.u_gpio_core.lb_0034_reg_6_THRU_LUT4_0 10 6 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[6]_LC_1980)
set_location u_core.u_gpio_core.lb_0034_reg[6] 10 6 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[6]_LC_1980)
set_location u_core.u_gpio_core.lb_0034_reg_7_THRU_LUT4_0 10 6 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[7]_LC_1981)
set_location u_core.u_gpio_core.lb_0034_reg[7] 10 6 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[7]_LC_1981)
set_location u_core.u_gpio_core.lb_0034_reg_8_THRU_LUT4_0 10 6 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0034_reg[8]_LC_1982)
set_location u_core.u_gpio_core.lb_0034_reg[8] 10 6 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0034_reg[8]_LC_1982)
set_location u_core.u_gpio_core.lb_0038_reg_1_THRU_LUT4_0 12 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[1]_LC_1983)
set_location u_core.u_gpio_core.lb_0038_reg[1] 12 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[1]_LC_1983)
set_location u_core.u_gpio_core.lb_0038_reg_17_THRU_LUT4_0 2 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[17]_LC_1984)
set_location u_core.u_gpio_core.lb_0038_reg[17] 2 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[17]_LC_1984)
set_location u_core.u_gpio_core.lb_0038_reg_18_THRU_LUT4_0 12 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[18]_LC_1985)
set_location u_core.u_gpio_core.lb_0038_reg[18] 12 13 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[18]_LC_1985)
set_location u_core.u_gpio_core.lb_0038_reg_19_THRU_LUT4_0 12 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[19]_LC_1986)
set_location u_core.u_gpio_core.lb_0038_reg[19] 12 13 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[19]_LC_1986)
set_location u_core.u_gpio_core.lb_0038_reg_2_THRU_LUT4_0 12 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[2]_LC_1987)
set_location u_core.u_gpio_core.lb_0038_reg[2] 12 13 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[2]_LC_1987)
set_location u_core.u_gpio_core.lb_0038_reg_20_THRU_LUT4_0 9 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[20]_LC_1988)
set_location u_core.u_gpio_core.lb_0038_reg[20] 9 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[20]_LC_1988)
set_location u_core.u_gpio_core.lb_0038_reg_21_THRU_LUT4_0 12 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[21]_LC_1989)
set_location u_core.u_gpio_core.lb_0038_reg[21] 12 13 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[21]_LC_1989)
set_location u_core.u_gpio_core.lb_0038_reg_22_THRU_LUT4_0 7 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[22]_LC_1990)
set_location u_core.u_gpio_core.lb_0038_reg[22] 7 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[22]_LC_1990)
set_location u_core.u_gpio_core.lb_0038_reg_23_THRU_LUT4_0 14 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[23]_LC_1991)
set_location u_core.u_gpio_core.lb_0038_reg[23] 14 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[23]_LC_1991)
set_location u_core.u_gpio_core.lb_0038_reg_24_THRU_LUT4_0 12 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[24]_LC_1992)
set_location u_core.u_gpio_core.lb_0038_reg[24] 12 13 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[24]_LC_1992)
set_location u_core.u_gpio_core.lb_0038_reg_25_THRU_LUT4_0 7 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[25]_LC_1993)
set_location u_core.u_gpio_core.lb_0038_reg[25] 7 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[25]_LC_1993)
set_location u_core.u_gpio_core.lb_0038_reg_26_THRU_LUT4_0 12 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[26]_LC_1994)
set_location u_core.u_gpio_core.lb_0038_reg[26] 12 13 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[26]_LC_1994)
set_location u_core.u_gpio_core.lb_0038_reg_27_THRU_LUT4_0 13 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[27]_LC_1995)
set_location u_core.u_gpio_core.lb_0038_reg[27] 13 17 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[27]_LC_1995)
set_location u_core.u_gpio_core.lb_0038_reg_28_THRU_LUT4_0 12 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[28]_LC_1996)
set_location u_core.u_gpio_core.lb_0038_reg[28] 12 13 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[28]_LC_1996)
set_location u_core.u_gpio_core.lb_0038_reg_29_THRU_LUT4_0 2 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[29]_LC_1997)
set_location u_core.u_gpio_core.lb_0038_reg[29] 2 13 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[29]_LC_1997)
set_location u_core.u_gpio_core.lb_0038_reg_3_THRU_LUT4_0 2 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[3]_LC_1998)
set_location u_core.u_gpio_core.lb_0038_reg[3] 2 13 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[3]_LC_1998)
set_location u_core.u_gpio_core.lb_0038_reg_30_THRU_LUT4_0 8 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[30]_LC_1999)
set_location u_core.u_gpio_core.lb_0038_reg[30] 8 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[30]_LC_1999)
set_location u_core.u_gpio_core.lb_0038_reg_31_THRU_LUT4_0 2 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[31]_LC_2000)
set_location u_core.u_gpio_core.lb_0038_reg[31] 2 13 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[31]_LC_2000)
set_location u_core.u_gpio_core.lb_0038_reg_4_THRU_LUT4_0 2 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[4]_LC_2001)
set_location u_core.u_gpio_core.lb_0038_reg[4] 2 13 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[4]_LC_2001)
set_location u_core.u_gpio_core.lb_0038_reg_5_THRU_LUT4_0 2 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[5]_LC_2002)
set_location u_core.u_gpio_core.lb_0038_reg[5] 2 13 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[5]_LC_2002)
set_location u_core.u_gpio_core.lb_0038_reg_6_THRU_LUT4_0 7 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[6]_LC_2003)
set_location u_core.u_gpio_core.lb_0038_reg[6] 7 17 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[6]_LC_2003)
set_location u_core.u_gpio_core.lb_0038_reg_7_THRU_LUT4_0 2 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[7]_LC_2004)
set_location u_core.u_gpio_core.lb_0038_reg[7] 2 13 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[7]_LC_2004)
set_location u_core.u_gpio_core.lb_0038_reg_8_THRU_LUT4_0 2 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0038_reg[8]_LC_2005)
set_location u_core.u_gpio_core.lb_0038_reg[8] 2 13 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0038_reg[8]_LC_2005)
set_location u_core.u_gpio_core.lb_003c_reg_0_THRU_LUT4_0 10 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[0]_LC_2006)
set_location u_core.u_gpio_core.lb_003c_reg[0] 10 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[0]_LC_2006)
set_location u_core.u_gpio_core.lb_003c_reg_1_THRU_LUT4_0 10 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[1]_LC_2007)
set_location u_core.u_gpio_core.lb_003c_reg[1] 10 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[1]_LC_2007)
set_location u_core.u_gpio_core.lb_003c_reg_17_THRU_LUT4_0 10 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[17]_LC_2008)
set_location u_core.u_gpio_core.lb_003c_reg[17] 10 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[17]_LC_2008)
set_location u_core.u_gpio_core.lb_003c_reg_18_THRU_LUT4_0 10 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[18]_LC_2009)
set_location u_core.u_gpio_core.lb_003c_reg[18] 10 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[18]_LC_2009)
set_location u_core.u_gpio_core.lb_003c_reg_19_THRU_LUT4_0 10 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[19]_LC_2010)
set_location u_core.u_gpio_core.lb_003c_reg[19] 10 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[19]_LC_2010)
set_location u_core.u_gpio_core.lb_003c_reg_2_THRU_LUT4_0 10 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[2]_LC_2011)
set_location u_core.u_gpio_core.lb_003c_reg[2] 10 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[2]_LC_2011)
set_location u_core.u_gpio_core.lb_003c_reg_20_THRU_LUT4_0 10 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[20]_LC_2012)
set_location u_core.u_gpio_core.lb_003c_reg[20] 10 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[20]_LC_2012)
set_location u_core.u_gpio_core.lb_003c_reg_21_THRU_LUT4_0 12 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[21]_LC_2013)
set_location u_core.u_gpio_core.lb_003c_reg[21] 12 20 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[21]_LC_2013)
set_location u_core.u_gpio_core.lb_003c_reg_22_THRU_LUT4_0 12 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[22]_LC_2014)
set_location u_core.u_gpio_core.lb_003c_reg[22] 12 20 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[22]_LC_2014)
set_location u_core.u_gpio_core.lb_003c_reg_23_THRU_LUT4_0 12 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[23]_LC_2015)
set_location u_core.u_gpio_core.lb_003c_reg[23] 12 20 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[23]_LC_2015)
set_location u_core.u_gpio_core.lb_003c_reg_24_THRU_LUT4_0 12 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[24]_LC_2016)
set_location u_core.u_gpio_core.lb_003c_reg[24] 12 20 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[24]_LC_2016)
set_location u_core.u_gpio_core.lb_003c_reg_25_THRU_LUT4_0 12 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[25]_LC_2017)
set_location u_core.u_gpio_core.lb_003c_reg[25] 12 20 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[25]_LC_2017)
set_location u_core.u_gpio_core.lb_003c_reg_26_THRU_LUT4_0 12 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[26]_LC_2018)
set_location u_core.u_gpio_core.lb_003c_reg[26] 12 20 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[26]_LC_2018)
set_location u_core.u_gpio_core.lb_003c_reg_27_THRU_LUT4_0 12 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[27]_LC_2019)
set_location u_core.u_gpio_core.lb_003c_reg[27] 12 20 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[27]_LC_2019)
set_location u_core.u_gpio_core.lb_003c_reg_28_THRU_LUT4_0 10 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[28]_LC_2020)
set_location u_core.u_gpio_core.lb_003c_reg[28] 10 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[28]_LC_2020)
set_location u_core.u_gpio_core.lb_003c_reg_29_THRU_LUT4_0 12 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[29]_LC_2021)
set_location u_core.u_gpio_core.lb_003c_reg[29] 12 20 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[29]_LC_2021)
set_location u_core.u_gpio_core.lb_003c_reg_3_THRU_LUT4_0 12 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[3]_LC_2022)
set_location u_core.u_gpio_core.lb_003c_reg[3] 12 12 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[3]_LC_2022)
set_location u_core.u_gpio_core.lb_003c_reg_30_THRU_LUT4_0 5 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[30]_LC_2023)
set_location u_core.u_gpio_core.lb_003c_reg[30] 5 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[30]_LC_2023)
set_location u_core.u_gpio_core.lb_003c_reg_31_THRU_LUT4_0 5 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[31]_LC_2024)
set_location u_core.u_gpio_core.lb_003c_reg[31] 5 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[31]_LC_2024)
set_location u_core.u_gpio_core.lb_003c_reg_4_THRU_LUT4_0 5 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[4]_LC_2025)
set_location u_core.u_gpio_core.lb_003c_reg[4] 5 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[4]_LC_2025)
set_location u_core.u_gpio_core.lb_003c_reg_5_THRU_LUT4_0 5 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[5]_LC_2026)
set_location u_core.u_gpio_core.lb_003c_reg[5] 5 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[5]_LC_2026)
set_location u_core.u_gpio_core.lb_003c_reg_6_THRU_LUT4_0 5 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[6]_LC_2027)
set_location u_core.u_gpio_core.lb_003c_reg[6] 5 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[6]_LC_2027)
set_location u_core.u_gpio_core.lb_003c_reg_7_THRU_LUT4_0 5 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_003c_reg[7]_LC_2028)
set_location u_core.u_gpio_core.lb_003c_reg[7] 5 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_003c_reg[7]_LC_2028)
set_location u_core.u_gpio_core.lb_0080_reg_0_THRU_LUT4_0 14 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[0]_LC_2029)
set_location u_core.u_gpio_core.lb_0080_reg[0] 14 14 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[0]_LC_2029)
set_location u_core.u_gpio_core.lb_0080_reg_1_THRU_LUT4_0 14 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[1]_LC_2030)
set_location u_core.u_gpio_core.lb_0080_reg[1] 14 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[1]_LC_2030)
set_location u_core.u_gpio_core.lb_0080_reg_10_THRU_LUT4_0 14 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[10]_LC_2031)
set_location u_core.u_gpio_core.lb_0080_reg[10] 14 14 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[10]_LC_2031)
set_location u_core.u_gpio_core.lb_0080_reg_11_THRU_LUT4_0 14 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[11]_LC_2032)
set_location u_core.u_gpio_core.lb_0080_reg[11] 14 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[11]_LC_2032)
set_location u_core.u_gpio_core.lb_0080_reg_12_THRU_LUT4_0 14 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[12]_LC_2033)
set_location u_core.u_gpio_core.lb_0080_reg[12] 14 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[12]_LC_2033)
set_location u_core.u_gpio_core.lb_0080_reg_13_THRU_LUT4_0 14 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[13]_LC_2034)
set_location u_core.u_gpio_core.lb_0080_reg[13] 14 14 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[13]_LC_2034)
set_location u_core.u_gpio_core.lb_0080_reg_14_THRU_LUT4_0 16 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[14]_LC_2035)
set_location u_core.u_gpio_core.lb_0080_reg[14] 16 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[14]_LC_2035)
set_location u_core.u_gpio_core.lb_0080_reg_15_THRU_LUT4_0 14 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[15]_LC_2036)
set_location u_core.u_gpio_core.lb_0080_reg[15] 14 14 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[15]_LC_2036)
set_location u_core.u_gpio_core.lb_0080_reg_16_THRU_LUT4_0 18 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[16]_LC_2037)
set_location u_core.u_gpio_core.lb_0080_reg[16] 18 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[16]_LC_2037)
set_location u_core.u_gpio_core.lb_0080_reg_17_THRU_LUT4_0 18 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[17]_LC_2038)
set_location u_core.u_gpio_core.lb_0080_reg[17] 18 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[17]_LC_2038)
set_location u_core.u_gpio_core.lb_0080_reg_18_THRU_LUT4_0 18 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[18]_LC_2039)
set_location u_core.u_gpio_core.lb_0080_reg[18] 18 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[18]_LC_2039)
set_location u_core.u_gpio_core.lb_0080_reg_19_THRU_LUT4_0 18 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[19]_LC_2040)
set_location u_core.u_gpio_core.lb_0080_reg[19] 18 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[19]_LC_2040)
set_location u_core.u_gpio_core.lb_0080_reg_2_THRU_LUT4_0 18 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[2]_LC_2041)
set_location u_core.u_gpio_core.lb_0080_reg[2] 18 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[2]_LC_2041)
set_location u_core.u_gpio_core.lb_0080_reg_20_THRU_LUT4_0 18 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[20]_LC_2042)
set_location u_core.u_gpio_core.lb_0080_reg[20] 18 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[20]_LC_2042)
set_location u_core.u_gpio_core.lb_0080_reg_21_THRU_LUT4_0 18 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[21]_LC_2043)
set_location u_core.u_gpio_core.lb_0080_reg[21] 18 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[21]_LC_2043)
set_location u_core.u_gpio_core.lb_0080_reg_22_THRU_LUT4_0 18 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[22]_LC_2044)
set_location u_core.u_gpio_core.lb_0080_reg[22] 18 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[22]_LC_2044)
set_location u_core.u_gpio_core.lb_0080_reg_23_THRU_LUT4_0 17 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[23]_LC_2045)
set_location u_core.u_gpio_core.lb_0080_reg[23] 17 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[23]_LC_2045)
set_location u_core.u_gpio_core.lb_0080_reg_24_THRU_LUT4_0 17 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[24]_LC_2046)
set_location u_core.u_gpio_core.lb_0080_reg[24] 17 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[24]_LC_2046)
set_location u_core.u_gpio_core.lb_0080_reg_25_THRU_LUT4_0 17 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[25]_LC_2047)
set_location u_core.u_gpio_core.lb_0080_reg[25] 17 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[25]_LC_2047)
set_location u_core.u_gpio_core.lb_0080_reg_26_THRU_LUT4_0 17 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[26]_LC_2048)
set_location u_core.u_gpio_core.lb_0080_reg[26] 17 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[26]_LC_2048)
set_location u_core.u_gpio_core.lb_0080_reg_27_THRU_LUT4_0 17 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[27]_LC_2049)
set_location u_core.u_gpio_core.lb_0080_reg[27] 17 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[27]_LC_2049)
set_location u_core.u_gpio_core.lb_0080_reg_28_THRU_LUT4_0 17 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[28]_LC_2050)
set_location u_core.u_gpio_core.lb_0080_reg[28] 17 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[28]_LC_2050)
set_location u_core.u_gpio_core.lb_0080_reg_29_THRU_LUT4_0 17 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[29]_LC_2051)
set_location u_core.u_gpio_core.lb_0080_reg[29] 17 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[29]_LC_2051)
set_location u_core.u_gpio_core.lb_0080_reg_3_THRU_LUT4_0 17 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[3]_LC_2052)
set_location u_core.u_gpio_core.lb_0080_reg[3] 17 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[3]_LC_2052)
set_location u_core.u_gpio_core.lb_0080_reg_30_THRU_LUT4_0 16 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[30]_LC_2053)
set_location u_core.u_gpio_core.lb_0080_reg[30] 16 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[30]_LC_2053)
set_location u_core.u_gpio_core.lb_0080_reg_31_THRU_LUT4_0 16 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[31]_LC_2054)
set_location u_core.u_gpio_core.lb_0080_reg[31] 16 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[31]_LC_2054)
set_location u_core.u_gpio_core.lb_0080_reg_4_THRU_LUT4_0 16 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[4]_LC_2055)
set_location u_core.u_gpio_core.lb_0080_reg[4] 16 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[4]_LC_2055)
set_location u_core.u_gpio_core.lb_0080_reg_5_THRU_LUT4_0 16 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[5]_LC_2056)
set_location u_core.u_gpio_core.lb_0080_reg[5] 16 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[5]_LC_2056)
set_location u_core.u_gpio_core.lb_0080_reg_6_THRU_LUT4_0 16 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[6]_LC_2057)
set_location u_core.u_gpio_core.lb_0080_reg[6] 16 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[6]_LC_2057)
set_location u_core.u_gpio_core.lb_0080_reg_7_THRU_LUT4_0 16 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[7]_LC_2058)
set_location u_core.u_gpio_core.lb_0080_reg[7] 16 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[7]_LC_2058)
set_location u_core.u_gpio_core.lb_0080_reg_8_THRU_LUT4_0 14 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[8]_LC_2059)
set_location u_core.u_gpio_core.lb_0080_reg[8] 14 14 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[8]_LC_2059)
set_location u_core.u_gpio_core.lb_0080_reg_9_THRU_LUT4_0 16 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0080_reg[9]_LC_2060)
set_location u_core.u_gpio_core.lb_0080_reg[9] 16 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0080_reg[9]_LC_2060)
set_location u_core.u_gpio_core.lb_0084_reg_0_THRU_LUT4_0 6 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[0]_LC_2061)
set_location u_core.u_gpio_core.lb_0084_reg[0] 6 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[0]_LC_2061)
set_location u_core.u_gpio_core.lb_0084_reg_1_THRU_LUT4_0 5 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[1]_LC_2062)
set_location u_core.u_gpio_core.lb_0084_reg[1] 5 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[1]_LC_2062)
set_location u_core.u_gpio_core.lb_0084_reg_10_THRU_LUT4_0 5 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[10]_LC_2063)
set_location u_core.u_gpio_core.lb_0084_reg[10] 5 13 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[10]_LC_2063)
set_location u_core.u_gpio_core.lb_0084_reg_11_THRU_LUT4_0 5 13 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[11]_LC_2064)
set_location u_core.u_gpio_core.lb_0084_reg[11] 5 13 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[11]_LC_2064)
set_location u_core.u_gpio_core.lb_0084_reg_12_THRU_LUT4_0 5 13 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[12]_LC_2065)
set_location u_core.u_gpio_core.lb_0084_reg[12] 5 13 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[12]_LC_2065)
set_location u_core.u_gpio_core.lb_0084_reg_13_THRU_LUT4_0 5 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[13]_LC_2066)
set_location u_core.u_gpio_core.lb_0084_reg[13] 5 13 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[13]_LC_2066)
set_location u_core.u_gpio_core.lb_0084_reg_14_THRU_LUT4_0 5 13 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[14]_LC_2067)
set_location u_core.u_gpio_core.lb_0084_reg[14] 5 13 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[14]_LC_2067)
set_location u_core.u_gpio_core.lb_0084_reg_15_THRU_LUT4_0 5 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[15]_LC_2068)
set_location u_core.u_gpio_core.lb_0084_reg[15] 5 13 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[15]_LC_2068)
set_location u_core.u_gpio_core.lb_0084_reg_16_THRU_LUT4_0 5 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[16]_LC_2069)
set_location u_core.u_gpio_core.lb_0084_reg[16] 5 13 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[16]_LC_2069)
set_location u_core.u_gpio_core.lb_0084_reg_17_THRU_LUT4_0 13 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[17]_LC_2070)
set_location u_core.u_gpio_core.lb_0084_reg[17] 13 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[17]_LC_2070)
set_location u_core.u_gpio_core.lb_0084_reg_18_THRU_LUT4_0 13 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[18]_LC_2071)
set_location u_core.u_gpio_core.lb_0084_reg[18] 13 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[18]_LC_2071)
set_location u_core.u_gpio_core.lb_0084_reg_19_THRU_LUT4_0 13 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[19]_LC_2072)
set_location u_core.u_gpio_core.lb_0084_reg[19] 13 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[19]_LC_2072)
set_location u_core.u_gpio_core.lb_0084_reg_2_THRU_LUT4_0 13 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[2]_LC_2073)
set_location u_core.u_gpio_core.lb_0084_reg[2] 13 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[2]_LC_2073)
set_location u_core.u_gpio_core.lb_0084_reg_20_THRU_LUT4_0 13 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[20]_LC_2074)
set_location u_core.u_gpio_core.lb_0084_reg[20] 13 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[20]_LC_2074)
set_location u_core.u_gpio_core.lb_0084_reg_21_THRU_LUT4_0 13 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[21]_LC_2075)
set_location u_core.u_gpio_core.lb_0084_reg[21] 13 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[21]_LC_2075)
set_location u_core.u_gpio_core.lb_0084_reg_22_THRU_LUT4_0 13 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[22]_LC_2076)
set_location u_core.u_gpio_core.lb_0084_reg[22] 13 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[22]_LC_2076)
set_location u_core.u_gpio_core.lb_0084_reg_23_THRU_LUT4_0 13 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[23]_LC_2077)
set_location u_core.u_gpio_core.lb_0084_reg[23] 13 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[23]_LC_2077)
set_location u_core.u_gpio_core.lb_0084_reg_24_THRU_LUT4_0 13 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[24]_LC_2078)
set_location u_core.u_gpio_core.lb_0084_reg[24] 13 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[24]_LC_2078)
set_location u_core.u_gpio_core.lb_0084_reg_25_THRU_LUT4_0 11 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[25]_LC_2079)
set_location u_core.u_gpio_core.lb_0084_reg[25] 11 17 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[25]_LC_2079)
set_location u_core.u_gpio_core.lb_0084_reg_26_THRU_LUT4_0 11 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[26]_LC_2080)
set_location u_core.u_gpio_core.lb_0084_reg[26] 11 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[26]_LC_2080)
set_location u_core.u_gpio_core.lb_0084_reg_27_THRU_LUT4_0 11 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[27]_LC_2081)
set_location u_core.u_gpio_core.lb_0084_reg[27] 11 17 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[27]_LC_2081)
set_location u_core.u_gpio_core.lb_0084_reg_28_THRU_LUT4_0 11 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[28]_LC_2082)
set_location u_core.u_gpio_core.lb_0084_reg[28] 11 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[28]_LC_2082)
set_location u_core.u_gpio_core.lb_0084_reg_29_THRU_LUT4_0 11 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[29]_LC_2083)
set_location u_core.u_gpio_core.lb_0084_reg[29] 11 17 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[29]_LC_2083)
set_location u_core.u_gpio_core.lb_0084_reg_3_THRU_LUT4_0 11 13 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[3]_LC_2084)
set_location u_core.u_gpio_core.lb_0084_reg[3] 11 13 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[3]_LC_2084)
set_location u_core.u_gpio_core.lb_0084_reg_30_THRU_LUT4_0 11 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[30]_LC_2085)
set_location u_core.u_gpio_core.lb_0084_reg[30] 11 17 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[30]_LC_2085)
set_location u_core.u_gpio_core.lb_0084_reg_31_THRU_LUT4_0 11 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[31]_LC_2086)
set_location u_core.u_gpio_core.lb_0084_reg[31] 11 17 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[31]_LC_2086)
set_location u_core.u_gpio_core.lb_0084_reg_4_THRU_LUT4_0 9 10 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[4]_LC_2087)
set_location u_core.u_gpio_core.lb_0084_reg[4] 9 10 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[4]_LC_2087)
set_location u_core.u_gpio_core.lb_0084_reg_5_THRU_LUT4_0 11 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[5]_LC_2088)
set_location u_core.u_gpio_core.lb_0084_reg[5] 11 17 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[5]_LC_2088)
set_location u_core.u_gpio_core.lb_0084_reg_6_THRU_LUT4_0 1 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[6]_LC_2089)
set_location u_core.u_gpio_core.lb_0084_reg[6] 1 13 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[6]_LC_2089)
set_location u_core.u_gpio_core.lb_0084_reg_7_THRU_LUT4_0 10 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[7]_LC_2090)
set_location u_core.u_gpio_core.lb_0084_reg[7] 10 12 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[7]_LC_2090)
set_location u_core.u_gpio_core.lb_0084_reg_8_THRU_LUT4_0 5 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[8]_LC_2091)
set_location u_core.u_gpio_core.lb_0084_reg[8] 5 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[8]_LC_2091)
set_location u_core.u_gpio_core.lb_0084_reg_9_THRU_LUT4_0 1 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0084_reg[9]_LC_2092)
set_location u_core.u_gpio_core.lb_0084_reg[9] 1 13 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0084_reg[9]_LC_2092)
set_location u_core.u_gpio_core.lb_0088_reg_0_THRU_LUT4_0 5 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[0]_LC_2093)
set_location u_core.u_gpio_core.lb_0088_reg[0] 5 12 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[0]_LC_2093)
set_location u_core.u_gpio_core.lb_0088_reg_1_THRU_LUT4_0 5 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[1]_LC_2094)
set_location u_core.u_gpio_core.lb_0088_reg[1] 5 12 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[1]_LC_2094)
set_location u_core.u_gpio_core.lb_0088_reg_10_THRU_LUT4_0 9 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[10]_LC_2095)
set_location u_core.u_gpio_core.lb_0088_reg[10] 9 15 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[10]_LC_2095)
set_location u_core.u_gpio_core.lb_0088_reg_11_THRU_LUT4_0 5 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[11]_LC_2096)
set_location u_core.u_gpio_core.lb_0088_reg[11] 5 12 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[11]_LC_2096)
set_location u_core.u_gpio_core.lb_0088_reg_12_THRU_LUT4_0 5 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[12]_LC_2097)
set_location u_core.u_gpio_core.lb_0088_reg[12] 5 12 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[12]_LC_2097)
set_location u_core.u_gpio_core.lb_0088_reg_13_THRU_LUT4_0 5 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[13]_LC_2098)
set_location u_core.u_gpio_core.lb_0088_reg[13] 5 12 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[13]_LC_2098)
set_location u_core.u_gpio_core.lb_0088_reg_14_THRU_LUT4_0 9 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[14]_LC_2099)
set_location u_core.u_gpio_core.lb_0088_reg[14] 9 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[14]_LC_2099)
set_location u_core.u_gpio_core.lb_0088_reg_15_THRU_LUT4_0 9 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[15]_LC_2100)
set_location u_core.u_gpio_core.lb_0088_reg[15] 9 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[15]_LC_2100)
set_location u_core.u_gpio_core.lb_0088_reg_16_THRU_LUT4_0 5 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[16]_LC_2101)
set_location u_core.u_gpio_core.lb_0088_reg[16] 5 12 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[16]_LC_2101)
set_location u_core.u_gpio_core.lb_0088_reg_17_THRU_LUT4_0 9 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[17]_LC_2102)
set_location u_core.u_gpio_core.lb_0088_reg[17] 9 15 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[17]_LC_2102)
set_location u_core.u_gpio_core.lb_0088_reg_18_THRU_LUT4_0 5 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[18]_LC_2103)
set_location u_core.u_gpio_core.lb_0088_reg[18] 5 12 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[18]_LC_2103)
set_location u_core.u_gpio_core.lb_0088_reg_19_THRU_LUT4_0 5 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[19]_LC_2104)
set_location u_core.u_gpio_core.lb_0088_reg[19] 5 12 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[19]_LC_2104)
set_location u_core.u_gpio_core.lb_0088_reg_2_THRU_LUT4_0 7 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[2]_LC_2105)
set_location u_core.u_gpio_core.lb_0088_reg[2] 7 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[2]_LC_2105)
set_location u_core.u_gpio_core.lb_0088_reg_20_THRU_LUT4_0 14 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[20]_LC_2106)
set_location u_core.u_gpio_core.lb_0088_reg[20] 14 20 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[20]_LC_2106)
set_location u_core.u_gpio_core.lb_0088_reg_21_THRU_LUT4_0 14 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[21]_LC_2107)
set_location u_core.u_gpio_core.lb_0088_reg[21] 14 20 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[21]_LC_2107)
set_location u_core.u_gpio_core.lb_0088_reg_22_THRU_LUT4_0 14 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[22]_LC_2108)
set_location u_core.u_gpio_core.lb_0088_reg[22] 14 20 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[22]_LC_2108)
set_location u_core.u_gpio_core.lb_0088_reg_23_THRU_LUT4_0 14 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[23]_LC_2109)
set_location u_core.u_gpio_core.lb_0088_reg[23] 14 20 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[23]_LC_2109)
set_location u_core.u_gpio_core.lb_0088_reg_24_THRU_LUT4_0 9 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[24]_LC_2110)
set_location u_core.u_gpio_core.lb_0088_reg[24] 9 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[24]_LC_2110)
set_location u_core.u_gpio_core.lb_0088_reg_25_THRU_LUT4_0 14 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[25]_LC_2111)
set_location u_core.u_gpio_core.lb_0088_reg[25] 14 20 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[25]_LC_2111)
set_location u_core.u_gpio_core.lb_0088_reg_26_THRU_LUT4_0 14 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[26]_LC_2112)
set_location u_core.u_gpio_core.lb_0088_reg[26] 14 20 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[26]_LC_2112)
set_location u_core.u_gpio_core.lb_0088_reg_27_THRU_LUT4_0 14 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[27]_LC_2113)
set_location u_core.u_gpio_core.lb_0088_reg[27] 14 20 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[27]_LC_2113)
set_location u_core.u_gpio_core.lb_0088_reg_28_THRU_LUT4_0 14 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[28]_LC_2114)
set_location u_core.u_gpio_core.lb_0088_reg[28] 14 20 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[28]_LC_2114)
set_location u_core.u_gpio_core.lb_0088_reg_29_THRU_LUT4_0 7 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[29]_LC_2115)
set_location u_core.u_gpio_core.lb_0088_reg[29] 7 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[29]_LC_2115)
set_location u_core.u_gpio_core.lb_0088_reg_3_THRU_LUT4_0 7 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[3]_LC_2116)
set_location u_core.u_gpio_core.lb_0088_reg[3] 7 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[3]_LC_2116)
set_location u_core.u_gpio_core.lb_0088_reg_30_THRU_LUT4_0 7 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[30]_LC_2117)
set_location u_core.u_gpio_core.lb_0088_reg[30] 7 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[30]_LC_2117)
set_location u_core.u_gpio_core.lb_0088_reg_31_THRU_LUT4_0 7 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[31]_LC_2118)
set_location u_core.u_gpio_core.lb_0088_reg[31] 7 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[31]_LC_2118)
set_location u_core.u_gpio_core.lb_0088_reg_4_THRU_LUT4_0 9 11 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[4]_LC_2119)
set_location u_core.u_gpio_core.lb_0088_reg[4] 9 11 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[4]_LC_2119)
set_location u_core.u_gpio_core.lb_0088_reg_5_THRU_LUT4_0 7 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[5]_LC_2120)
set_location u_core.u_gpio_core.lb_0088_reg[5] 7 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[5]_LC_2120)
set_location u_core.u_gpio_core.lb_0088_reg_6_THRU_LUT4_0 11 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[6]_LC_2121)
set_location u_core.u_gpio_core.lb_0088_reg[6] 11 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[6]_LC_2121)
set_location u_core.u_gpio_core.lb_0088_reg_7_THRU_LUT4_0 7 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[7]_LC_2122)
set_location u_core.u_gpio_core.lb_0088_reg[7] 7 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[7]_LC_2122)
set_location u_core.u_gpio_core.lb_0088_reg_8_THRU_LUT4_0 8 11 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[8]_LC_2123)
set_location u_core.u_gpio_core.lb_0088_reg[8] 8 11 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[8]_LC_2123)
set_location u_core.u_gpio_core.lb_0088_reg_9_THRU_LUT4_0 7 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0088_reg[9]_LC_2124)
set_location u_core.u_gpio_core.lb_0088_reg[9] 7 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0088_reg[9]_LC_2124)
set_location u_core.u_gpio_core.lb_008c_reg_0_THRU_LUT4_0 3 14 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[0]_LC_2125)
set_location u_core.u_gpio_core.lb_008c_reg[0] 3 14 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[0]_LC_2125)
set_location u_core.u_gpio_core.lb_008c_reg_1_THRU_LUT4_0 3 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[1]_LC_2126)
set_location u_core.u_gpio_core.lb_008c_reg[1] 3 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[1]_LC_2126)
set_location u_core.u_gpio_core.lb_008c_reg_10_THRU_LUT4_0 3 14 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[10]_LC_2127)
set_location u_core.u_gpio_core.lb_008c_reg[10] 3 14 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[10]_LC_2127)
set_location u_core.u_gpio_core.lb_008c_reg_11_THRU_LUT4_0 3 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[11]_LC_2128)
set_location u_core.u_gpio_core.lb_008c_reg[11] 3 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[11]_LC_2128)
set_location u_core.u_gpio_core.lb_008c_reg_12_THRU_LUT4_0 7 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[12]_LC_2129)
set_location u_core.u_gpio_core.lb_008c_reg[12] 7 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[12]_LC_2129)
set_location u_core.u_gpio_core.lb_008c_reg_13_THRU_LUT4_0 3 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[13]_LC_2130)
set_location u_core.u_gpio_core.lb_008c_reg[13] 3 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[13]_LC_2130)
set_location u_core.u_gpio_core.lb_008c_reg_14_THRU_LUT4_0 3 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[14]_LC_2131)
set_location u_core.u_gpio_core.lb_008c_reg[14] 3 14 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[14]_LC_2131)
set_location u_core.u_gpio_core.lb_008c_reg_15_THRU_LUT4_0 3 14 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[15]_LC_2132)
set_location u_core.u_gpio_core.lb_008c_reg[15] 3 14 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[15]_LC_2132)
set_location u_core.u_gpio_core.lb_008c_reg_16_THRU_LUT4_0 3 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[16]_LC_2133)
set_location u_core.u_gpio_core.lb_008c_reg[16] 3 14 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[16]_LC_2133)
set_location u_core.u_gpio_core.lb_008c_reg_17_THRU_LUT4_0 3 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[17]_LC_2134)
set_location u_core.u_gpio_core.lb_008c_reg[17] 3 12 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[17]_LC_2134)
set_location u_core.u_gpio_core.lb_008c_reg_18_THRU_LUT4_0 3 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[18]_LC_2135)
set_location u_core.u_gpio_core.lb_008c_reg[18] 3 12 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[18]_LC_2135)
set_location u_core.u_gpio_core.lb_008c_reg_19_THRU_LUT4_0 12 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[19]_LC_2136)
set_location u_core.u_gpio_core.lb_008c_reg[19] 12 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[19]_LC_2136)
set_location u_core.u_gpio_core.lb_008c_reg_2_THRU_LUT4_0 12 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[2]_LC_2137)
set_location u_core.u_gpio_core.lb_008c_reg[2] 12 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[2]_LC_2137)
set_location u_core.u_gpio_core.lb_008c_reg_20_THRU_LUT4_0 7 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[20]_LC_2138)
set_location u_core.u_gpio_core.lb_008c_reg[20] 7 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[20]_LC_2138)
set_location u_core.u_gpio_core.lb_008c_reg_21_THRU_LUT4_0 12 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[21]_LC_2139)
set_location u_core.u_gpio_core.lb_008c_reg[21] 12 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[21]_LC_2139)
set_location u_core.u_gpio_core.lb_008c_reg_22_THRU_LUT4_0 11 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[22]_LC_2140)
set_location u_core.u_gpio_core.lb_008c_reg[22] 11 15 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[22]_LC_2140)
set_location u_core.u_gpio_core.lb_008c_reg_23_THRU_LUT4_0 12 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[23]_LC_2141)
set_location u_core.u_gpio_core.lb_008c_reg[23] 12 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[23]_LC_2141)
set_location u_core.u_gpio_core.lb_008c_reg_24_THRU_LUT4_0 3 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[24]_LC_2142)
set_location u_core.u_gpio_core.lb_008c_reg[24] 3 12 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[24]_LC_2142)
set_location u_core.u_gpio_core.lb_008c_reg_25_THRU_LUT4_0 15 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[25]_LC_2143)
set_location u_core.u_gpio_core.lb_008c_reg[25] 15 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[25]_LC_2143)
set_location u_core.u_gpio_core.lb_008c_reg_26_THRU_LUT4_0 15 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[26]_LC_2144)
set_location u_core.u_gpio_core.lb_008c_reg[26] 15 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[26]_LC_2144)
set_location u_core.u_gpio_core.lb_008c_reg_27_THRU_LUT4_0 15 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[27]_LC_2145)
set_location u_core.u_gpio_core.lb_008c_reg[27] 15 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[27]_LC_2145)
set_location u_core.u_gpio_core.lb_008c_reg_28_THRU_LUT4_0 15 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[28]_LC_2146)
set_location u_core.u_gpio_core.lb_008c_reg[28] 15 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[28]_LC_2146)
set_location u_core.u_gpio_core.lb_008c_reg_29_THRU_LUT4_0 3 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[29]_LC_2147)
set_location u_core.u_gpio_core.lb_008c_reg[29] 3 12 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[29]_LC_2147)
set_location u_core.u_gpio_core.lb_008c_reg_3_THRU_LUT4_0 3 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[3]_LC_2148)
set_location u_core.u_gpio_core.lb_008c_reg[3] 3 12 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[3]_LC_2148)
set_location u_core.u_gpio_core.lb_008c_reg_30_THRU_LUT4_0 6 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[30]_LC_2149)
set_location u_core.u_gpio_core.lb_008c_reg[30] 6 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[30]_LC_2149)
set_location u_core.u_gpio_core.lb_008c_reg_31_THRU_LUT4_0 6 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[31]_LC_2150)
set_location u_core.u_gpio_core.lb_008c_reg[31] 6 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[31]_LC_2150)
set_location u_core.u_gpio_core.lb_008c_reg_4_THRU_LUT4_0 3 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[4]_LC_2151)
set_location u_core.u_gpio_core.lb_008c_reg[4] 3 12 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[4]_LC_2151)
set_location u_core.u_gpio_core.lb_008c_reg_5_THRU_LUT4_0 6 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[5]_LC_2152)
set_location u_core.u_gpio_core.lb_008c_reg[5] 6 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[5]_LC_2152)
set_location u_core.u_gpio_core.lb_008c_reg_6_THRU_LUT4_0 3 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[6]_LC_2153)
set_location u_core.u_gpio_core.lb_008c_reg[6] 3 12 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[6]_LC_2153)
set_location u_core.u_gpio_core.lb_008c_reg_7_THRU_LUT4_0 6 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[7]_LC_2154)
set_location u_core.u_gpio_core.lb_008c_reg[7] 6 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[7]_LC_2154)
set_location u_core.u_gpio_core.lb_008c_reg_8_THRU_LUT4_0 3 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[8]_LC_2155)
set_location u_core.u_gpio_core.lb_008c_reg[8] 3 12 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[8]_LC_2155)
set_location u_core.u_gpio_core.lb_008c_reg_9_THRU_LUT4_0 16 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_008c_reg[9]_LC_2156)
set_location u_core.u_gpio_core.lb_008c_reg[9] 16 20 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_008c_reg[9]_LC_2156)
set_location u_core.u_gpio_core.lb_0090_reg_0_THRU_LUT4_0 5 14 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[0]_LC_2157)
set_location u_core.u_gpio_core.lb_0090_reg[0] 5 14 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[0]_LC_2157)
set_location u_core.u_gpio_core.lb_0090_reg_1_THRU_LUT4_0 5 14 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[1]_LC_2158)
set_location u_core.u_gpio_core.lb_0090_reg[1] 5 14 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[1]_LC_2158)
set_location u_core.u_gpio_core.lb_0090_reg_10_THRU_LUT4_0 16 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[10]_LC_2159)
set_location u_core.u_gpio_core.lb_0090_reg[10] 16 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[10]_LC_2159)
set_location u_core.u_gpio_core.lb_0090_reg_11_THRU_LUT4_0 5 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[11]_LC_2160)
set_location u_core.u_gpio_core.lb_0090_reg[11] 5 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[11]_LC_2160)
set_location u_core.u_gpio_core.lb_0090_reg_12_THRU_LUT4_0 16 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[12]_LC_2161)
set_location u_core.u_gpio_core.lb_0090_reg[12] 16 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[12]_LC_2161)
set_location u_core.u_gpio_core.lb_0090_reg_13_THRU_LUT4_0 5 14 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[13]_LC_2162)
set_location u_core.u_gpio_core.lb_0090_reg[13] 5 14 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[13]_LC_2162)
set_location u_core.u_gpio_core.lb_0090_reg_14_THRU_LUT4_0 13 14 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[14]_LC_2163)
set_location u_core.u_gpio_core.lb_0090_reg[14] 13 14 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[14]_LC_2163)
set_location u_core.u_gpio_core.lb_0090_reg_15_THRU_LUT4_0 16 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[15]_LC_2164)
set_location u_core.u_gpio_core.lb_0090_reg[15] 16 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[15]_LC_2164)
set_location u_core.u_gpio_core.lb_0090_reg_16_THRU_LUT4_0 16 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[16]_LC_2165)
set_location u_core.u_gpio_core.lb_0090_reg[16] 16 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[16]_LC_2165)
set_location u_core.u_gpio_core.lb_0090_reg_17_THRU_LUT4_0 10 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[17]_LC_2166)
set_location u_core.u_gpio_core.lb_0090_reg[17] 10 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[17]_LC_2166)
set_location u_core.u_gpio_core.lb_0090_reg_18_THRU_LUT4_0 16 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[18]_LC_2167)
set_location u_core.u_gpio_core.lb_0090_reg[18] 16 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[18]_LC_2167)
set_location u_core.u_gpio_core.lb_0090_reg_19_THRU_LUT4_0 5 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[19]_LC_2168)
set_location u_core.u_gpio_core.lb_0090_reg[19] 5 17 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[19]_LC_2168)
set_location u_core.u_gpio_core.lb_0090_reg_2_THRU_LUT4_0 16 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[2]_LC_2169)
set_location u_core.u_gpio_core.lb_0090_reg[2] 16 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[2]_LC_2169)
set_location u_core.u_gpio_core.lb_0090_reg_20_THRU_LUT4_0 10 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[20]_LC_2170)
set_location u_core.u_gpio_core.lb_0090_reg[20] 10 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[20]_LC_2170)
set_location u_core.u_gpio_core.lb_0090_reg_21_THRU_LUT4_0 15 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[21]_LC_2171)
set_location u_core.u_gpio_core.lb_0090_reg[21] 15 20 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[21]_LC_2171)
set_location u_core.u_gpio_core.lb_0090_reg_22_THRU_LUT4_0 13 14 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[22]_LC_2172)
set_location u_core.u_gpio_core.lb_0090_reg[22] 13 14 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[22]_LC_2172)
set_location u_core.u_gpio_core.lb_0090_reg_23_THRU_LUT4_0 15 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[23]_LC_2173)
set_location u_core.u_gpio_core.lb_0090_reg[23] 15 20 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[23]_LC_2173)
set_location u_core.u_gpio_core.lb_0090_reg_24_THRU_LUT4_0 16 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[24]_LC_2174)
set_location u_core.u_gpio_core.lb_0090_reg[24] 16 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[24]_LC_2174)
set_location u_core.u_gpio_core.lb_0090_reg_25_THRU_LUT4_0 15 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[25]_LC_2175)
set_location u_core.u_gpio_core.lb_0090_reg[25] 15 20 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[25]_LC_2175)
set_location u_core.u_gpio_core.lb_0090_reg_26_THRU_LUT4_0 16 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[26]_LC_2176)
set_location u_core.u_gpio_core.lb_0090_reg[26] 16 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[26]_LC_2176)
set_location u_core.u_gpio_core.lb_0090_reg_27_THRU_LUT4_0 15 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[27]_LC_2177)
set_location u_core.u_gpio_core.lb_0090_reg[27] 15 20 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[27]_LC_2177)
set_location u_core.u_gpio_core.lb_0090_reg_28_THRU_LUT4_0 16 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[28]_LC_2178)
set_location u_core.u_gpio_core.lb_0090_reg[28] 16 17 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[28]_LC_2178)
set_location u_core.u_gpio_core.lb_0090_reg_29_THRU_LUT4_0 10 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[29]_LC_2179)
set_location u_core.u_gpio_core.lb_0090_reg[29] 10 17 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[29]_LC_2179)
set_location u_core.u_gpio_core.lb_0090_reg_3_THRU_LUT4_0 16 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[3]_LC_2180)
set_location u_core.u_gpio_core.lb_0090_reg[3] 16 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[3]_LC_2180)
set_location u_core.u_gpio_core.lb_0090_reg_30_THRU_LUT4_0 9 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[30]_LC_2181)
set_location u_core.u_gpio_core.lb_0090_reg[30] 9 20 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[30]_LC_2181)
set_location u_core.u_gpio_core.lb_0090_reg_31_THRU_LUT4_0 9 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[31]_LC_2182)
set_location u_core.u_gpio_core.lb_0090_reg[31] 9 20 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[31]_LC_2182)
set_location u_core.u_gpio_core.lb_0090_reg_4_THRU_LUT4_0 16 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[4]_LC_2183)
set_location u_core.u_gpio_core.lb_0090_reg[4] 16 17 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[4]_LC_2183)
set_location u_core.u_gpio_core.lb_0090_reg_5_THRU_LUT4_0 9 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[5]_LC_2184)
set_location u_core.u_gpio_core.lb_0090_reg[5] 9 20 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[5]_LC_2184)
set_location u_core.u_gpio_core.lb_0090_reg_6_THRU_LUT4_0 5 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[6]_LC_2185)
set_location u_core.u_gpio_core.lb_0090_reg[6] 5 17 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[6]_LC_2185)
set_location u_core.u_gpio_core.lb_0090_reg_7_THRU_LUT4_0 9 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[7]_LC_2186)
set_location u_core.u_gpio_core.lb_0090_reg[7] 9 20 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[7]_LC_2186)
set_location u_core.u_gpio_core.lb_0090_reg_8_THRU_LUT4_0 16 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[8]_LC_2187)
set_location u_core.u_gpio_core.lb_0090_reg[8] 16 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[8]_LC_2187)
set_location u_core.u_gpio_core.lb_0090_reg_9_THRU_LUT4_0 16 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0090_reg[9]_LC_2188)
set_location u_core.u_gpio_core.lb_0090_reg[9] 16 17 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0090_reg[9]_LC_2188)
set_location u_core.u_gpio_core.lb_0094_reg_0_THRU_LUT4_0 2 12 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[0]_LC_2189)
set_location u_core.u_gpio_core.lb_0094_reg[0] 2 12 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[0]_LC_2189)
set_location u_core.u_gpio_core.lb_0094_reg_1_THRU_LUT4_0 2 12 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[1]_LC_2190)
set_location u_core.u_gpio_core.lb_0094_reg[1] 2 12 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[1]_LC_2190)
set_location u_core.u_gpio_core.lb_0094_reg_10_THRU_LUT4_0 2 12 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[10]_LC_2191)
set_location u_core.u_gpio_core.lb_0094_reg[10] 2 12 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[10]_LC_2191)
set_location u_core.u_gpio_core.lb_0094_reg_11_THRU_LUT4_0 2 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[11]_LC_2192)
set_location u_core.u_gpio_core.lb_0094_reg[11] 2 12 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[11]_LC_2192)
set_location u_core.u_gpio_core.lb_0094_reg_12_THRU_LUT4_0 2 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[12]_LC_2193)
set_location u_core.u_gpio_core.lb_0094_reg[12] 2 12 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[12]_LC_2193)
set_location u_core.u_gpio_core.lb_0094_reg_13_THRU_LUT4_0 2 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[13]_LC_2194)
set_location u_core.u_gpio_core.lb_0094_reg[13] 2 12 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[13]_LC_2194)
set_location u_core.u_gpio_core.lb_0094_reg_14_THRU_LUT4_0 2 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[14]_LC_2195)
set_location u_core.u_gpio_core.lb_0094_reg[14] 2 12 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[14]_LC_2195)
set_location u_core.u_gpio_core.lb_0094_reg_15_THRU_LUT4_0 2 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[15]_LC_2196)
set_location u_core.u_gpio_core.lb_0094_reg[15] 2 12 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[15]_LC_2196)
set_location u_core.u_gpio_core.lb_0094_reg_16_THRU_LUT4_0 9 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[16]_LC_2197)
set_location u_core.u_gpio_core.lb_0094_reg[16] 9 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[16]_LC_2197)
set_location u_core.u_gpio_core.lb_0094_reg_17_THRU_LUT4_0 9 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[17]_LC_2198)
set_location u_core.u_gpio_core.lb_0094_reg[17] 9 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[17]_LC_2198)
set_location u_core.u_gpio_core.lb_0094_reg_18_THRU_LUT4_0 9 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[18]_LC_2199)
set_location u_core.u_gpio_core.lb_0094_reg[18] 9 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[18]_LC_2199)
set_location u_core.u_gpio_core.lb_0094_reg_19_THRU_LUT4_0 9 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[19]_LC_2200)
set_location u_core.u_gpio_core.lb_0094_reg[19] 9 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[19]_LC_2200)
set_location u_core.u_gpio_core.lb_0094_reg_2_THRU_LUT4_0 9 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[2]_LC_2201)
set_location u_core.u_gpio_core.lb_0094_reg[2] 9 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[2]_LC_2201)
set_location u_core.u_gpio_core.lb_0094_reg_20_THRU_LUT4_0 9 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[20]_LC_2202)
set_location u_core.u_gpio_core.lb_0094_reg[20] 9 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[20]_LC_2202)
set_location u_core.u_gpio_core.lb_0094_reg_21_THRU_LUT4_0 9 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[21]_LC_2203)
set_location u_core.u_gpio_core.lb_0094_reg[21] 9 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[21]_LC_2203)
set_location u_core.u_gpio_core.lb_0094_reg_22_THRU_LUT4_0 9 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[22]_LC_2204)
set_location u_core.u_gpio_core.lb_0094_reg[22] 9 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[22]_LC_2204)
set_location u_core.u_gpio_core.lb_0094_reg_23_THRU_LUT4_0 12 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[23]_LC_2205)
set_location u_core.u_gpio_core.lb_0094_reg[23] 12 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[23]_LC_2205)
set_location u_core.u_gpio_core.lb_0094_reg_24_THRU_LUT4_0 12 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[24]_LC_2206)
set_location u_core.u_gpio_core.lb_0094_reg[24] 12 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[24]_LC_2206)
set_location u_core.u_gpio_core.lb_0094_reg_25_THRU_LUT4_0 12 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[25]_LC_2207)
set_location u_core.u_gpio_core.lb_0094_reg[25] 12 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[25]_LC_2207)
set_location u_core.u_gpio_core.lb_0094_reg_26_THRU_LUT4_0 12 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[26]_LC_2208)
set_location u_core.u_gpio_core.lb_0094_reg[26] 12 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[26]_LC_2208)
set_location u_core.u_gpio_core.lb_0094_reg_27_THRU_LUT4_0 12 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[27]_LC_2209)
set_location u_core.u_gpio_core.lb_0094_reg[27] 12 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[27]_LC_2209)
set_location u_core.u_gpio_core.lb_0094_reg_28_THRU_LUT4_0 12 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[28]_LC_2210)
set_location u_core.u_gpio_core.lb_0094_reg[28] 12 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[28]_LC_2210)
set_location u_core.u_gpio_core.lb_0094_reg_29_THRU_LUT4_0 12 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[29]_LC_2211)
set_location u_core.u_gpio_core.lb_0094_reg[29] 12 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[29]_LC_2211)
set_location u_core.u_gpio_core.lb_0094_reg_3_THRU_LUT4_0 12 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[3]_LC_2212)
set_location u_core.u_gpio_core.lb_0094_reg[3] 12 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[3]_LC_2212)
set_location u_core.u_gpio_core.lb_0094_reg_30_THRU_LUT4_0 3 15 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[30]_LC_2213)
set_location u_core.u_gpio_core.lb_0094_reg[30] 3 15 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[30]_LC_2213)
set_location u_core.u_gpio_core.lb_0094_reg_31_THRU_LUT4_0 3 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[31]_LC_2214)
set_location u_core.u_gpio_core.lb_0094_reg[31] 3 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[31]_LC_2214)
set_location u_core.u_gpio_core.lb_0094_reg_4_THRU_LUT4_0 3 15 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[4]_LC_2215)
set_location u_core.u_gpio_core.lb_0094_reg[4] 3 15 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[4]_LC_2215)
set_location u_core.u_gpio_core.lb_0094_reg_5_THRU_LUT4_0 3 15 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[5]_LC_2216)
set_location u_core.u_gpio_core.lb_0094_reg[5] 3 15 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[5]_LC_2216)
set_location u_core.u_gpio_core.lb_0094_reg_6_THRU_LUT4_0 3 15 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[6]_LC_2217)
set_location u_core.u_gpio_core.lb_0094_reg[6] 3 15 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[6]_LC_2217)
set_location u_core.u_gpio_core.lb_0094_reg_7_THRU_LUT4_0 3 15 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[7]_LC_2218)
set_location u_core.u_gpio_core.lb_0094_reg[7] 3 15 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[7]_LC_2218)
set_location u_core.u_gpio_core.lb_0094_reg_8_THRU_LUT4_0 3 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[8]_LC_2219)
set_location u_core.u_gpio_core.lb_0094_reg[8] 3 15 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[8]_LC_2219)
set_location u_core.u_gpio_core.lb_0094_reg_9_THRU_LUT4_0 3 15 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0094_reg[9]_LC_2220)
set_location u_core.u_gpio_core.lb_0094_reg[9] 3 15 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0094_reg[9]_LC_2220)
set_location u_core.u_gpio_core.lb_0098_reg_0_THRU_LUT4_0 6 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[0]_LC_2221)
set_location u_core.u_gpio_core.lb_0098_reg[0] 6 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[0]_LC_2221)
set_location u_core.u_gpio_core.lb_0098_reg_1_THRU_LUT4_0 7 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[1]_LC_2222)
set_location u_core.u_gpio_core.lb_0098_reg[1] 7 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[1]_LC_2222)
set_location u_core.u_gpio_core.lb_0098_reg_10_THRU_LUT4_0 12 15 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[10]_LC_2223)
set_location u_core.u_gpio_core.lb_0098_reg[10] 12 15 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[10]_LC_2223)
set_location u_core.u_gpio_core.lb_0098_reg_11_THRU_LUT4_0 6 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[11]_LC_2224)
set_location u_core.u_gpio_core.lb_0098_reg[11] 6 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[11]_LC_2224)
set_location u_core.u_gpio_core.lb_0098_reg_12_THRU_LUT4_0 6 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[12]_LC_2225)
set_location u_core.u_gpio_core.lb_0098_reg[12] 6 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[12]_LC_2225)
set_location u_core.u_gpio_core.lb_0098_reg_13_THRU_LUT4_0 6 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[13]_LC_2226)
set_location u_core.u_gpio_core.lb_0098_reg[13] 6 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[13]_LC_2226)
set_location u_core.u_gpio_core.lb_0098_reg_14_THRU_LUT4_0 6 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[14]_LC_2227)
set_location u_core.u_gpio_core.lb_0098_reg[14] 6 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[14]_LC_2227)
set_location u_core.u_gpio_core.lb_0098_reg_15_THRU_LUT4_0 6 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[15]_LC_2228)
set_location u_core.u_gpio_core.lb_0098_reg[15] 6 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[15]_LC_2228)
set_location u_core.u_gpio_core.lb_0098_reg_16_THRU_LUT4_0 6 16 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[16]_LC_2229)
set_location u_core.u_gpio_core.lb_0098_reg[16] 6 16 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[16]_LC_2229)
set_location u_core.u_gpio_core.lb_0098_reg_17_THRU_LUT4_0 6 16 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[17]_LC_2230)
set_location u_core.u_gpio_core.lb_0098_reg[17] 6 16 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[17]_LC_2230)
set_location u_core.u_gpio_core.lb_0098_reg_18_THRU_LUT4_0 15 17 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[18]_LC_2231)
set_location u_core.u_gpio_core.lb_0098_reg[18] 15 17 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[18]_LC_2231)
set_location u_core.u_gpio_core.lb_0098_reg_19_THRU_LUT4_0 15 17 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[19]_LC_2232)
set_location u_core.u_gpio_core.lb_0098_reg[19] 15 17 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[19]_LC_2232)
set_location u_core.u_gpio_core.lb_0098_reg_2_THRU_LUT4_0 15 17 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[2]_LC_2233)
set_location u_core.u_gpio_core.lb_0098_reg[2] 15 17 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[2]_LC_2233)
set_location u_core.u_gpio_core.lb_0098_reg_20_THRU_LUT4_0 10 20 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[20]_LC_2234)
set_location u_core.u_gpio_core.lb_0098_reg[20] 10 20 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[20]_LC_2234)
set_location u_core.u_gpio_core.lb_0098_reg_21_THRU_LUT4_0 15 17 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[21]_LC_2235)
set_location u_core.u_gpio_core.lb_0098_reg[21] 15 17 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[21]_LC_2235)
set_location u_core.u_gpio_core.lb_0098_reg_22_THRU_LUT4_0 15 17 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[22]_LC_2236)
set_location u_core.u_gpio_core.lb_0098_reg[22] 15 17 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[22]_LC_2236)
set_location u_core.u_gpio_core.lb_0098_reg_23_THRU_LUT4_0 15 17 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[23]_LC_2237)
set_location u_core.u_gpio_core.lb_0098_reg[23] 15 17 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[23]_LC_2237)
set_location u_core.u_gpio_core.lb_0098_reg_24_THRU_LUT4_0 15 17 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[24]_LC_2238)
set_location u_core.u_gpio_core.lb_0098_reg[24] 15 17 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[24]_LC_2238)
set_location u_core.u_gpio_core.lb_0098_reg_25_THRU_LUT4_0 10 20 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[25]_LC_2239)
set_location u_core.u_gpio_core.lb_0098_reg[25] 10 20 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[25]_LC_2239)
set_location u_core.u_gpio_core.lb_0098_reg_26_THRU_LUT4_0 10 20 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[26]_LC_2240)
set_location u_core.u_gpio_core.lb_0098_reg[26] 10 20 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[26]_LC_2240)
set_location u_core.u_gpio_core.lb_0098_reg_27_THRU_LUT4_0 15 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[27]_LC_2241)
set_location u_core.u_gpio_core.lb_0098_reg[27] 15 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[27]_LC_2241)
set_location u_core.u_gpio_core.lb_0098_reg_28_THRU_LUT4_0 10 20 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[28]_LC_2242)
set_location u_core.u_gpio_core.lb_0098_reg[28] 10 20 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[28]_LC_2242)
set_location u_core.u_gpio_core.lb_0098_reg_29_THRU_LUT4_0 10 20 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[29]_LC_2243)
set_location u_core.u_gpio_core.lb_0098_reg[29] 10 20 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[29]_LC_2243)
set_location u_core.u_gpio_core.lb_0098_reg_3_THRU_LUT4_0 10 20 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[3]_LC_2244)
set_location u_core.u_gpio_core.lb_0098_reg[3] 10 20 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[3]_LC_2244)
set_location u_core.u_gpio_core.lb_0098_reg_30_THRU_LUT4_0 10 20 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[30]_LC_2245)
set_location u_core.u_gpio_core.lb_0098_reg[30] 10 20 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[30]_LC_2245)
set_location u_core.u_gpio_core.lb_0098_reg_31_THRU_LUT4_0 10 20 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[31]_LC_2246)
set_location u_core.u_gpio_core.lb_0098_reg[31] 10 20 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[31]_LC_2246)
set_location u_core.u_gpio_core.lb_0098_reg_4_THRU_LUT4_0 3 16 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[4]_LC_2247)
set_location u_core.u_gpio_core.lb_0098_reg[4] 3 16 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[4]_LC_2247)
set_location u_core.u_gpio_core.lb_0098_reg_5_THRU_LUT4_0 3 16 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[5]_LC_2248)
set_location u_core.u_gpio_core.lb_0098_reg[5] 3 16 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[5]_LC_2248)
set_location u_core.u_gpio_core.lb_0098_reg_6_THRU_LUT4_0 3 16 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[6]_LC_2249)
set_location u_core.u_gpio_core.lb_0098_reg[6] 3 16 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[6]_LC_2249)
set_location u_core.u_gpio_core.lb_0098_reg_7_THRU_LUT4_0 3 16 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[7]_LC_2250)
set_location u_core.u_gpio_core.lb_0098_reg[7] 3 16 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[7]_LC_2250)
set_location u_core.u_gpio_core.lb_0098_reg_8_THRU_LUT4_0 3 16 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[8]_LC_2251)
set_location u_core.u_gpio_core.lb_0098_reg[8] 3 16 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[8]_LC_2251)
set_location u_core.u_gpio_core.lb_0098_reg_9_THRU_LUT4_0 3 16 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_0098_reg[9]_LC_2252)
set_location u_core.u_gpio_core.lb_0098_reg[9] 3 16 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_0098_reg[9]_LC_2252)
set_location u_core.u_gpio_core.lb_009c_reg_0_THRU_LUT4_0 10 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[0]_LC_2253)
set_location u_core.u_gpio_core.lb_009c_reg[0] 10 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[0]_LC_2253)
set_location u_core.u_gpio_core.lb_009c_reg_1_THRU_LUT4_0 10 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[1]_LC_2254)
set_location u_core.u_gpio_core.lb_009c_reg[1] 10 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[1]_LC_2254)
set_location u_core.u_gpio_core.lb_009c_reg_10_THRU_LUT4_0 10 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[10]_LC_2255)
set_location u_core.u_gpio_core.lb_009c_reg[10] 10 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[10]_LC_2255)
set_location u_core.u_gpio_core.lb_009c_reg_11_THRU_LUT4_0 10 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[11]_LC_2256)
set_location u_core.u_gpio_core.lb_009c_reg[11] 10 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[11]_LC_2256)
set_location u_core.u_gpio_core.lb_009c_reg_12_THRU_LUT4_0 10 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[12]_LC_2257)
set_location u_core.u_gpio_core.lb_009c_reg[12] 10 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[12]_LC_2257)
set_location u_core.u_gpio_core.lb_009c_reg_13_THRU_LUT4_0 10 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[13]_LC_2258)
set_location u_core.u_gpio_core.lb_009c_reg[13] 10 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[13]_LC_2258)
set_location u_core.u_gpio_core.lb_009c_reg_14_THRU_LUT4_0 10 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[14]_LC_2259)
set_location u_core.u_gpio_core.lb_009c_reg[14] 10 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[14]_LC_2259)
set_location u_core.u_gpio_core.lb_009c_reg_15_THRU_LUT4_0 10 18 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[15]_LC_2260)
set_location u_core.u_gpio_core.lb_009c_reg[15] 10 18 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[15]_LC_2260)
set_location u_core.u_gpio_core.lb_009c_reg_16_THRU_LUT4_0 11 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[16]_LC_2261)
set_location u_core.u_gpio_core.lb_009c_reg[16] 11 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[16]_LC_2261)
set_location u_core.u_gpio_core.lb_009c_reg_17_THRU_LUT4_0 11 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[17]_LC_2262)
set_location u_core.u_gpio_core.lb_009c_reg[17] 11 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[17]_LC_2262)
set_location u_core.u_gpio_core.lb_009c_reg_18_THRU_LUT4_0 11 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[18]_LC_2263)
set_location u_core.u_gpio_core.lb_009c_reg[18] 11 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[18]_LC_2263)
set_location u_core.u_gpio_core.lb_009c_reg_19_THRU_LUT4_0 11 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[19]_LC_2264)
set_location u_core.u_gpio_core.lb_009c_reg[19] 11 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[19]_LC_2264)
set_location u_core.u_gpio_core.lb_009c_reg_2_THRU_LUT4_0 11 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[2]_LC_2265)
set_location u_core.u_gpio_core.lb_009c_reg[2] 11 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[2]_LC_2265)
set_location u_core.u_gpio_core.lb_009c_reg_20_THRU_LUT4_0 11 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[20]_LC_2266)
set_location u_core.u_gpio_core.lb_009c_reg[20] 11 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[20]_LC_2266)
set_location u_core.u_gpio_core.lb_009c_reg_21_THRU_LUT4_0 11 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[21]_LC_2267)
set_location u_core.u_gpio_core.lb_009c_reg[21] 11 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[21]_LC_2267)
set_location u_core.u_gpio_core.lb_009c_reg_22_THRU_LUT4_0 11 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[22]_LC_2268)
set_location u_core.u_gpio_core.lb_009c_reg[22] 11 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[22]_LC_2268)
set_location u_core.u_gpio_core.lb_009c_reg_23_THRU_LUT4_0 15 19 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[23]_LC_2269)
set_location u_core.u_gpio_core.lb_009c_reg[23] 15 19 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[23]_LC_2269)
set_location u_core.u_gpio_core.lb_009c_reg_24_THRU_LUT4_0 15 19 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[24]_LC_2270)
set_location u_core.u_gpio_core.lb_009c_reg[24] 15 19 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[24]_LC_2270)
set_location u_core.u_gpio_core.lb_009c_reg_25_THRU_LUT4_0 15 19 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[25]_LC_2271)
set_location u_core.u_gpio_core.lb_009c_reg[25] 15 19 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[25]_LC_2271)
set_location u_core.u_gpio_core.lb_009c_reg_26_THRU_LUT4_0 15 19 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[26]_LC_2272)
set_location u_core.u_gpio_core.lb_009c_reg[26] 15 19 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[26]_LC_2272)
set_location u_core.u_gpio_core.lb_009c_reg_27_THRU_LUT4_0 15 19 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[27]_LC_2273)
set_location u_core.u_gpio_core.lb_009c_reg[27] 15 19 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[27]_LC_2273)
set_location u_core.u_gpio_core.lb_009c_reg_28_THRU_LUT4_0 15 19 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[28]_LC_2274)
set_location u_core.u_gpio_core.lb_009c_reg[28] 15 19 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[28]_LC_2274)
set_location u_core.u_gpio_core.lb_009c_reg_29_THRU_LUT4_0 9 17 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[29]_LC_2275)
set_location u_core.u_gpio_core.lb_009c_reg[29] 9 17 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[29]_LC_2275)
set_location u_core.u_gpio_core.lb_009c_reg_3_THRU_LUT4_0 15 19 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[3]_LC_2276)
set_location u_core.u_gpio_core.lb_009c_reg[3] 15 19 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[3]_LC_2276)
set_location u_core.u_gpio_core.lb_009c_reg_30_THRU_LUT4_0 15 19 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[30]_LC_2277)
set_location u_core.u_gpio_core.lb_009c_reg[30] 15 19 7 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[30]_LC_2277)
set_location u_core.u_gpio_core.lb_009c_reg_31_THRU_LUT4_0 5 18 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[31]_LC_2278)
set_location u_core.u_gpio_core.lb_009c_reg[31] 5 18 0 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[31]_LC_2278)
set_location u_core.u_gpio_core.lb_009c_reg_4_THRU_LUT4_0 5 18 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[4]_LC_2279)
set_location u_core.u_gpio_core.lb_009c_reg[4] 5 18 1 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[4]_LC_2279)
set_location u_core.u_gpio_core.lb_009c_reg_5_THRU_LUT4_0 5 18 2 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[5]_LC_2280)
set_location u_core.u_gpio_core.lb_009c_reg[5] 5 18 2 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[5]_LC_2280)
set_location u_core.u_gpio_core.lb_009c_reg_6_THRU_LUT4_0 5 18 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[6]_LC_2281)
set_location u_core.u_gpio_core.lb_009c_reg[6] 5 18 3 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[6]_LC_2281)
set_location u_core.u_gpio_core.lb_009c_reg_7_THRU_LUT4_0 5 18 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[7]_LC_2282)
set_location u_core.u_gpio_core.lb_009c_reg[7] 5 18 4 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[7]_LC_2282)
set_location u_core.u_gpio_core.lb_009c_reg_8_THRU_LUT4_0 5 18 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[8]_LC_2283)
set_location u_core.u_gpio_core.lb_009c_reg[8] 5 18 5 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[8]_LC_2283)
set_location u_core.u_gpio_core.lb_009c_reg_9_THRU_LUT4_0 5 18 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_009c_reg[9]_LC_2284)
set_location u_core.u_gpio_core.lb_009c_reg[9] 5 18 6 # SB_DFFE (LogicCell: u_core.u_gpio_core.lb_009c_reg[9]_LC_2284)
set_location u_core.u_gpio_core.lb_addr_p1_0_THRU_LUT4_0 9 13 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[0]_LC_2285)
set_location u_core.u_gpio_core.lb_addr_p1[0] 9 13 1 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[0]_LC_2285)
set_location u_core.u_gpio_core.lb_addr_p1_1_THRU_LUT4_0 9 13 0 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[1]_LC_2286)
set_location u_core.u_gpio_core.lb_addr_p1[1] 9 13 0 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[1]_LC_2286)
set_location u_core.u_gpio_core.lb_addr_p1_2_THRU_LUT4_0 9 13 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[2]_LC_2287)
set_location u_core.u_gpio_core.lb_addr_p1[2] 9 13 7 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[2]_LC_2287)
set_location u_core.u_gpio_core.lb_addr_p1_3_THRU_LUT4_0 8 12 3 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[3]_LC_2288)
set_location u_core.u_gpio_core.lb_addr_p1[3] 8 12 3 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[3]_LC_2288)
set_location u_core.u_gpio_core.lb_addr_p1_4_THRU_LUT4_0 9 12 4 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[4]_LC_2289)
set_location u_core.u_gpio_core.lb_addr_p1[4] 9 12 4 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[4]_LC_2289)
set_location u_core.u_gpio_core.lb_addr_p1_5_THRU_LUT4_0 9 12 5 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[5]_LC_2290)
set_location u_core.u_gpio_core.lb_addr_p1[5] 9 12 5 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[5]_LC_2290)
set_location u_core.u_gpio_core.lb_addr_p1_6_THRU_LUT4_0 9 12 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[6]_LC_2291)
set_location u_core.u_gpio_core.lb_addr_p1[6] 9 12 6 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[6]_LC_2291)
set_location u_core.u_gpio_core.lb_addr_p1_7_THRU_LUT4_0 9 12 7 # SB_LUT4 (LogicCell: u_core.u_gpio_core.lb_addr_p1[7]_LC_2292)
set_location u_core.u_gpio_core.lb_addr_p1[7] 9 12 7 # SB_DFF (LogicCell: u_core.u_gpio_core.lb_addr_p1[7]_LC_2292)
set_location u_core.u_sump2.a_addr_p1_0_THRU_LUT4_0 8 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[0]_LC_2293)
set_location u_core.u_sump2.a_addr_p1[0] 8 9 0 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[0]_LC_2293)
set_location u_core.u_sump2.un1_a_addr_cry_1_c 8 9 0 # SB_CARRY (LogicCell: u_core.u_sump2.a_addr_p1[0]_LC_2293)
set_location u_core.u_sump2.a_addr_p1_1_THRU_LUT4_0 11 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[1]_LC_2294)
set_location u_core.u_sump2.a_addr_p1[1] 11 9 0 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[1]_LC_2294)
set_location u_core.u_sump2.a_addr_p1_2_THRU_LUT4_0 11 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[2]_LC_2295)
set_location u_core.u_sump2.a_addr_p1[2] 11 9 2 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[2]_LC_2295)
set_location u_core.u_sump2.a_addr_p1_3_THRU_LUT4_0 10 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[3]_LC_2296)
set_location u_core.u_sump2.a_addr_p1[3] 10 9 1 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[3]_LC_2296)
set_location u_core.u_sump2.a_addr_p1_4_THRU_LUT4_0 10 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[4]_LC_2297)
set_location u_core.u_sump2.a_addr_p1[4] 10 9 6 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[4]_LC_2297)
set_location u_core.u_sump2.a_addr_p1_5_THRU_LUT4_0 7 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[5]_LC_2298)
set_location u_core.u_sump2.a_addr_p1[5] 7 8 3 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[5]_LC_2298)
set_location u_core.u_sump2.a_addr_p1_6_THRU_LUT4_0 7 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[6]_LC_2299)
set_location u_core.u_sump2.a_addr_p1[6] 7 8 7 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[6]_LC_2299)
set_location u_core.u_sump2.a_addr_p1_7_THRU_LUT4_0 8 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[7]_LC_2300)
set_location u_core.u_sump2.a_addr_p1[7] 8 2 4 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[7]_LC_2300)
set_location u_core.u_sump2.a_addr_p1_8_THRU_LUT4_0 6 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[8]_LC_2301)
set_location u_core.u_sump2.a_addr_p1[8] 6 7 1 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[8]_LC_2301)
set_location u_core.u_sump2.a_addr_p1_9_THRU_LUT4_0 6 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p1[9]_LC_2302)
set_location u_core.u_sump2.a_addr_p1[9] 6 6 7 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p1[9]_LC_2302)
set_location u_core.u_sump2.a_addr_p2_0_THRU_LUT4_0 15 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[0]_LC_2303)
set_location u_core.u_sump2.a_addr_p2[0] 15 10 4 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[0]_LC_2303)
set_location u_core.u_sump2.a_addr_p2_1_THRU_LUT4_0 11 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[1]_LC_2304)
set_location u_core.u_sump2.a_addr_p2[1] 11 9 1 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[1]_LC_2304)
set_location u_core.u_sump2.a_addr_p2_2_THRU_LUT4_0 11 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[2]_LC_2305)
set_location u_core.u_sump2.a_addr_p2[2] 11 9 3 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[2]_LC_2305)
set_location u_core.u_sump2.a_addr_p2_3_THRU_LUT4_0 11 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[3]_LC_2306)
set_location u_core.u_sump2.a_addr_p2[3] 11 9 5 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[3]_LC_2306)
set_location u_core.u_sump2.a_addr_p2_4_THRU_LUT4_0 12 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[4]_LC_2307)
set_location u_core.u_sump2.a_addr_p2[4] 12 9 7 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[4]_LC_2307)
set_location u_core.u_sump2.a_addr_p2_5_THRU_LUT4_0 8 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[5]_LC_2308)
set_location u_core.u_sump2.a_addr_p2[5] 8 2 1 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[5]_LC_2308)
set_location u_core.u_sump2.a_addr_p2_6_THRU_LUT4_0 8 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[6]_LC_2309)
set_location u_core.u_sump2.a_addr_p2[6] 8 2 3 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[6]_LC_2309)
set_location u_core.u_sump2.a_addr_p2_7_THRU_LUT4_0 8 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[7]_LC_2310)
set_location u_core.u_sump2.a_addr_p2[7] 8 2 5 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[7]_LC_2310)
set_location u_core.u_sump2.a_addr_p2_8_THRU_LUT4_0 6 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[8]_LC_2311)
set_location u_core.u_sump2.a_addr_p2[8] 6 4 7 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[8]_LC_2311)
set_location u_core.u_sump2.a_addr_p2_9_THRU_LUT4_0 13 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_addr_p2[9]_LC_2312)
set_location u_core.u_sump2.a_addr_p2[9] 13 5 1 # SB_DFF (LogicCell: u_core.u_sump2.a_addr_p2[9]_LC_2312)
set_location u_core.u_sump2.a_di_0_THRU_LUT4_0 13 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[0]_LC_2313)
set_location u_core.u_sump2.a_di[0] 13 4 3 # SB_DFF (LogicCell: u_core.u_sump2.a_di[0]_LC_2313)
set_location u_core.u_sump2.a_di_1_THRU_LUT4_0 7 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[1]_LC_2314)
set_location u_core.u_sump2.a_di[1] 7 4 0 # SB_DFF (LogicCell: u_core.u_sump2.a_di[1]_LC_2314)
set_location u_core.u_sump2.a_di_10_THRU_LUT4_0 13 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[10]_LC_2315)
set_location u_core.u_sump2.a_di[10] 13 4 5 # SB_DFF (LogicCell: u_core.u_sump2.a_di[10]_LC_2315)
set_location u_core.u_sump2.a_di_11_THRU_LUT4_0 14 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[11]_LC_2316)
set_location u_core.u_sump2.a_di[11] 14 7 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[11]_LC_2316)
set_location u_core.u_sump2.a_di_12_THRU_LUT4_0 5 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[12]_LC_2317)
set_location u_core.u_sump2.a_di[12] 5 1 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[12]_LC_2317)
set_location u_core.u_sump2.a_di_13_THRU_LUT4_0 8 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[13]_LC_2318)
set_location u_core.u_sump2.a_di[13] 8 2 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[13]_LC_2318)
set_location u_core.u_sump2.a_di_14_THRU_LUT4_0 11 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[14]_LC_2319)
set_location u_core.u_sump2.a_di[14] 11 2 3 # SB_DFF (LogicCell: u_core.u_sump2.a_di[14]_LC_2319)
set_location u_core.u_sump2.a_di_15_THRU_LUT4_0 15 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[15]_LC_2320)
set_location u_core.u_sump2.a_di[15] 15 5 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[15]_LC_2320)
set_location u_core.u_sump2.a_di_16_THRU_LUT4_0 7 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[16]_LC_2321)
set_location u_core.u_sump2.a_di[16] 7 5 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[16]_LC_2321)
set_location u_core.u_sump2.a_di_17_THRU_LUT4_0 9 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[17]_LC_2322)
set_location u_core.u_sump2.a_di[17] 9 1 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[17]_LC_2322)
set_location u_core.u_sump2.a_di_18_THRU_LUT4_0 5 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[18]_LC_2323)
set_location u_core.u_sump2.a_di[18] 5 7 1 # SB_DFF (LogicCell: u_core.u_sump2.a_di[18]_LC_2323)
set_location u_core.u_sump2.a_di_19_THRU_LUT4_0 7 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[19]_LC_2324)
set_location u_core.u_sump2.a_di[19] 7 4 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[19]_LC_2324)
set_location u_core.u_sump2.a_di_2_THRU_LUT4_0 7 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[2]_LC_2325)
set_location u_core.u_sump2.a_di[2] 7 5 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[2]_LC_2325)
set_location u_core.u_sump2.a_di_20_THRU_LUT4_0 5 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[20]_LC_2326)
set_location u_core.u_sump2.a_di[20] 5 1 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[20]_LC_2326)
set_location u_core.u_sump2.a_di_21_THRU_LUT4_0 5 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[21]_LC_2327)
set_location u_core.u_sump2.a_di[21] 5 5 5 # SB_DFF (LogicCell: u_core.u_sump2.a_di[21]_LC_2327)
set_location u_core.u_sump2.a_di_22_THRU_LUT4_0 5 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[22]_LC_2328)
set_location u_core.u_sump2.a_di[22] 5 3 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[22]_LC_2328)
set_location u_core.u_sump2.a_di_23_THRU_LUT4_0 5 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[23]_LC_2329)
set_location u_core.u_sump2.a_di[23] 5 5 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[23]_LC_2329)
set_location u_core.u_sump2.a_di_24_THRU_LUT4_0 5 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[24]_LC_2330)
set_location u_core.u_sump2.a_di[24] 5 4 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[24]_LC_2330)
set_location u_core.u_sump2.a_di_25_THRU_LUT4_0 2 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[25]_LC_2331)
set_location u_core.u_sump2.a_di[25] 2 7 1 # SB_DFF (LogicCell: u_core.u_sump2.a_di[25]_LC_2331)
set_location u_core.u_sump2.a_di_26_THRU_LUT4_0 5 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[26]_LC_2332)
set_location u_core.u_sump2.a_di[26] 5 4 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[26]_LC_2332)
set_location u_core.u_sump2.a_di_27_THRU_LUT4_0 6 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[27]_LC_2333)
set_location u_core.u_sump2.a_di[27] 6 4 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[27]_LC_2333)
set_location u_core.u_sump2.a_di_28_THRU_LUT4_0 10 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[28]_LC_2334)
set_location u_core.u_sump2.a_di[28] 10 5 0 # SB_DFF (LogicCell: u_core.u_sump2.a_di[28]_LC_2334)
set_location u_core.u_sump2.a_di_29_THRU_LUT4_0 8 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[29]_LC_2335)
set_location u_core.u_sump2.a_di[29] 8 7 1 # SB_DFF (LogicCell: u_core.u_sump2.a_di[29]_LC_2335)
set_location u_core.u_sump2.a_di_3_THRU_LUT4_0 10 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[3]_LC_2336)
set_location u_core.u_sump2.a_di[3] 10 5 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[3]_LC_2336)
set_location u_core.u_sump2.a_di_30_THRU_LUT4_0 15 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[30]_LC_2337)
set_location u_core.u_sump2.a_di[30] 15 5 3 # SB_DFF (LogicCell: u_core.u_sump2.a_di[30]_LC_2337)
set_location u_core.u_sump2.a_di_31_THRU_LUT4_0 13 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[31]_LC_2338)
set_location u_core.u_sump2.a_di[31] 13 5 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[31]_LC_2338)
set_location u_core.u_sump2.a_di_32_THRU_LUT4_0 18 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[32]_LC_2339)
set_location u_core.u_sump2.a_di[32] 18 9 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[32]_LC_2339)
set_location u_core.u_sump2.a_di_33_THRU_LUT4_0 17 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[33]_LC_2340)
set_location u_core.u_sump2.a_di[33] 17 9 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[33]_LC_2340)
set_location u_core.u_sump2.a_di_34_THRU_LUT4_0 10 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[34]_LC_2341)
set_location u_core.u_sump2.a_di[34] 10 5 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[34]_LC_2341)
set_location u_core.u_sump2.a_di_35_THRU_LUT4_0 3 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[35]_LC_2342)
set_location u_core.u_sump2.a_di[35] 3 10 0 # SB_DFF (LogicCell: u_core.u_sump2.a_di[35]_LC_2342)
set_location u_core.u_sump2.a_di_36_THRU_LUT4_0 3 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[36]_LC_2343)
set_location u_core.u_sump2.a_di[36] 3 10 1 # SB_DFF (LogicCell: u_core.u_sump2.a_di[36]_LC_2343)
set_location u_core.u_sump2.a_di_37_THRU_LUT4_0 3 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[37]_LC_2344)
set_location u_core.u_sump2.a_di[37] 3 10 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[37]_LC_2344)
set_location u_core.u_sump2.a_di_38_THRU_LUT4_0 3 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[38]_LC_2345)
set_location u_core.u_sump2.a_di[38] 3 10 3 # SB_DFF (LogicCell: u_core.u_sump2.a_di[38]_LC_2345)
set_location u_core.u_sump2.a_di_39_THRU_LUT4_0 3 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[39]_LC_2346)
set_location u_core.u_sump2.a_di[39] 3 10 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[39]_LC_2346)
set_location u_core.u_sump2.a_di_4_THRU_LUT4_0 3 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[4]_LC_2347)
set_location u_core.u_sump2.a_di[4] 3 9 5 # SB_DFF (LogicCell: u_core.u_sump2.a_di[4]_LC_2347)
set_location u_core.u_sump2.a_di_40_THRU_LUT4_0 3 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[40]_LC_2348)
set_location u_core.u_sump2.a_di[40] 3 10 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[40]_LC_2348)
set_location u_core.u_sump2.a_di_41_THRU_LUT4_0 3 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[41]_LC_2349)
set_location u_core.u_sump2.a_di[41] 3 10 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[41]_LC_2349)
set_location u_core.u_sump2.a_di_42_THRU_LUT4_0 3 11 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[42]_LC_2350)
set_location u_core.u_sump2.a_di[42] 3 11 0 # SB_DFF (LogicCell: u_core.u_sump2.a_di[42]_LC_2350)
set_location u_core.u_sump2.a_di_43_THRU_LUT4_0 3 9 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[43]_LC_2351)
set_location u_core.u_sump2.a_di[43] 3 9 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[43]_LC_2351)
set_location u_core.u_sump2.a_di_44_THRU_LUT4_0 3 11 2 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[44]_LC_2352)
set_location u_core.u_sump2.a_di[44] 3 11 2 # SB_DFF (LogicCell: u_core.u_sump2.a_di[44]_LC_2352)
set_location u_core.u_sump2.a_di_45_THRU_LUT4_0 3 11 3 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[45]_LC_2353)
set_location u_core.u_sump2.a_di[45] 3 11 3 # SB_DFF (LogicCell: u_core.u_sump2.a_di[45]_LC_2353)
set_location u_core.u_sump2.a_di_46_THRU_LUT4_0 3 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[46]_LC_2354)
set_location u_core.u_sump2.a_di[46] 3 11 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[46]_LC_2354)
set_location u_core.u_sump2.a_di_47_THRU_LUT4_0 3 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[47]_LC_2355)
set_location u_core.u_sump2.a_di[47] 3 11 5 # SB_DFF (LogicCell: u_core.u_sump2.a_di[47]_LC_2355)
set_location u_core.u_sump2.a_di_5_THRU_LUT4_0 3 11 6 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[5]_LC_2356)
set_location u_core.u_sump2.a_di[5] 3 11 6 # SB_DFF (LogicCell: u_core.u_sump2.a_di[5]_LC_2356)
set_location u_core.u_sump2.a_di_6_THRU_LUT4_0 3 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[6]_LC_2357)
set_location u_core.u_sump2.a_di[6] 3 11 7 # SB_DFF (LogicCell: u_core.u_sump2.a_di[6]_LC_2357)
set_location u_core.u_sump2.a_di_7_THRU_LUT4_0 5 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[7]_LC_2358)
set_location u_core.u_sump2.a_di[7] 5 10 0 # SB_DFF (LogicCell: u_core.u_sump2.a_di[7]_LC_2358)
set_location u_core.u_sump2.a_di_8_THRU_LUT4_0 5 10 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[8]_LC_2359)
set_location u_core.u_sump2.a_di[8] 5 10 1 # SB_DFF (LogicCell: u_core.u_sump2.a_di[8]_LC_2359)
set_location u_core.u_sump2.a_di_9_THRU_LUT4_0 7 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di[9]_LC_2360)
set_location u_core.u_sump2.a_di[9] 7 6 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di[9]_LC_2360)
set_location u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1_0_u_core.u_sump2.a_di_p2_CR63_adreg_0_REP_LUT4_0 1 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_di_p2_CR63_adreg[0]_LC_2361)
set_location u_core.u_sump2.a_di_p2_CR63_adreg[0] 1 2 4 # SB_DFF (LogicCell: u_core.u_sump2.a_di_p2_CR63_adreg[0]_LC_2361)
set_location u_core.u_sump2.a_we_p1_THRU_LUT4_0 6 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_p1_LC_2362)
set_location u_core.u_sump2.a_we_p1 6 5 1 # SB_DFF (LogicCell: u_core.u_sump2.a_we_p1_LC_2362)
set_location u_core.u_sump2.a_we_p2_THRU_LUT4_0 6 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.a_we_p2_LC_2363)
set_location u_core.u_sump2.a_we_p2 6 5 4 # SB_DFF (LogicCell: u_core.u_sump2.a_we_p2_LC_2363)
set_location u_core.u_sump2.acquired_jk_p1_THRU_LUT4_0 10 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.acquired_jk_p1_LC_2364)
set_location u_core.u_sump2.acquired_jk_p1 10 8 4 # SB_DFF (LogicCell: u_core.u_sump2.acquired_jk_p1_LC_2364)
set_location u_core.u_sump2.armed_jk_p1_THRU_LUT4_0 11 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.armed_jk_p1_LC_2365)
set_location u_core.u_sump2.armed_jk_p1 11 10 4 # SB_DFF (LogicCell: u_core.u_sump2.armed_jk_p1_LC_2365)
set_location u_core.u_sump2.b_do_0_THRU_LUT4_0 13 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[0]_LC_2366)
set_location u_core.u_sump2.b_do[0] 13 4 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do[0]_LC_2366)
set_location u_core.u_sump2.b_do_0_16_THRU_LUT4_0 9 12 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[16]_LC_2367)
set_location u_core.u_sump2.b_do_0[16] 9 12 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[16]_LC_2367)
set_location u_core.u_sump2.b_do_0_17_THRU_LUT4_0 9 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[17]_LC_2368)
set_location u_core.u_sump2.b_do_0[17] 9 9 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[17]_LC_2368)
set_location u_core.u_sump2.b_do_0_18_THRU_LUT4_0 5 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[18]_LC_2369)
set_location u_core.u_sump2.b_do_0[18] 5 10 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[18]_LC_2369)
set_location u_core.u_sump2.b_do_0_19_THRU_LUT4_0 5 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[19]_LC_2370)
set_location u_core.u_sump2.b_do_0[19] 5 11 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[19]_LC_2370)
set_location u_core.u_sump2.b_do_0_20_THRU_LUT4_0 12 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[20]_LC_2371)
set_location u_core.u_sump2.b_do_0[20] 12 1 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[20]_LC_2371)
set_location u_core.u_sump2.b_do_0_21_THRU_LUT4_0 12 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[21]_LC_2372)
set_location u_core.u_sump2.b_do_0[21] 12 1 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[21]_LC_2372)
set_location u_core.u_sump2.b_do_0_22_THRU_LUT4_0 9 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[22]_LC_2373)
set_location u_core.u_sump2.b_do_0[22] 9 1 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[22]_LC_2373)
set_location u_core.u_sump2.b_do_0_23_THRU_LUT4_0 12 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[23]_LC_2374)
set_location u_core.u_sump2.b_do_0[23] 12 1 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[23]_LC_2374)
set_location u_core.u_sump2.b_do_0_24_THRU_LUT4_0 13 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[24]_LC_2375)
set_location u_core.u_sump2.b_do_0[24] 13 4 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[24]_LC_2375)
set_location u_core.u_sump2.b_do_0_25_THRU_LUT4_0 13 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[25]_LC_2376)
set_location u_core.u_sump2.b_do_0[25] 13 4 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[25]_LC_2376)
set_location u_core.u_sump2.b_do_0_26_THRU_LUT4_0 14 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[26]_LC_2377)
set_location u_core.u_sump2.b_do_0[26] 14 6 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[26]_LC_2377)
set_location u_core.u_sump2.b_do_0_27_THRU_LUT4_0 12 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[27]_LC_2378)
set_location u_core.u_sump2.b_do_0[27] 12 6 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[27]_LC_2378)
set_location u_core.u_sump2.b_do_0_28_THRU_LUT4_0 15 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[28]_LC_2379)
set_location u_core.u_sump2.b_do_0[28] 15 5 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[28]_LC_2379)
set_location u_core.u_sump2.b_do_0_29_THRU_LUT4_0 16 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[29]_LC_2380)
set_location u_core.u_sump2.b_do_0[29] 16 6 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[29]_LC_2380)
set_location u_core.u_sump2.b_do_0_30_THRU_LUT4_0 19 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[30]_LC_2381)
set_location u_core.u_sump2.b_do_0[30] 19 6 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[30]_LC_2381)
set_location u_core.u_sump2.b_do_0_31_THRU_LUT4_0 15 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_0[31]_LC_2382)
set_location u_core.u_sump2.b_do_0[31] 15 5 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_0[31]_LC_2382)
set_location u_core.u_sump2.b_do_1_THRU_LUT4_0 15 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[1]_LC_2383)
set_location u_core.u_sump2.b_do[1] 15 5 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do[1]_LC_2383)
set_location u_core.u_sump2.b_do_10_THRU_LUT4_0 16 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[10]_LC_2384)
set_location u_core.u_sump2.b_do[10] 16 7 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do[10]_LC_2384)
set_location u_core.u_sump2.b_do_11_THRU_LUT4_0 18 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[11]_LC_2385)
set_location u_core.u_sump2.b_do[11] 18 9 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do[11]_LC_2385)
set_location u_core.u_sump2.b_do_12_THRU_LUT4_0 16 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[12]_LC_2386)
set_location u_core.u_sump2.b_do[12] 16 7 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do[12]_LC_2386)
set_location u_core.u_sump2.b_do_13_THRU_LUT4_0 16 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[13]_LC_2387)
set_location u_core.u_sump2.b_do[13] 16 6 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[13]_LC_2387)
set_location u_core.u_sump2.b_do_14_THRU_LUT4_0 16 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[14]_LC_2388)
set_location u_core.u_sump2.b_do[14] 16 8 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[14]_LC_2388)
set_location u_core.u_sump2.b_do_15_THRU_LUT4_0 17 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[15]_LC_2389)
set_location u_core.u_sump2.b_do[15] 17 7 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do[15]_LC_2389)
set_location u_core.u_sump2.b_do_2_THRU_LUT4_0 17 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[2]_LC_2390)
set_location u_core.u_sump2.b_do[2] 17 9 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[2]_LC_2390)
set_location u_core.u_sump2.b_do_3_THRU_LUT4_0 14 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[3]_LC_2391)
set_location u_core.u_sump2.b_do[3] 14 5 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do[3]_LC_2391)
set_location u_core.u_sump2.b_do_32_THRU_LUT4_0 18 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[32]_LC_2392)
set_location u_core.u_sump2.b_do[32] 18 9 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do[32]_LC_2392)
set_location u_core.u_sump2.b_do_33_THRU_LUT4_0 17 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[33]_LC_2393)
set_location u_core.u_sump2.b_do[33] 17 10 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do[33]_LC_2393)
set_location u_core.u_sump2.b_do_34_THRU_LUT4_0 18 11 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[34]_LC_2394)
set_location u_core.u_sump2.b_do[34] 18 11 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do[34]_LC_2394)
set_location u_core.u_sump2.b_do_35_THRU_LUT4_0 20 12 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[35]_LC_2395)
set_location u_core.u_sump2.b_do[35] 20 12 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do[35]_LC_2395)
set_location u_core.u_sump2.b_do_36_THRU_LUT4_0 16 13 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[36]_LC_2396)
set_location u_core.u_sump2.b_do[36] 16 13 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[36]_LC_2396)
set_location u_core.u_sump2.b_do_37_THRU_LUT4_0 17 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[37]_LC_2397)
set_location u_core.u_sump2.b_do[37] 17 10 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[37]_LC_2397)
set_location u_core.u_sump2.b_do_38_THRU_LUT4_0 14 12 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[38]_LC_2398)
set_location u_core.u_sump2.b_do[38] 14 12 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do[38]_LC_2398)
set_location u_core.u_sump2.b_do_39_THRU_LUT4_0 18 10 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[39]_LC_2399)
set_location u_core.u_sump2.b_do[39] 18 10 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[39]_LC_2399)
set_location u_core.u_sump2.b_do_4_THRU_LUT4_0 13 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[4]_LC_2400)
set_location u_core.u_sump2.b_do[4] 13 11 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do[4]_LC_2400)
set_location u_core.u_sump2.b_do_40_THRU_LUT4_0 14 12 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[40]_LC_2401)
set_location u_core.u_sump2.b_do[40] 14 12 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[40]_LC_2401)
set_location u_core.u_sump2.b_do_41_THRU_LUT4_0 15 15 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[41]_LC_2402)
set_location u_core.u_sump2.b_do[41] 15 15 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[41]_LC_2402)
set_location u_core.u_sump2.b_do_42_THRU_LUT4_0 19 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[42]_LC_2403)
set_location u_core.u_sump2.b_do[42] 19 11 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do[42]_LC_2403)
set_location u_core.u_sump2.b_do_43_THRU_LUT4_0 13 11 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[43]_LC_2404)
set_location u_core.u_sump2.b_do[43] 13 11 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do[43]_LC_2404)
set_location u_core.u_sump2.b_do_44_THRU_LUT4_0 14 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[44]_LC_2405)
set_location u_core.u_sump2.b_do[44] 14 11 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[44]_LC_2405)
set_location u_core.u_sump2.b_do_45_THRU_LUT4_0 13 11 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[45]_LC_2406)
set_location u_core.u_sump2.b_do[45] 13 11 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do[45]_LC_2406)
set_location u_core.u_sump2.b_do_46_THRU_LUT4_0 14 12 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[46]_LC_2407)
set_location u_core.u_sump2.b_do[46] 14 12 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do[46]_LC_2407)
set_location u_core.u_sump2.b_do_47_THRU_LUT4_0 19 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[47]_LC_2408)
set_location u_core.u_sump2.b_do[47] 19 11 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do[47]_LC_2408)
set_location u_core.u_sump2.b_do_5_THRU_LUT4_0 14 11 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[5]_LC_2409)
set_location u_core.u_sump2.b_do[5] 14 11 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do[5]_LC_2409)
set_location u_core.u_sump2.b_do_6_THRU_LUT4_0 15 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[6]_LC_2410)
set_location u_core.u_sump2.b_do[6] 15 9 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do[6]_LC_2410)
set_location u_core.u_sump2.b_do_7_THRU_LUT4_0 14 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[7]_LC_2411)
set_location u_core.u_sump2.b_do[7] 14 8 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do[7]_LC_2411)
set_location u_core.u_sump2.b_do_8_THRU_LUT4_0 16 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[8]_LC_2412)
set_location u_core.u_sump2.b_do[8] 16 8 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do[8]_LC_2412)
set_location u_core.u_sump2.b_do_9_THRU_LUT4_0 15 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do[9]_LC_2413)
set_location u_core.u_sump2.b_do[9] 15 7 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do[9]_LC_2413)
set_location u_core.u_sump2.b_do_p1_0_THRU_LUT4_0 11 10 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[0]_LC_2414)
set_location u_core.u_sump2.b_do_p1[0] 11 10 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[0]_LC_2414)
set_location u_core.u_sump2.b_do_p1_1_THRU_LUT4_0 14 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[1]_LC_2415)
set_location u_core.u_sump2.b_do_p1[1] 14 6 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[1]_LC_2415)
set_location u_core.u_sump2.b_do_p1_10_THRU_LUT4_0 17 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[10]_LC_2416)
set_location u_core.u_sump2.b_do_p1[10] 17 8 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[10]_LC_2416)
set_location u_core.u_sump2.b_do_p1_11_THRU_LUT4_0 17 10 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[11]_LC_2417)
set_location u_core.u_sump2.b_do_p1[11] 17 10 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[11]_LC_2417)
set_location u_core.u_sump2.b_do_p1_12_THRU_LUT4_0 16 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[12]_LC_2418)
set_location u_core.u_sump2.b_do_p1[12] 16 7 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[12]_LC_2418)
set_location u_core.u_sump2.b_do_p1_13_THRU_LUT4_0 16 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[13]_LC_2419)
set_location u_core.u_sump2.b_do_p1[13] 16 6 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[13]_LC_2419)
set_location u_core.u_sump2.b_do_p1_14_THRU_LUT4_0 17 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[14]_LC_2420)
set_location u_core.u_sump2.b_do_p1[14] 17 7 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[14]_LC_2420)
set_location u_core.u_sump2.b_do_p1_15_THRU_LUT4_0 17 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[15]_LC_2421)
set_location u_core.u_sump2.b_do_p1[15] 17 7 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[15]_LC_2421)
set_location u_core.u_sump2.b_do_p1_2_THRU_LUT4_0 15 10 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[2]_LC_2422)
set_location u_core.u_sump2.b_do_p1[2] 15 10 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[2]_LC_2422)
set_location u_core.u_sump2.b_do_p1_3_THRU_LUT4_0 13 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[3]_LC_2423)
set_location u_core.u_sump2.b_do_p1[3] 13 5 0 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[3]_LC_2423)
set_location u_core.u_sump2.b_do_p1_32_THRU_LUT4_0 11 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[32]_LC_2424)
set_location u_core.u_sump2.b_do_p1[32] 11 10 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[32]_LC_2424)
set_location u_core.u_sump2.b_do_p1_33_THRU_LUT4_0 12 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[33]_LC_2425)
set_location u_core.u_sump2.b_do_p1[33] 12 6 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[33]_LC_2425)
set_location u_core.u_sump2.b_do_p1_34_THRU_LUT4_0 15 10 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[34]_LC_2426)
set_location u_core.u_sump2.b_do_p1[34] 15 10 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[34]_LC_2426)
set_location u_core.u_sump2.b_do_p1_35_THRU_LUT4_0 5 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[35]_LC_2427)
set_location u_core.u_sump2.b_do_p1[35] 5 10 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[35]_LC_2427)
set_location u_core.u_sump2.b_do_p1_36_THRU_LUT4_0 12 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[36]_LC_2428)
set_location u_core.u_sump2.b_do_p1[36] 12 1 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[36]_LC_2428)
set_location u_core.u_sump2.b_do_p1_37_THRU_LUT4_0 14 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[37]_LC_2429)
set_location u_core.u_sump2.b_do_p1[37] 14 5 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[37]_LC_2429)
set_location u_core.u_sump2.b_do_p1_38_THRU_LUT4_0 9 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[38]_LC_2430)
set_location u_core.u_sump2.b_do_p1[38] 9 2 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[38]_LC_2430)
set_location u_core.u_sump2.b_do_p1_39_THRU_LUT4_0 12 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[39]_LC_2431)
set_location u_core.u_sump2.b_do_p1[39] 12 1 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[39]_LC_2431)
set_location u_core.u_sump2.b_do_p1_4_THRU_LUT4_0 14 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[4]_LC_2432)
set_location u_core.u_sump2.b_do_p1[4] 14 8 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[4]_LC_2432)
set_location u_core.u_sump2.b_do_p1_40_THRU_LUT4_0 14 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[40]_LC_2433)
set_location u_core.u_sump2.b_do_p1[40] 14 6 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[40]_LC_2433)
set_location u_core.u_sump2.b_do_p1_41_THRU_LUT4_0 14 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[41]_LC_2434)
set_location u_core.u_sump2.b_do_p1[41] 14 6 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[41]_LC_2434)
set_location u_core.u_sump2.b_do_p1_42_THRU_LUT4_0 17 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[42]_LC_2435)
set_location u_core.u_sump2.b_do_p1[42] 17 8 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[42]_LC_2435)
set_location u_core.u_sump2.b_do_p1_43_THRU_LUT4_0 17 10 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[43]_LC_2436)
set_location u_core.u_sump2.b_do_p1[43] 17 10 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[43]_LC_2436)
set_location u_core.u_sump2.b_do_p1_44_THRU_LUT4_0 17 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[44]_LC_2437)
set_location u_core.u_sump2.b_do_p1[44] 17 7 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[44]_LC_2437)
set_location u_core.u_sump2.b_do_p1_45_THRU_LUT4_0 16 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[45]_LC_2438)
set_location u_core.u_sump2.b_do_p1[45] 16 6 2 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[45]_LC_2438)
set_location u_core.u_sump2.b_do_p1_46_THRU_LUT4_0 19 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[46]_LC_2439)
set_location u_core.u_sump2.b_do_p1[46] 19 8 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[46]_LC_2439)
set_location u_core.u_sump2.b_do_p1_47_THRU_LUT4_0 15 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[47]_LC_2440)
set_location u_core.u_sump2.b_do_p1[47] 15 5 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[47]_LC_2440)
set_location u_core.u_sump2.b_do_p1_48_THRU_LUT4_0 17 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[48]_LC_2441)
set_location u_core.u_sump2.b_do_p1[48] 17 9 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[48]_LC_2441)
set_location u_core.u_sump2.b_do_p1_49_THRU_LUT4_0 17 10 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[49]_LC_2442)
set_location u_core.u_sump2.b_do_p1[49] 17 10 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[49]_LC_2442)
set_location u_core.u_sump2.b_do_p1_5_THRU_LUT4_0 14 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[5]_LC_2443)
set_location u_core.u_sump2.b_do_p1[5] 14 11 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[5]_LC_2443)
set_location u_core.u_sump2.b_do_p1_50_THRU_LUT4_0 16 11 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[50]_LC_2444)
set_location u_core.u_sump2.b_do_p1[50] 16 11 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[50]_LC_2444)
set_location u_core.u_sump2.b_do_p1_51_THRU_LUT4_0 20 12 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[51]_LC_2445)
set_location u_core.u_sump2.b_do_p1[51] 20 12 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[51]_LC_2445)
set_location u_core.u_sump2.b_do_p1_52_THRU_LUT4_0 16 13 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[52]_LC_2446)
set_location u_core.u_sump2.b_do_p1[52] 16 13 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[52]_LC_2446)
set_location u_core.u_sump2.b_do_p1_53_THRU_LUT4_0 16 12 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[53]_LC_2447)
set_location u_core.u_sump2.b_do_p1[53] 16 12 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[53]_LC_2447)
set_location u_core.u_sump2.b_do_p1_54_THRU_LUT4_0 14 9 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[54]_LC_2448)
set_location u_core.u_sump2.b_do_p1[54] 14 9 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[54]_LC_2448)
set_location u_core.u_sump2.b_do_p1_55_THRU_LUT4_0 19 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[55]_LC_2449)
set_location u_core.u_sump2.b_do_p1[55] 19 11 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[55]_LC_2449)
set_location u_core.u_sump2.b_do_p1_56_THRU_LUT4_0 14 12 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[56]_LC_2450)
set_location u_core.u_sump2.b_do_p1[56] 14 12 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[56]_LC_2450)
set_location u_core.u_sump2.b_do_p1_57_THRU_LUT4_0 14 12 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[57]_LC_2451)
set_location u_core.u_sump2.b_do_p1[57] 14 12 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[57]_LC_2451)
set_location u_core.u_sump2.b_do_p1_58_THRU_LUT4_0 19 11 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[58]_LC_2452)
set_location u_core.u_sump2.b_do_p1[58] 19 11 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[58]_LC_2452)
set_location u_core.u_sump2.b_do_p1_59_THRU_LUT4_0 15 11 3 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[59]_LC_2453)
set_location u_core.u_sump2.b_do_p1[59] 15 11 3 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[59]_LC_2453)
set_location u_core.u_sump2.b_do_p1_6_THRU_LUT4_0 15 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[6]_LC_2454)
set_location u_core.u_sump2.b_do_p1[6] 15 9 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[6]_LC_2454)
set_location u_core.u_sump2.b_do_p1_60_THRU_LUT4_0 13 11 7 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[60]_LC_2455)
set_location u_core.u_sump2.b_do_p1[60] 13 11 7 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[60]_LC_2455)
set_location u_core.u_sump2.b_do_p1_61_THRU_LUT4_0 13 11 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[61]_LC_2456)
set_location u_core.u_sump2.b_do_p1[61] 13 11 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[61]_LC_2456)
set_location u_core.u_sump2.b_do_p1_62_THRU_LUT4_0 14 11 6 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[62]_LC_2457)
set_location u_core.u_sump2.b_do_p1[62] 14 11 6 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[62]_LC_2457)
set_location u_core.u_sump2.b_do_p1_63_THRU_LUT4_0 18 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[63]_LC_2458)
set_location u_core.u_sump2.b_do_p1[63] 18 9 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[63]_LC_2458)
set_location u_core.u_sump2.b_do_p1_7_THRU_LUT4_0 13 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[7]_LC_2459)
set_location u_core.u_sump2.b_do_p1[7] 13 8 4 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[7]_LC_2459)
set_location u_core.u_sump2.b_do_p1_8_THRU_LUT4_0 14 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[8]_LC_2460)
set_location u_core.u_sump2.b_do_p1[8] 14 6 1 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[8]_LC_2460)
set_location u_core.u_sump2.b_do_p1_9_THRU_LUT4_0 14 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.b_do_p1[9]_LC_2461)
set_location u_core.u_sump2.b_do_p1[9] 14 6 5 # SB_DFF (LogicCell: u_core.u_sump2.b_do_p1[9]_LC_2461)
set_location u_core.u_sump2.c_addr_p1_0_THRU_LUT4_0 13 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[0]_LC_2462)
set_location u_core.u_sump2.c_addr_p1[0] 13 7 4 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[0]_LC_2462)
set_location u_core.u_sump2.c_addr_p1_1_THRU_LUT4_0 15 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[1]_LC_2463)
set_location u_core.u_sump2.c_addr_p1[1] 15 5 0 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[1]_LC_2463)
set_location u_core.u_sump2.c_addr_p1_2_THRU_LUT4_0 10 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[2]_LC_2464)
set_location u_core.u_sump2.c_addr_p1[2] 10 9 4 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[2]_LC_2464)
set_location u_core.u_sump2.c_addr_p1_3_THRU_LUT4_0 7 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[3]_LC_2465)
set_location u_core.u_sump2.c_addr_p1[3] 7 8 4 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[3]_LC_2465)
set_location u_core.u_sump2.c_addr_p1_4_THRU_LUT4_0 3 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[4]_LC_2466)
set_location u_core.u_sump2.c_addr_p1[4] 3 7 3 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[4]_LC_2466)
set_location u_core.u_sump2.c_addr_p1_5_THRU_LUT4_0 2 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[5]_LC_2467)
set_location u_core.u_sump2.c_addr_p1[5] 2 7 4 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[5]_LC_2467)
set_location u_core.u_sump2.c_addr_p1_6_THRU_LUT4_0 9 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[6]_LC_2468)
set_location u_core.u_sump2.c_addr_p1[6] 9 6 3 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[6]_LC_2468)
set_location u_core.u_sump2.c_addr_p1_7_THRU_LUT4_0 10 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[7]_LC_2469)
set_location u_core.u_sump2.c_addr_p1[7] 10 7 7 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[7]_LC_2469)
set_location u_core.u_sump2.c_addr_p1_8_THRU_LUT4_0 12 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[8]_LC_2470)
set_location u_core.u_sump2.c_addr_p1[8] 12 7 2 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[8]_LC_2470)
set_location u_core.u_sump2.c_addr_p1_9_THRU_LUT4_0 2 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.c_addr_p1[9]_LC_2471)
set_location u_core.u_sump2.c_addr_p1[9] 2 5 3 # SB_DFF (LogicCell: u_core.u_sump2.c_addr_p1[9]_LC_2471)
set_location u_core.u_sump2.c_addr_p1_RNI36VS2_4_u_core.u_sump2.d_addr_4_REP_LUT4_0 10 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[4]_LC_2472)
set_location u_core.u_sump2.d_addr[4] 10 7 2 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[4]_LC_2472)
set_location u_core.u_sump2.c_addr_p1_RNI7B0T2_5_u_core.u_sump2.d_addr_5_REP_LUT4_0 10 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[5]_LC_2473)
set_location u_core.u_sump2.d_addr[5] 10 7 4 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[5]_LC_2473)
set_location u_core.u_sump2.c_addr_p1_RNIBG1T2_6_u_core.u_sump2.d_addr_6_REP_LUT4_0 10 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[6]_LC_2474)
set_location u_core.u_sump2.d_addr[6] 10 7 3 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[6]_LC_2474)
set_location u_core.u_sump2.c_addr_p1_RNIFL2T2_7_u_core.u_sump2.d_addr_7_REP_LUT4_0 12 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[7]_LC_2475)
set_location u_core.u_sump2.d_addr[7] 12 9 2 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[7]_LC_2475)
set_location u_core.u_sump2.c_addr_p1_RNIJQ3T2_8_u_core.u_sump2.d_addr_8_REP_LUT4_0 12 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[8]_LC_2476)
set_location u_core.u_sump2.d_addr[8] 12 7 1 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[8]_LC_2476)
set_location u_core.u_sump2.c_addr_p1_RNIKT7R2_0_u_core.u_sump2.d_addr_0_REP_LUT4_0 13 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[0]_LC_2477)
set_location u_core.u_sump2.d_addr[0] 13 7 3 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[0]_LC_2477)
set_location u_core.u_sump2.c_addr_p1_RNINMRS2_1_u_core.u_sump2.d_addr_1_REP_LUT4_0 12 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[1]_LC_2478)
set_location u_core.u_sump2.d_addr[1] 12 7 6 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[1]_LC_2478)
set_location u_core.u_sump2.c_addr_p1_RNINV4T2_9_u_core.u_sump2.d_addr_9_REP_LUT4_0 11 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[9]_LC_2479)
set_location u_core.u_sump2.d_addr[9] 11 9 4 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[9]_LC_2479)
set_location u_core.u_sump2.c_addr_p1_RNIRRSS2_2_u_core.u_sump2.d_addr_2_REP_LUT4_0 10 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[2]_LC_2480)
set_location u_core.u_sump2.d_addr[2] 10 9 2 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[2]_LC_2480)
set_location u_core.u_sump2.c_addr_p1_RNIV0US2_3_u_core.u_sump2.d_addr_3_REP_LUT4_0 10 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.d_addr[3]_LC_2481)
set_location u_core.u_sump2.d_addr[3] 10 9 5 # SB_DFF (LogicCell: u_core.u_sump2.d_addr[3]_LC_2481)
set_location u_core.u_sump2.complete_jk_p1_THRU_LUT4_0 16 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.complete_jk_p1_LC_2482)
set_location u_core.u_sump2.complete_jk_p1 16 7 6 # SB_DFF (LogicCell: u_core.u_sump2.complete_jk_p1_LC_2482)
set_location u_core.u_sump2.ctrl_04_reg_e_0_0_THRU_LUT4_0 7 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[0]_LC_2483)
set_location u_core.u_sump2.ctrl_04_reg_e_0[0] 7 2 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[0]_LC_2483)
set_location u_core.u_sump2.ctrl_04_reg_e_0_1_THRU_LUT4_0 7 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[1]_LC_2484)
set_location u_core.u_sump2.ctrl_04_reg_e_0[1] 7 2 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[1]_LC_2484)
set_location u_core.u_sump2.ctrl_04_reg_e_0_2_THRU_LUT4_0 7 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[2]_LC_2485)
set_location u_core.u_sump2.ctrl_04_reg_e_0[2] 7 2 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[2]_LC_2485)
set_location u_core.u_sump2.ctrl_04_reg_e_0_3_THRU_LUT4_0 7 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[3]_LC_2486)
set_location u_core.u_sump2.ctrl_04_reg_e_0[3] 7 2 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_04_reg_e_0[3]_LC_2486)
set_location u_core.u_sump2.ctrl_05_reg_0_THRU_LUT4_0 12 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[0]_LC_2487)
set_location u_core.u_sump2.ctrl_05_reg[0] 12 2 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[0]_LC_2487)
set_location u_core.u_sump2.ctrl_05_reg_1_THRU_LUT4_0 12 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[1]_LC_2488)
set_location u_core.u_sump2.ctrl_05_reg[1] 12 2 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[1]_LC_2488)
set_location u_core.u_sump2.ctrl_05_reg_10_THRU_LUT4_0 12 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[10]_LC_2489)
set_location u_core.u_sump2.ctrl_05_reg[10] 12 3 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[10]_LC_2489)
set_location u_core.u_sump2.ctrl_05_reg_11_THRU_LUT4_0 12 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[11]_LC_2490)
set_location u_core.u_sump2.ctrl_05_reg[11] 12 2 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[11]_LC_2490)
set_location u_core.u_sump2.ctrl_05_reg_12_THRU_LUT4_0 12 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[12]_LC_2491)
set_location u_core.u_sump2.ctrl_05_reg[12] 12 2 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[12]_LC_2491)
set_location u_core.u_sump2.ctrl_05_reg_13_THRU_LUT4_0 12 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[13]_LC_2492)
set_location u_core.u_sump2.ctrl_05_reg[13] 12 2 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[13]_LC_2492)
set_location u_core.u_sump2.ctrl_05_reg_14_THRU_LUT4_0 12 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[14]_LC_2493)
set_location u_core.u_sump2.ctrl_05_reg[14] 12 2 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[14]_LC_2493)
set_location u_core.u_sump2.ctrl_05_reg_15_THRU_LUT4_0 12 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[15]_LC_2494)
set_location u_core.u_sump2.ctrl_05_reg[15] 12 2 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[15]_LC_2494)
set_location u_core.u_sump2.ctrl_05_reg_16_THRU_LUT4_0 13 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[16]_LC_2495)
set_location u_core.u_sump2.ctrl_05_reg[16] 13 2 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[16]_LC_2495)
set_location u_core.u_sump2.ctrl_05_reg_17_THRU_LUT4_0 13 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[17]_LC_2496)
set_location u_core.u_sump2.ctrl_05_reg[17] 13 2 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[17]_LC_2496)
set_location u_core.u_sump2.ctrl_05_reg_18_THRU_LUT4_0 13 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[18]_LC_2497)
set_location u_core.u_sump2.ctrl_05_reg[18] 13 2 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[18]_LC_2497)
set_location u_core.u_sump2.ctrl_05_reg_19_THRU_LUT4_0 13 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[19]_LC_2498)
set_location u_core.u_sump2.ctrl_05_reg[19] 13 2 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[19]_LC_2498)
set_location u_core.u_sump2.ctrl_05_reg_2_THRU_LUT4_0 13 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[2]_LC_2499)
set_location u_core.u_sump2.ctrl_05_reg[2] 13 2 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[2]_LC_2499)
set_location u_core.u_sump2.ctrl_05_reg_20_THRU_LUT4_0 13 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[20]_LC_2500)
set_location u_core.u_sump2.ctrl_05_reg[20] 13 2 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[20]_LC_2500)
set_location u_core.u_sump2.ctrl_05_reg_21_THRU_LUT4_0 13 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[21]_LC_2501)
set_location u_core.u_sump2.ctrl_05_reg[21] 13 2 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[21]_LC_2501)
set_location u_core.u_sump2.ctrl_05_reg_22_THRU_LUT4_0 14 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[22]_LC_2502)
set_location u_core.u_sump2.ctrl_05_reg[22] 14 4 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[22]_LC_2502)
set_location u_core.u_sump2.ctrl_05_reg_23_THRU_LUT4_0 13 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[23]_LC_2503)
set_location u_core.u_sump2.ctrl_05_reg[23] 13 2 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[23]_LC_2503)
set_location u_core.u_sump2.ctrl_05_reg_24_THRU_LUT4_0 14 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[24]_LC_2504)
set_location u_core.u_sump2.ctrl_05_reg[24] 14 4 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[24]_LC_2504)
set_location u_core.u_sump2.ctrl_05_reg_25_THRU_LUT4_0 14 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[25]_LC_2505)
set_location u_core.u_sump2.ctrl_05_reg[25] 14 4 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[25]_LC_2505)
set_location u_core.u_sump2.ctrl_05_reg_26_THRU_LUT4_0 14 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[26]_LC_2506)
set_location u_core.u_sump2.ctrl_05_reg[26] 14 4 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[26]_LC_2506)
set_location u_core.u_sump2.ctrl_05_reg_27_THRU_LUT4_0 14 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[27]_LC_2507)
set_location u_core.u_sump2.ctrl_05_reg[27] 14 4 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[27]_LC_2507)
set_location u_core.u_sump2.ctrl_05_reg_28_THRU_LUT4_0 14 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[28]_LC_2508)
set_location u_core.u_sump2.ctrl_05_reg[28] 14 4 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[28]_LC_2508)
set_location u_core.u_sump2.ctrl_05_reg_29_THRU_LUT4_0 14 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[29]_LC_2509)
set_location u_core.u_sump2.ctrl_05_reg[29] 14 4 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[29]_LC_2509)
set_location u_core.u_sump2.ctrl_05_reg_3_THRU_LUT4_0 14 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[3]_LC_2510)
set_location u_core.u_sump2.ctrl_05_reg[3] 14 4 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[3]_LC_2510)
set_location u_core.u_sump2.ctrl_05_reg_30_THRU_LUT4_0 12 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[30]_LC_2511)
set_location u_core.u_sump2.ctrl_05_reg[30] 12 2 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[30]_LC_2511)
set_location u_core.u_sump2.ctrl_05_reg_31_THRU_LUT4_0 12 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[31]_LC_2512)
set_location u_core.u_sump2.ctrl_05_reg[31] 12 3 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[31]_LC_2512)
set_location u_core.u_sump2.ctrl_05_reg_4_THRU_LUT4_0 12 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[4]_LC_2513)
set_location u_core.u_sump2.ctrl_05_reg[4] 12 3 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[4]_LC_2513)
set_location u_core.u_sump2.ctrl_05_reg_5_THRU_LUT4_0 12 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[5]_LC_2514)
set_location u_core.u_sump2.ctrl_05_reg[5] 12 3 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[5]_LC_2514)
set_location u_core.u_sump2.ctrl_05_reg_6_THRU_LUT4_0 12 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[6]_LC_2515)
set_location u_core.u_sump2.ctrl_05_reg[6] 12 3 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[6]_LC_2515)
set_location u_core.u_sump2.ctrl_05_reg_7_THRU_LUT4_0 12 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[7]_LC_2516)
set_location u_core.u_sump2.ctrl_05_reg[7] 12 3 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[7]_LC_2516)
set_location u_core.u_sump2.ctrl_05_reg_8_THRU_LUT4_0 12 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[8]_LC_2517)
set_location u_core.u_sump2.ctrl_05_reg[8] 12 3 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[8]_LC_2517)
set_location u_core.u_sump2.ctrl_05_reg_9_THRU_LUT4_0 12 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_05_reg[9]_LC_2518)
set_location u_core.u_sump2.ctrl_05_reg[9] 12 3 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_05_reg[9]_LC_2518)
set_location u_core.u_sump2.ctrl_06_reg_16_THRU_LUT4_0 6 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[16]_LC_2519)
set_location u_core.u_sump2.ctrl_06_reg[16] 6 1 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[16]_LC_2519)
set_location u_core.u_sump2.ctrl_06_reg_17_THRU_LUT4_0 6 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[17]_LC_2520)
set_location u_core.u_sump2.ctrl_06_reg[17] 6 1 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[17]_LC_2520)
set_location u_core.u_sump2.ctrl_06_reg_18_THRU_LUT4_0 6 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[18]_LC_2521)
set_location u_core.u_sump2.ctrl_06_reg[18] 6 1 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[18]_LC_2521)
set_location u_core.u_sump2.ctrl_06_reg_19_THRU_LUT4_0 6 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[19]_LC_2522)
set_location u_core.u_sump2.ctrl_06_reg[19] 6 1 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[19]_LC_2522)
set_location u_core.u_sump2.ctrl_06_reg_20_THRU_LUT4_0 6 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[20]_LC_2523)
set_location u_core.u_sump2.ctrl_06_reg[20] 6 1 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[20]_LC_2523)
set_location u_core.u_sump2.ctrl_06_reg_21_THRU_LUT4_0 6 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[21]_LC_2524)
set_location u_core.u_sump2.ctrl_06_reg[21] 6 1 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[21]_LC_2524)
set_location u_core.u_sump2.ctrl_06_reg_22_THRU_LUT4_0 6 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[22]_LC_2525)
set_location u_core.u_sump2.ctrl_06_reg[22] 6 1 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[22]_LC_2525)
set_location u_core.u_sump2.ctrl_06_reg_23_THRU_LUT4_0 6 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[23]_LC_2526)
set_location u_core.u_sump2.ctrl_06_reg[23] 6 1 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[23]_LC_2526)
set_location u_core.u_sump2.ctrl_06_reg_24_THRU_LUT4_0 2 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[24]_LC_2527)
set_location u_core.u_sump2.ctrl_06_reg[24] 2 4 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[24]_LC_2527)
set_location u_core.u_sump2.ctrl_06_reg_25_THRU_LUT4_0 2 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[25]_LC_2528)
set_location u_core.u_sump2.ctrl_06_reg[25] 2 4 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[25]_LC_2528)
set_location u_core.u_sump2.ctrl_06_reg_26_THRU_LUT4_0 2 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[26]_LC_2529)
set_location u_core.u_sump2.ctrl_06_reg[26] 2 4 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[26]_LC_2529)
set_location u_core.u_sump2.ctrl_06_reg_27_THRU_LUT4_0 2 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[27]_LC_2530)
set_location u_core.u_sump2.ctrl_06_reg[27] 2 4 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[27]_LC_2530)
set_location u_core.u_sump2.ctrl_06_reg_28_THRU_LUT4_0 2 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[28]_LC_2531)
set_location u_core.u_sump2.ctrl_06_reg[28] 2 4 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[28]_LC_2531)
set_location u_core.u_sump2.ctrl_06_reg_29_THRU_LUT4_0 2 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[29]_LC_2532)
set_location u_core.u_sump2.ctrl_06_reg[29] 2 4 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[29]_LC_2532)
set_location u_core.u_sump2.ctrl_06_reg_30_THRU_LUT4_0 2 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[30]_LC_2533)
set_location u_core.u_sump2.ctrl_06_reg[30] 2 4 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[30]_LC_2533)
set_location u_core.u_sump2.ctrl_06_reg_31_THRU_LUT4_0 2 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_06_reg[31]_LC_2534)
set_location u_core.u_sump2.ctrl_06_reg[31] 2 4 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_06_reg[31]_LC_2534)
set_location u_core.u_sump2.ctrl_07_reg_0_THRU_LUT4_0 9 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[0]_LC_2535)
set_location u_core.u_sump2.ctrl_07_reg[0] 9 7 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[0]_LC_2535)
set_location u_core.u_sump2.ctrl_07_reg_1_THRU_LUT4_0 9 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[1]_LC_2536)
set_location u_core.u_sump2.ctrl_07_reg[1] 9 7 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[1]_LC_2536)
set_location u_core.u_sump2.ctrl_07_reg_2_THRU_LUT4_0 9 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[2]_LC_2537)
set_location u_core.u_sump2.ctrl_07_reg[2] 9 7 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[2]_LC_2537)
set_location u_core.u_sump2.ctrl_07_reg_3_THRU_LUT4_0 2 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[3]_LC_2538)
set_location u_core.u_sump2.ctrl_07_reg[3] 2 6 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[3]_LC_2538)
set_location u_core.u_sump2.ctrl_07_reg_4_THRU_LUT4_0 1 1 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[4]_LC_2539)
set_location u_core.u_sump2.ctrl_07_reg[4] 1 1 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[4]_LC_2539)
set_location u_core.u_sump2.ctrl_07_reg_5_THRU_LUT4_0 1 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[5]_LC_2540)
set_location u_core.u_sump2.ctrl_07_reg[5] 1 4 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[5]_LC_2540)
set_location u_core.u_sump2.ctrl_07_reg_6_THRU_LUT4_0 1 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[6]_LC_2541)
set_location u_core.u_sump2.ctrl_07_reg[6] 1 4 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[6]_LC_2541)
set_location u_core.u_sump2.ctrl_07_reg_7_THRU_LUT4_0 1 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[7]_LC_2542)
set_location u_core.u_sump2.ctrl_07_reg[7] 1 4 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[7]_LC_2542)
set_location u_core.u_sump2.ctrl_07_reg_8_THRU_LUT4_0 1 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[8]_LC_2543)
set_location u_core.u_sump2.ctrl_07_reg[8] 1 4 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[8]_LC_2543)
set_location u_core.u_sump2.ctrl_07_reg_9_THRU_LUT4_0 9 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_07_reg[9]_LC_2544)
set_location u_core.u_sump2.ctrl_07_reg[9] 9 7 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_07_reg[9]_LC_2544)
set_location u_core.u_sump2.ctrl_08_reg_0_THRU_LUT4_0 8 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[0]_LC_2545)
set_location u_core.u_sump2.ctrl_08_reg[0] 8 3 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[0]_LC_2545)
set_location u_core.u_sump2.ctrl_08_reg_1_THRU_LUT4_0 8 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[1]_LC_2546)
set_location u_core.u_sump2.ctrl_08_reg[1] 8 3 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[1]_LC_2546)
set_location u_core.u_sump2.ctrl_08_reg_10_THRU_LUT4_0 8 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[10]_LC_2547)
set_location u_core.u_sump2.ctrl_08_reg[10] 8 3 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[10]_LC_2547)
set_location u_core.u_sump2.ctrl_08_reg_11_THRU_LUT4_0 8 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[11]_LC_2548)
set_location u_core.u_sump2.ctrl_08_reg[11] 8 3 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[11]_LC_2548)
set_location u_core.u_sump2.ctrl_08_reg_12_THRU_LUT4_0 8 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[12]_LC_2549)
set_location u_core.u_sump2.ctrl_08_reg[12] 8 3 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[12]_LC_2549)
set_location u_core.u_sump2.ctrl_08_reg_13_THRU_LUT4_0 8 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[13]_LC_2550)
set_location u_core.u_sump2.ctrl_08_reg[13] 8 3 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[13]_LC_2550)
set_location u_core.u_sump2.ctrl_08_reg_14_THRU_LUT4_0 8 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[14]_LC_2551)
set_location u_core.u_sump2.ctrl_08_reg[14] 8 3 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[14]_LC_2551)
set_location u_core.u_sump2.ctrl_08_reg_15_THRU_LUT4_0 8 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[15]_LC_2552)
set_location u_core.u_sump2.ctrl_08_reg[15] 8 3 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[15]_LC_2552)
set_location u_core.u_sump2.ctrl_08_reg_2_THRU_LUT4_0 8 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[2]_LC_2553)
set_location u_core.u_sump2.ctrl_08_reg[2] 8 5 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[2]_LC_2553)
set_location u_core.u_sump2.ctrl_08_reg_3_THRU_LUT4_0 8 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[3]_LC_2554)
set_location u_core.u_sump2.ctrl_08_reg[3] 8 5 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[3]_LC_2554)
set_location u_core.u_sump2.ctrl_08_reg_4_THRU_LUT4_0 8 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[4]_LC_2555)
set_location u_core.u_sump2.ctrl_08_reg[4] 8 5 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[4]_LC_2555)
set_location u_core.u_sump2.ctrl_08_reg_5_THRU_LUT4_0 8 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[5]_LC_2556)
set_location u_core.u_sump2.ctrl_08_reg[5] 8 5 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[5]_LC_2556)
set_location u_core.u_sump2.ctrl_08_reg_6_THRU_LUT4_0 8 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[6]_LC_2557)
set_location u_core.u_sump2.ctrl_08_reg[6] 8 5 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[6]_LC_2557)
set_location u_core.u_sump2.ctrl_08_reg_7_THRU_LUT4_0 8 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[7]_LC_2558)
set_location u_core.u_sump2.ctrl_08_reg[7] 8 5 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[7]_LC_2558)
set_location u_core.u_sump2.ctrl_08_reg_8_THRU_LUT4_0 8 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[8]_LC_2559)
set_location u_core.u_sump2.ctrl_08_reg[8] 8 5 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[8]_LC_2559)
set_location u_core.u_sump2.ctrl_08_reg_9_THRU_LUT4_0 8 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_08_reg[9]_LC_2560)
set_location u_core.u_sump2.ctrl_08_reg[9] 8 5 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_08_reg[9]_LC_2560)
set_location u_core.u_sump2.ctrl_0a_reg_e_0_0_THRU_LUT4_0 8 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[0]_LC_2561)
set_location u_core.u_sump2.ctrl_0a_reg_e_0[0] 8 4 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[0]_LC_2561)
set_location u_core.u_sump2.ctrl_0a_reg_e_0_1_THRU_LUT4_0 8 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[1]_LC_2562)
set_location u_core.u_sump2.ctrl_0a_reg_e_0[1] 8 4 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[1]_LC_2562)
set_location u_core.u_sump2.ctrl_0a_reg_e_0_2_THRU_LUT4_0 8 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[2]_LC_2563)
set_location u_core.u_sump2.ctrl_0a_reg_e_0[2] 8 4 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[2]_LC_2563)
set_location u_core.u_sump2.ctrl_0a_reg_e_0_3_THRU_LUT4_0 8 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[3]_LC_2564)
set_location u_core.u_sump2.ctrl_0a_reg_e_0[3] 8 4 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[3]_LC_2564)
set_location u_core.u_sump2.ctrl_0a_reg_e_0_4_THRU_LUT4_0 8 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[4]_LC_2565)
set_location u_core.u_sump2.ctrl_0a_reg_e_0[4] 8 4 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_0a_reg_e_0[4]_LC_2565)
set_location u_core.u_sump2.ctrl_13_reg_0_THRU_LUT4_0 3 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[0]_LC_2566)
set_location u_core.u_sump2.ctrl_13_reg[0] 3 4 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[0]_LC_2566)
set_location u_core.u_sump2.ctrl_13_reg_1_THRU_LUT4_0 3 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[1]_LC_2567)
set_location u_core.u_sump2.ctrl_13_reg[1] 3 4 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[1]_LC_2567)
set_location u_core.u_sump2.ctrl_13_reg_10_THRU_LUT4_0 3 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[10]_LC_2568)
set_location u_core.u_sump2.ctrl_13_reg[10] 3 4 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[10]_LC_2568)
set_location u_core.u_sump2.ctrl_13_reg_11_THRU_LUT4_0 3 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[11]_LC_2569)
set_location u_core.u_sump2.ctrl_13_reg[11] 3 5 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[11]_LC_2569)
set_location u_core.u_sump2.ctrl_13_reg_12_THRU_LUT4_0 3 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[12]_LC_2570)
set_location u_core.u_sump2.ctrl_13_reg[12] 3 4 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[12]_LC_2570)
set_location u_core.u_sump2.ctrl_13_reg_13_THRU_LUT4_0 3 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[13]_LC_2571)
set_location u_core.u_sump2.ctrl_13_reg[13] 3 4 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[13]_LC_2571)
set_location u_core.u_sump2.ctrl_13_reg_14_THRU_LUT4_0 3 4 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[14]_LC_2572)
set_location u_core.u_sump2.ctrl_13_reg[14] 3 4 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[14]_LC_2572)
set_location u_core.u_sump2.ctrl_13_reg_15_THRU_LUT4_0 3 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[15]_LC_2573)
set_location u_core.u_sump2.ctrl_13_reg[15] 3 4 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[15]_LC_2573)
set_location u_core.u_sump2.ctrl_13_reg_16_THRU_LUT4_0 3 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[16]_LC_2574)
set_location u_core.u_sump2.ctrl_13_reg[16] 3 5 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[16]_LC_2574)
set_location u_core.u_sump2.ctrl_13_reg_17_THRU_LUT4_0 3 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[17]_LC_2575)
set_location u_core.u_sump2.ctrl_13_reg[17] 3 4 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[17]_LC_2575)
set_location u_core.u_sump2.ctrl_13_reg_18_THRU_LUT4_0 3 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[18]_LC_2576)
set_location u_core.u_sump2.ctrl_13_reg[18] 3 5 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[18]_LC_2576)
set_location u_core.u_sump2.ctrl_13_reg_19_THRU_LUT4_0 3 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[19]_LC_2577)
set_location u_core.u_sump2.ctrl_13_reg[19] 3 5 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[19]_LC_2577)
set_location u_core.u_sump2.ctrl_13_reg_2_THRU_LUT4_0 3 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[2]_LC_2578)
set_location u_core.u_sump2.ctrl_13_reg[2] 3 5 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[2]_LC_2578)
set_location u_core.u_sump2.ctrl_13_reg_20_THRU_LUT4_0 8 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[20]_LC_2579)
set_location u_core.u_sump2.ctrl_13_reg[20] 8 8 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[20]_LC_2579)
set_location u_core.u_sump2.ctrl_13_reg_21_THRU_LUT4_0 7 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[21]_LC_2580)
set_location u_core.u_sump2.ctrl_13_reg[21] 7 7 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[21]_LC_2580)
set_location u_core.u_sump2.ctrl_13_reg_22_THRU_LUT4_0 3 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[22]_LC_2581)
set_location u_core.u_sump2.ctrl_13_reg[22] 3 5 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[22]_LC_2581)
set_location u_core.u_sump2.ctrl_13_reg_23_THRU_LUT4_0 7 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[23]_LC_2582)
set_location u_core.u_sump2.ctrl_13_reg[23] 7 7 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[23]_LC_2582)
set_location u_core.u_sump2.ctrl_13_reg_24_THRU_LUT4_0 7 7 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[24]_LC_2583)
set_location u_core.u_sump2.ctrl_13_reg[24] 7 7 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[24]_LC_2583)
set_location u_core.u_sump2.ctrl_13_reg_25_THRU_LUT4_0 7 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[25]_LC_2584)
set_location u_core.u_sump2.ctrl_13_reg[25] 7 7 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[25]_LC_2584)
set_location u_core.u_sump2.ctrl_13_reg_26_THRU_LUT4_0 7 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[26]_LC_2585)
set_location u_core.u_sump2.ctrl_13_reg[26] 7 7 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[26]_LC_2585)
set_location u_core.u_sump2.ctrl_13_reg_27_THRU_LUT4_0 7 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[27]_LC_2586)
set_location u_core.u_sump2.ctrl_13_reg[27] 7 7 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[27]_LC_2586)
set_location u_core.u_sump2.ctrl_13_reg_28_THRU_LUT4_0 3 5 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[28]_LC_2587)
set_location u_core.u_sump2.ctrl_13_reg[28] 3 5 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[28]_LC_2587)
set_location u_core.u_sump2.ctrl_13_reg_29_THRU_LUT4_0 7 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[29]_LC_2588)
set_location u_core.u_sump2.ctrl_13_reg[29] 7 7 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[29]_LC_2588)
set_location u_core.u_sump2.ctrl_13_reg_3_THRU_LUT4_0 7 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[3]_LC_2589)
set_location u_core.u_sump2.ctrl_13_reg[3] 7 7 7 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[3]_LC_2589)
set_location u_core.u_sump2.ctrl_13_reg_30_THRU_LUT4_0 8 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[30]_LC_2590)
set_location u_core.u_sump2.ctrl_13_reg[30] 8 8 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[30]_LC_2590)
set_location u_core.u_sump2.ctrl_13_reg_31_THRU_LUT4_0 8 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[31]_LC_2591)
set_location u_core.u_sump2.ctrl_13_reg[31] 8 8 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[31]_LC_2591)
set_location u_core.u_sump2.ctrl_13_reg_4_THRU_LUT4_0 8 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[4]_LC_2592)
set_location u_core.u_sump2.ctrl_13_reg[4] 8 8 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[4]_LC_2592)
set_location u_core.u_sump2.ctrl_13_reg_5_THRU_LUT4_0 8 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[5]_LC_2593)
set_location u_core.u_sump2.ctrl_13_reg[5] 8 8 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[5]_LC_2593)
set_location u_core.u_sump2.ctrl_13_reg_6_THRU_LUT4_0 8 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[6]_LC_2594)
set_location u_core.u_sump2.ctrl_13_reg[6] 8 8 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[6]_LC_2594)
set_location u_core.u_sump2.ctrl_13_reg_7_THRU_LUT4_0 8 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[7]_LC_2595)
set_location u_core.u_sump2.ctrl_13_reg[7] 8 8 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[7]_LC_2595)
set_location u_core.u_sump2.ctrl_13_reg_8_THRU_LUT4_0 8 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[8]_LC_2596)
set_location u_core.u_sump2.ctrl_13_reg[8] 8 8 6 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[8]_LC_2596)
set_location u_core.u_sump2.ctrl_13_reg_9_THRU_LUT4_0 3 5 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg[9]_LC_2597)
set_location u_core.u_sump2.ctrl_13_reg[9] 3 5 5 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_13_reg[9]_LC_2597)
set_location u_core.u_sump2.ctrl_13_reg_p1_0_THRU_LUT4_0 3 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[0]_LC_2598)
set_location u_core.u_sump2.ctrl_13_reg_p1[0] 3 6 1 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[0]_LC_2598)
set_location u_core.u_sump2.ctrl_13_reg_p1_1_THRU_LUT4_0 3 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[1]_LC_2599)
set_location u_core.u_sump2.ctrl_13_reg_p1[1] 3 6 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[1]_LC_2599)
set_location u_core.u_sump2.ctrl_13_reg_p1_10_THRU_LUT4_0 6 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[10]_LC_2600)
set_location u_core.u_sump2.ctrl_13_reg_p1[10] 6 5 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[10]_LC_2600)
set_location u_core.u_sump2.ctrl_13_reg_p1_11_THRU_LUT4_0 7 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[11]_LC_2601)
set_location u_core.u_sump2.ctrl_13_reg_p1[11] 7 5 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[11]_LC_2601)
set_location u_core.u_sump2.ctrl_13_reg_p1_12_THRU_LUT4_0 5 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[12]_LC_2602)
set_location u_core.u_sump2.ctrl_13_reg_p1[12] 5 4 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[12]_LC_2602)
set_location u_core.u_sump2.ctrl_13_reg_p1_13_THRU_LUT4_0 5 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[13]_LC_2603)
set_location u_core.u_sump2.ctrl_13_reg_p1[13] 5 4 1 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[13]_LC_2603)
set_location u_core.u_sump2.ctrl_13_reg_p1_14_THRU_LUT4_0 5 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[14]_LC_2604)
set_location u_core.u_sump2.ctrl_13_reg_p1[14] 5 5 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[14]_LC_2604)
set_location u_core.u_sump2.ctrl_13_reg_p1_15_THRU_LUT4_0 5 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[15]_LC_2605)
set_location u_core.u_sump2.ctrl_13_reg_p1[15] 5 5 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[15]_LC_2605)
set_location u_core.u_sump2.ctrl_13_reg_p1_16_THRU_LUT4_0 3 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[16]_LC_2606)
set_location u_core.u_sump2.ctrl_13_reg_p1[16] 3 6 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[16]_LC_2606)
set_location u_core.u_sump2.ctrl_13_reg_p1_17_THRU_LUT4_0 3 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[17]_LC_2607)
set_location u_core.u_sump2.ctrl_13_reg_p1[17] 3 6 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[17]_LC_2607)
set_location u_core.u_sump2.ctrl_13_reg_p1_18_THRU_LUT4_0 3 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[18]_LC_2608)
set_location u_core.u_sump2.ctrl_13_reg_p1[18] 3 6 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[18]_LC_2608)
set_location u_core.u_sump2.ctrl_13_reg_p1_19_THRU_LUT4_0 3 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[19]_LC_2609)
set_location u_core.u_sump2.ctrl_13_reg_p1[19] 3 7 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[19]_LC_2609)
set_location u_core.u_sump2.ctrl_13_reg_p1_2_THRU_LUT4_0 2 7 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[2]_LC_2610)
set_location u_core.u_sump2.ctrl_13_reg_p1[2] 2 7 5 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[2]_LC_2610)
set_location u_core.u_sump2.ctrl_13_reg_p1_20_THRU_LUT4_0 6 9 5 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[20]_LC_2611)
set_location u_core.u_sump2.ctrl_13_reg_p1[20] 6 9 5 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[20]_LC_2611)
set_location u_core.u_sump2.ctrl_13_reg_p1_21_THRU_LUT4_0 7 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[21]_LC_2612)
set_location u_core.u_sump2.ctrl_13_reg_p1[21] 7 8 1 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[21]_LC_2612)
set_location u_core.u_sump2.ctrl_13_reg_p1_22_THRU_LUT4_0 5 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[22]_LC_2613)
set_location u_core.u_sump2.ctrl_13_reg_p1[22] 5 7 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[22]_LC_2613)
set_location u_core.u_sump2.ctrl_13_reg_p1_23_THRU_LUT4_0 6 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[23]_LC_2614)
set_location u_core.u_sump2.ctrl_13_reg_p1[23] 6 7 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[23]_LC_2614)
set_location u_core.u_sump2.ctrl_13_reg_p1_24_THRU_LUT4_0 5 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[24]_LC_2615)
set_location u_core.u_sump2.ctrl_13_reg_p1[24] 5 7 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[24]_LC_2615)
set_location u_core.u_sump2.ctrl_13_reg_p1_25_THRU_LUT4_0 5 7 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[25]_LC_2616)
set_location u_core.u_sump2.ctrl_13_reg_p1[25] 5 7 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[25]_LC_2616)
set_location u_core.u_sump2.ctrl_13_reg_p1_26_THRU_LUT4_0 6 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[26]_LC_2617)
set_location u_core.u_sump2.ctrl_13_reg_p1[26] 6 7 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[26]_LC_2617)
set_location u_core.u_sump2.ctrl_13_reg_p1_27_THRU_LUT4_0 6 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[27]_LC_2618)
set_location u_core.u_sump2.ctrl_13_reg_p1[27] 6 7 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[27]_LC_2618)
set_location u_core.u_sump2.ctrl_13_reg_p1_28_THRU_LUT4_0 5 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[28]_LC_2619)
set_location u_core.u_sump2.ctrl_13_reg_p1[28] 5 8 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[28]_LC_2619)
set_location u_core.u_sump2.ctrl_13_reg_p1_29_THRU_LUT4_0 6 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[29]_LC_2620)
set_location u_core.u_sump2.ctrl_13_reg_p1[29] 6 7 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[29]_LC_2620)
set_location u_core.u_sump2.ctrl_13_reg_p1_3_THRU_LUT4_0 2 7 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[3]_LC_2621)
set_location u_core.u_sump2.ctrl_13_reg_p1[3] 2 7 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[3]_LC_2621)
set_location u_core.u_sump2.ctrl_13_reg_p1_30_THRU_LUT4_0 7 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[30]_LC_2622)
set_location u_core.u_sump2.ctrl_13_reg_p1[30] 7 8 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[30]_LC_2622)
set_location u_core.u_sump2.ctrl_13_reg_p1_31_THRU_LUT4_0 6 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[31]_LC_2623)
set_location u_core.u_sump2.ctrl_13_reg_p1[31] 6 8 1 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[31]_LC_2623)
set_location u_core.u_sump2.ctrl_13_reg_p1_4_THRU_LUT4_0 7 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[4]_LC_2624)
set_location u_core.u_sump2.ctrl_13_reg_p1[4] 7 8 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[4]_LC_2624)
set_location u_core.u_sump2.ctrl_13_reg_p1_5_THRU_LUT4_0 6 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[5]_LC_2625)
set_location u_core.u_sump2.ctrl_13_reg_p1[5] 6 8 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[5]_LC_2625)
set_location u_core.u_sump2.ctrl_13_reg_p1_6_THRU_LUT4_0 6 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[6]_LC_2626)
set_location u_core.u_sump2.ctrl_13_reg_p1[6] 6 8 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[6]_LC_2626)
set_location u_core.u_sump2.ctrl_13_reg_p1_7_THRU_LUT4_0 6 9 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[7]_LC_2627)
set_location u_core.u_sump2.ctrl_13_reg_p1[7] 6 9 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[7]_LC_2627)
set_location u_core.u_sump2.ctrl_13_reg_p1_8_THRU_LUT4_0 8 7 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[8]_LC_2628)
set_location u_core.u_sump2.ctrl_13_reg_p1[8] 8 7 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[8]_LC_2628)
set_location u_core.u_sump2.ctrl_13_reg_p1_9_THRU_LUT4_0 7 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[9]_LC_2629)
set_location u_core.u_sump2.ctrl_13_reg_p1[9] 7 6 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_13_reg_p1[9]_LC_2629)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_0_THRU_LUT4_0 12 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[0]_LC_2630)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[0] 12 5 0 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[0]_LC_2630)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_1_THRU_LUT4_0 12 5 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[1]_LC_2631)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[1] 12 5 1 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[1]_LC_2631)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_2_THRU_LUT4_0 12 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[2]_LC_2632)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[2] 12 5 2 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[2]_LC_2632)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_3_THRU_LUT4_0 12 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[3]_LC_2633)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[3] 12 5 3 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[3]_LC_2633)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_4_THRU_LUT4_0 12 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[4]_LC_2634)
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[4] 12 5 4 # SB_DFFE (LogicCell: u_core.u_sump2.ctrl_cmd_loc_e_0[4]_LC_2634)
set_location u_core.u_sump2.ctrl_cmd_p1_0_THRU_LUT4_0 8 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1[0]_LC_2635)
set_location u_core.u_sump2.ctrl_cmd_p1[0] 8 7 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_p1[0]_LC_2635)
set_location u_core.u_sump2.ctrl_cmd_p1_1_THRU_LUT4_0 8 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1[1]_LC_2636)
set_location u_core.u_sump2.ctrl_cmd_p1[1] 8 6 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_p1[1]_LC_2636)
set_location u_core.u_sump2.ctrl_cmd_p1_2_THRU_LUT4_0 9 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1[2]_LC_2637)
set_location u_core.u_sump2.ctrl_cmd_p1[2] 9 6 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_p1[2]_LC_2637)
set_location u_core.u_sump2.ctrl_cmd_p1_3_THRU_LUT4_0 10 9 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1[3]_LC_2638)
set_location u_core.u_sump2.ctrl_cmd_p1[3] 10 9 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_p1[3]_LC_2638)
set_location u_core.u_sump2.ctrl_cmd_p1_4_THRU_LUT4_0 10 8 0 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_p1[4]_LC_2639)
set_location u_core.u_sump2.ctrl_cmd_p1[4] 10 8 0 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_p1[4]_LC_2639)
set_location u_core.u_sump2.ctrl_cmd_q_0_THRU_LUT4_0 13 6 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q[0]_LC_2640)
set_location u_core.u_sump2.ctrl_cmd_q[0] 13 6 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_q[0]_LC_2640)
set_location u_core.u_sump2.ctrl_cmd_q_1_THRU_LUT4_0 10 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q[1]_LC_2641)
set_location u_core.u_sump2.ctrl_cmd_q[1] 10 8 1 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_q[1]_LC_2641)
set_location u_core.u_sump2.ctrl_cmd_q_2_THRU_LUT4_0 10 8 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q[2]_LC_2642)
set_location u_core.u_sump2.ctrl_cmd_q[2] 10 8 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_q[2]_LC_2642)
set_location u_core.u_sump2.ctrl_cmd_q_3_THRU_LUT4_0 10 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q[3]_LC_2643)
set_location u_core.u_sump2.ctrl_cmd_q[3] 10 8 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_q[3]_LC_2643)
set_location u_core.u_sump2.ctrl_cmd_q_4_THRU_LUT4_0 14 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_cmd_q[4]_LC_2644)
set_location u_core.u_sump2.ctrl_cmd_q[4] 14 8 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_cmd_q[4]_LC_2644)
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_u_core.u_sump2.rd_inc_REP_LUT4_0 12 8 1 # SB_LUT4 (LogicCell: u_core.u_sump2.rd_inc_LC_2645)
set_location u_core.u_sump2.rd_inc 12 8 1 # SB_DFF (LogicCell: u_core.u_sump2.rd_inc_LC_2645)
set_location u_core.u_sump2.ctrl_rd_page_p1_0_THRU_LUT4_0 15 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[0]_LC_2646)
set_location u_core.u_sump2.ctrl_rd_page_p1[0] 15 8 6 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[0]_LC_2646)
set_location u_core.u_sump2.ctrl_rd_page_p1_1_THRU_LUT4_0 16 7 7 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[1]_LC_2647)
set_location u_core.u_sump2.ctrl_rd_page_p1[1] 16 7 7 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[1]_LC_2647)
set_location u_core.u_sump2.ctrl_rd_page_p1_2_THRU_LUT4_0 9 9 2 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[2]_LC_2648)
set_location u_core.u_sump2.ctrl_rd_page_p1[2] 9 9 2 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[2]_LC_2648)
set_location u_core.u_sump2.ctrl_rd_page_p1_3_THRU_LUT4_0 10 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[3]_LC_2649)
set_location u_core.u_sump2.ctrl_rd_page_p1[3] 10 5 3 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[3]_LC_2649)
set_location u_core.u_sump2.ctrl_rd_page_p1_4_THRU_LUT4_0 11 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[4]_LC_2650)
set_location u_core.u_sump2.ctrl_rd_page_p1[4] 11 4 4 # SB_DFF (LogicCell: u_core.u_sump2.ctrl_rd_page_p1[4]_LC_2650)
set_location u_core.u_sump2.events_loc_0_THRU_LUT4_0 9 5 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[0]_LC_2651)
set_location u_core.u_sump2.events_loc[0] 9 5 7 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[0]_LC_2651)
set_location u_core.u_sump2.events_loc_1_THRU_LUT4_0 10 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[1]_LC_2652)
set_location u_core.u_sump2.events_loc[1] 10 8 7 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[1]_LC_2652)
set_location u_core.u_sump2.events_loc_10_THRU_LUT4_0 8 1 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[10]_LC_2653)
set_location u_core.u_sump2.events_loc[10] 8 1 7 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[10]_LC_2653)
set_location u_core.u_sump2.events_loc_11_THRU_LUT4_0 8 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[11]_LC_2654)
set_location u_core.u_sump2.events_loc[11] 8 6 4 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[11]_LC_2654)
set_location u_core.u_sump2.events_loc_12_THRU_LUT4_0 8 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[12]_LC_2655)
set_location u_core.u_sump2.events_loc[12] 8 2 6 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[12]_LC_2655)
set_location u_core.u_sump2.events_loc_13_THRU_LUT4_0 7 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[13]_LC_2656)
set_location u_core.u_sump2.events_loc[13] 7 4 5 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[13]_LC_2656)
set_location u_core.u_sump2.events_loc_14_THRU_LUT4_0 7 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[14]_LC_2657)
set_location u_core.u_sump2.events_loc[14] 7 4 7 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[14]_LC_2657)
set_location u_core.u_sump2.events_loc_15_THRU_LUT4_0 7 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[15]_LC_2658)
set_location u_core.u_sump2.events_loc[15] 7 4 1 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[15]_LC_2658)
set_location u_core.u_sump2.events_loc_2_THRU_LUT4_0 6 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[2]_LC_2659)
set_location u_core.u_sump2.events_loc[2] 6 4 2 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[2]_LC_2659)
set_location u_core.u_sump2.events_loc_3_THRU_LUT4_0 5 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[3]_LC_2660)
set_location u_core.u_sump2.events_loc[3] 5 4 5 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[3]_LC_2660)
set_location u_core.u_sump2.events_loc_4_THRU_LUT4_0 6 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[4]_LC_2661)
set_location u_core.u_sump2.events_loc[4] 6 9 3 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[4]_LC_2661)
set_location u_core.u_sump2.events_loc_5_THRU_LUT4_0 7 8 6 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[5]_LC_2662)
set_location u_core.u_sump2.events_loc[5] 7 8 6 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[5]_LC_2662)
set_location u_core.u_sump2.events_loc_6_THRU_LUT4_0 9 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[6]_LC_2663)
set_location u_core.u_sump2.events_loc[6] 9 3 1 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[6]_LC_2663)
set_location u_core.u_sump2.events_loc_7_THRU_LUT4_0 9 5 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[7]_LC_2664)
set_location u_core.u_sump2.events_loc[7] 9 5 2 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[7]_LC_2664)
set_location u_core.u_sump2.events_loc_8_THRU_LUT4_0 9 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[8]_LC_2665)
set_location u_core.u_sump2.events_loc[8] 9 1 5 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[8]_LC_2665)
set_location u_core.u_sump2.events_loc_9_THRU_LUT4_0 11 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_loc[9]_LC_2666)
set_location u_core.u_sump2.events_loc[9] 11 4 3 # SB_DFF (LogicCell: u_core.u_sump2.events_loc[9]_LC_2666)
set_location u_core.u_sump2.events_p1_0_THRU_LUT4_0 9 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[0]_LC_2667)
set_location u_core.u_sump2.events_p1[0] 9 2 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[0]_LC_2667)
set_location u_core.u_sump2.events_p1_1_THRU_LUT4_0 9 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[1]_LC_2668)
set_location u_core.u_sump2.events_p1[1] 9 1 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[1]_LC_2668)
set_location u_core.u_sump2.events_p1_10_THRU_LUT4_0 9 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[10]_LC_2669)
set_location u_core.u_sump2.events_p1[10] 9 3 7 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[10]_LC_2669)
set_location u_core.u_sump2.events_p1_11_THRU_LUT4_0 10 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[11]_LC_2670)
set_location u_core.u_sump2.events_p1[11] 10 2 0 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[11]_LC_2670)
set_location u_core.u_sump2.events_p1_12_THRU_LUT4_0 10 2 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[12]_LC_2671)
set_location u_core.u_sump2.events_p1[12] 10 2 5 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[12]_LC_2671)
set_location u_core.u_sump2.events_p1_13_THRU_LUT4_0 10 4 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[13]_LC_2672)
set_location u_core.u_sump2.events_p1[13] 10 4 7 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[13]_LC_2672)
set_location u_core.u_sump2.events_p1_14_THRU_LUT4_0 9 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[14]_LC_2673)
set_location u_core.u_sump2.events_p1[14] 9 2 1 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[14]_LC_2673)
set_location u_core.u_sump2.events_p1_15_THRU_LUT4_0 9 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[15]_LC_2674)
set_location u_core.u_sump2.events_p1[15] 9 2 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[15]_LC_2674)
set_location u_core.u_sump2.events_p1_2_THRU_LUT4_0 9 5 0 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[2]_LC_2675)
set_location u_core.u_sump2.events_p1[2] 9 5 0 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[2]_LC_2675)
set_location u_core.u_sump2.events_p1_3_THRU_LUT4_0 10 4 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[3]_LC_2676)
set_location u_core.u_sump2.events_p1[3] 10 4 3 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[3]_LC_2676)
set_location u_core.u_sump2.events_p1_4_THRU_LUT4_0 11 5 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[4]_LC_2677)
set_location u_core.u_sump2.events_p1[4] 11 5 3 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[4]_LC_2677)
set_location u_core.u_sump2.events_p1_5_THRU_LUT4_0 11 5 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[5]_LC_2678)
set_location u_core.u_sump2.events_p1[5] 11 5 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[5]_LC_2678)
set_location u_core.u_sump2.events_p1_6_THRU_LUT4_0 9 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[6]_LC_2679)
set_location u_core.u_sump2.events_p1[6] 9 3 3 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[6]_LC_2679)
set_location u_core.u_sump2.events_p1_7_THRU_LUT4_0 9 4 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[7]_LC_2680)
set_location u_core.u_sump2.events_p1[7] 9 4 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[7]_LC_2680)
set_location u_core.u_sump2.events_p1_8_THRU_LUT4_0 10 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[8]_LC_2681)
set_location u_core.u_sump2.events_p1[8] 10 1 5 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[8]_LC_2681)
set_location u_core.u_sump2.events_p1_9_THRU_LUT4_0 11 2 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p1[9]_LC_2682)
set_location u_core.u_sump2.events_p1[9] 11 2 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p1[9]_LC_2682)
set_location u_core.u_sump2.events_p2_0_THRU_LUT4_0 10 1 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[0]_LC_2683)
set_location u_core.u_sump2.events_p2[0] 10 1 3 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[0]_LC_2683)
set_location u_core.u_sump2.events_p2_1_THRU_LUT4_0 10 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[1]_LC_2684)
set_location u_core.u_sump2.events_p2[1] 10 1 1 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[1]_LC_2684)
set_location u_core.u_sump2.events_p2_10_THRU_LUT4_0 10 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[10]_LC_2685)
set_location u_core.u_sump2.events_p2[10] 10 3 1 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[10]_LC_2685)
set_location u_core.u_sump2.events_p2_11_THRU_LUT4_0 10 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[11]_LC_2686)
set_location u_core.u_sump2.events_p2[11] 10 2 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[11]_LC_2686)
set_location u_core.u_sump2.events_p2_12_THRU_LUT4_0 10 2 6 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[12]_LC_2687)
set_location u_core.u_sump2.events_p2[12] 10 2 6 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[12]_LC_2687)
set_location u_core.u_sump2.events_p2_13_THRU_LUT4_0 10 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[13]_LC_2688)
set_location u_core.u_sump2.events_p2[13] 10 3 4 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[13]_LC_2688)
set_location u_core.u_sump2.events_p2_14_THRU_LUT4_0 10 2 7 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[14]_LC_2689)
set_location u_core.u_sump2.events_p2[14] 10 2 7 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[14]_LC_2689)
set_location u_core.u_sump2.events_p2_15_THRU_LUT4_0 10 2 3 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[15]_LC_2690)
set_location u_core.u_sump2.events_p2[15] 10 2 3 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[15]_LC_2690)
set_location u_core.u_sump2.events_p2_2_THRU_LUT4_0 10 4 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[2]_LC_2691)
set_location u_core.u_sump2.events_p2[2] 10 4 1 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[2]_LC_2691)
set_location u_core.u_sump2.events_p2_3_THRU_LUT4_0 10 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[3]_LC_2692)
set_location u_core.u_sump2.events_p2[3] 10 4 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[3]_LC_2692)
set_location u_core.u_sump2.events_p2_4_THRU_LUT4_0 11 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[4]_LC_2693)
set_location u_core.u_sump2.events_p2[4] 11 4 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[4]_LC_2693)
set_location u_core.u_sump2.events_p2_5_THRU_LUT4_0 11 4 5 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[5]_LC_2694)
set_location u_core.u_sump2.events_p2[5] 11 4 5 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[5]_LC_2694)
set_location u_core.u_sump2.events_p2_6_THRU_LUT4_0 9 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[6]_LC_2695)
set_location u_core.u_sump2.events_p2[6] 9 3 6 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[6]_LC_2695)
set_location u_core.u_sump2.events_p2_7_THRU_LUT4_0 9 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[7]_LC_2696)
set_location u_core.u_sump2.events_p2[7] 9 3 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[7]_LC_2696)
set_location u_core.u_sump2.events_p2_8_THRU_LUT4_0 11 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[8]_LC_2697)
set_location u_core.u_sump2.events_p2[8] 11 2 1 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[8]_LC_2697)
set_location u_core.u_sump2.events_p2_9_THRU_LUT4_0 11 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.events_p2[9]_LC_2698)
set_location u_core.u_sump2.events_p2[9] 11 2 2 # SB_DFF (LogicCell: u_core.u_sump2.events_p2[9]_LC_2698)
set_location u_core.u_sump2.rle_done_jk_p1_THRU_LUT4_0 13 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_done_jk_p1_LC_2699)
set_location u_core.u_sump2.rle_done_jk_p1 13 9 0 # SB_DFF (LogicCell: u_core.u_sump2.rle_done_jk_p1_LC_2699)
set_location u_core.u_sump2.rle_pre_jk_p1_THRU_LUT4_0 13 8 7 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_pre_jk_p1_LC_2700)
set_location u_core.u_sump2.rle_pre_jk_p1 13 8 7 # SB_DFF (LogicCell: u_core.u_sump2.rle_pre_jk_p1_LC_2700)
set_location u_core.u_sump2.rle_time_p1_22_THRU_LUT4_0 13 9 3 # SB_LUT4 (LogicCell: u_core.u_sump2.rle_time_p1[22]_LC_2701)
set_location u_core.u_sump2.rle_time_p1[22] 13 9 3 # SB_DFF (LogicCell: u_core.u_sump2.rle_time_p1[22]_LC_2701)
set_location u_core.u_sump2.trigger_and_THRU_LUT4_0 14 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_and_LC_2702)
set_location u_core.u_sump2.trigger_and 14 3 0 # SB_DFF (LogicCell: u_core.u_sump2.trigger_and_LC_2702)
set_location u_core.u_sump2.trigger_and_p1_THRU_LUT4_0 7 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_and_p1_LC_2703)
set_location u_core.u_sump2.trigger_and_p1 7 3 6 # SB_DFF (LogicCell: u_core.u_sump2.trigger_and_p1_LC_2703)
set_location u_core.u_sump2.trigger_delay_p1_0_THRU_LUT4_0 5 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[0]_LC_2704)
set_location u_core.u_sump2.trigger_delay_p1[0] 5 1 1 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[0]_LC_2704)
set_location u_core.u_sump2.trigger_delay_p1_1_THRU_LUT4_0 5 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[1]_LC_2705)
set_location u_core.u_sump2.trigger_delay_p1[1] 5 1 2 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[1]_LC_2705)
set_location u_core.u_sump2.trigger_delay_p1_10_THRU_LUT4_0 3 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[10]_LC_2706)
set_location u_core.u_sump2.trigger_delay_p1[10] 3 2 1 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[10]_LC_2706)
set_location u_core.u_sump2.trigger_delay_p1_11_THRU_LUT4_0 1 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[11]_LC_2707)
set_location u_core.u_sump2.trigger_delay_p1[11] 1 2 0 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[11]_LC_2707)
set_location u_core.u_sump2.trigger_delay_p1_12_THRU_LUT4_0 5 4 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[12]_LC_2708)
set_location u_core.u_sump2.trigger_delay_p1[12] 5 4 2 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[12]_LC_2708)
set_location u_core.u_sump2.trigger_delay_p1_13_THRU_LUT4_0 5 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[13]_LC_2709)
set_location u_core.u_sump2.trigger_delay_p1[13] 5 3 7 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[13]_LC_2709)
set_location u_core.u_sump2.trigger_delay_p1_14_THRU_LUT4_0 3 2 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[14]_LC_2710)
set_location u_core.u_sump2.trigger_delay_p1[14] 3 2 2 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[14]_LC_2710)
set_location u_core.u_sump2.trigger_delay_p1_15_THRU_LUT4_0 1 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[15]_LC_2711)
set_location u_core.u_sump2.trigger_delay_p1[15] 1 2 1 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[15]_LC_2711)
set_location u_core.u_sump2.trigger_delay_p1_2_THRU_LUT4_0 3 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[2]_LC_2712)
set_location u_core.u_sump2.trigger_delay_p1[2] 3 1 5 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[2]_LC_2712)
set_location u_core.u_sump2.trigger_delay_p1_3_THRU_LUT4_0 3 1 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[3]_LC_2713)
set_location u_core.u_sump2.trigger_delay_p1[3] 3 1 6 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[3]_LC_2713)
set_location u_core.u_sump2.trigger_delay_p1_4_THRU_LUT4_0 3 1 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[4]_LC_2714)
set_location u_core.u_sump2.trigger_delay_p1[4] 3 1 1 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[4]_LC_2714)
set_location u_core.u_sump2.trigger_delay_p1_5_THRU_LUT4_0 3 1 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[5]_LC_2715)
set_location u_core.u_sump2.trigger_delay_p1[5] 3 1 2 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[5]_LC_2715)
set_location u_core.u_sump2.trigger_delay_p1_6_THRU_LUT4_0 5 1 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[6]_LC_2716)
set_location u_core.u_sump2.trigger_delay_p1[6] 5 1 4 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[6]_LC_2716)
set_location u_core.u_sump2.trigger_delay_p1_7_THRU_LUT4_0 5 1 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[7]_LC_2717)
set_location u_core.u_sump2.trigger_delay_p1[7] 5 1 5 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[7]_LC_2717)
set_location u_core.u_sump2.trigger_delay_p1_8_THRU_LUT4_0 5 4 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[8]_LC_2718)
set_location u_core.u_sump2.trigger_delay_p1[8] 5 4 0 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[8]_LC_2718)
set_location u_core.u_sump2.trigger_delay_p1_9_THRU_LUT4_0 5 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_delay_p1[9]_LC_2719)
set_location u_core.u_sump2.trigger_delay_p1[9] 5 3 4 # SB_DFF (LogicCell: u_core.u_sump2.trigger_delay_p1[9]_LC_2719)
set_location u_core.u_sump2.trigger_or_p1_THRU_LUT4_0 7 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_or_p1_LC_2720)
set_location u_core.u_sump2.trigger_or_p1 7 3 5 # SB_DFF (LogicCell: u_core.u_sump2.trigger_or_p1_LC_2720)
set_location u_core.u_sump2.trigger_ptr_0_THRU_LUT4_0 6 3 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[0]_LC_2721)
set_location u_core.u_sump2.trigger_ptr[0] 6 3 0 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[0]_LC_2721)
set_location u_core.u_sump2.trigger_ptr_1_THRU_LUT4_0 6 3 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[1]_LC_2722)
set_location u_core.u_sump2.trigger_ptr[1] 6 3 1 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[1]_LC_2722)
set_location u_core.u_sump2.trigger_ptr_2_THRU_LUT4_0 6 3 2 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[2]_LC_2723)
set_location u_core.u_sump2.trigger_ptr[2] 6 3 2 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[2]_LC_2723)
set_location u_core.u_sump2.trigger_ptr_3_THRU_LUT4_0 6 3 3 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[3]_LC_2724)
set_location u_core.u_sump2.trigger_ptr[3] 6 3 3 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[3]_LC_2724)
set_location u_core.u_sump2.trigger_ptr_4_THRU_LUT4_0 6 3 4 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[4]_LC_2725)
set_location u_core.u_sump2.trigger_ptr[4] 6 3 4 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[4]_LC_2725)
set_location u_core.u_sump2.trigger_ptr_5_THRU_LUT4_0 6 3 5 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[5]_LC_2726)
set_location u_core.u_sump2.trigger_ptr[5] 6 3 5 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[5]_LC_2726)
set_location u_core.u_sump2.trigger_ptr_6_THRU_LUT4_0 6 3 6 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[6]_LC_2727)
set_location u_core.u_sump2.trigger_ptr[6] 6 3 6 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[6]_LC_2727)
set_location u_core.u_sump2.trigger_ptr_7_THRU_LUT4_0 6 3 7 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[7]_LC_2728)
set_location u_core.u_sump2.trigger_ptr[7] 6 3 7 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[7]_LC_2728)
set_location u_core.u_sump2.trigger_ptr_8_THRU_LUT4_0 6 2 0 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[8]_LC_2729)
set_location u_core.u_sump2.trigger_ptr[8] 6 2 0 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[8]_LC_2729)
set_location u_core.u_sump2.trigger_ptr_9_THRU_LUT4_0 6 2 1 # SB_LUT4 (LogicCell: u_core.u_sump2.trigger_ptr[9]_LC_2730)
set_location u_core.u_sump2.trigger_ptr[9] 6 2 1 # SB_DFFE (LogicCell: u_core.u_sump2.trigger_ptr[9]_LC_2730)
set_location u_core.u_sump2.triggered_jk_p1_THRU_LUT4_0 15 9 0 # SB_LUT4 (LogicCell: u_core.u_sump2.triggered_jk_p1_LC_2731)
set_location u_core.u_sump2.triggered_jk_p1 15 9 0 # SB_DFF (LogicCell: u_core.u_sump2.triggered_jk_p1_LC_2731)
set_location u_core.u_sump2.user_addr_0_THRU_LUT4_0 11 6 0 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[0]_LC_2732)
set_location u_core.u_sump2.user_addr[0] 11 6 0 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[0]_LC_2732)
set_location u_core.u_sump2.user_addr_1_THRU_LUT4_0 11 6 1 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[1]_LC_2733)
set_location u_core.u_sump2.user_addr[1] 11 6 1 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[1]_LC_2733)
set_location u_core.u_sump2.user_addr_2_THRU_LUT4_0 11 6 2 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[2]_LC_2734)
set_location u_core.u_sump2.user_addr[2] 11 6 2 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[2]_LC_2734)
set_location u_core.u_sump2.user_addr_3_THRU_LUT4_0 11 6 3 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[3]_LC_2735)
set_location u_core.u_sump2.user_addr[3] 11 6 3 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[3]_LC_2735)
set_location u_core.u_sump2.user_addr_4_THRU_LUT4_0 11 6 4 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[4]_LC_2736)
set_location u_core.u_sump2.user_addr[4] 11 6 4 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[4]_LC_2736)
set_location u_core.u_sump2.user_addr_5_THRU_LUT4_0 11 6 5 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[5]_LC_2737)
set_location u_core.u_sump2.user_addr[5] 11 6 5 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[5]_LC_2737)
set_location u_core.u_sump2.user_addr_6_THRU_LUT4_0 11 6 6 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[6]_LC_2738)
set_location u_core.u_sump2.user_addr[6] 11 6 6 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[6]_LC_2738)
set_location u_core.u_sump2.user_addr_7_THRU_LUT4_0 11 8 4 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[7]_LC_2739)
set_location u_core.u_sump2.user_addr[7] 11 8 4 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[7]_LC_2739)
set_location u_core.u_sump2.user_addr_8_THRU_LUT4_0 11 8 3 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[8]_LC_2740)
set_location u_core.u_sump2.user_addr[8] 11 8 3 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[8]_LC_2740)
set_location u_core.u_sump2.user_addr_9_THRU_LUT4_0 11 8 5 # SB_LUT4 (LogicCell: u_core.u_sump2.user_addr[9]_LC_2741)
set_location u_core.u_sump2.user_addr[9] 11 8 5 # SB_DFFE (LogicCell: u_core.u_sump2.user_addr[9]_LC_2741)
set_location u_core.u_sump2.xfer_clr_THRU_LUT4_0 12 7 3 # SB_LUT4 (LogicCell: u_core.u_sump2.xfer_clr_LC_2742)
set_location u_core.u_sump2.xfer_clr 12 7 3 # SB_DFF (LogicCell: u_core.u_sump2.xfer_clr_LC_2742)
set_location u_mesa_core.tx_busy_sr_0_THRU_LUT4_0 18 12 6 # SB_LUT4 (LogicCell: u_mesa_core.tx_busy_sr[0]_LC_2743)
set_location u_mesa_core.tx_busy_sr[0] 18 12 6 # SB_DFF (LogicCell: u_mesa_core.tx_busy_sr[0]_LC_2743)
set_location u_mesa_core.tx_busy_sr_1_THRU_LUT4_0 18 12 5 # SB_LUT4 (LogicCell: u_mesa_core.tx_busy_sr[1]_LC_2744)
set_location u_mesa_core.tx_busy_sr[1] 18 12 5 # SB_DFF (LogicCell: u_mesa_core.tx_busy_sr[1]_LC_2744)
set_location u_mesa_core.tx_busy_sr_2_THRU_LUT4_0 18 12 1 # SB_LUT4 (LogicCell: u_mesa_core.tx_busy_sr[2]_LC_2745)
set_location u_mesa_core.tx_busy_sr[2] 18 12 1 # SB_DFF (LogicCell: u_mesa_core.tx_busy_sr[2]_LC_2745)
set_location u_mesa_core.tx_busy_sr_3_THRU_LUT4_0 18 13 6 # SB_LUT4 (LogicCell: u_mesa_core.tx_busy_sr[3]_LC_2746)
set_location u_mesa_core.tx_busy_sr[3] 18 13 6 # SB_DFF (LogicCell: u_mesa_core.tx_busy_sr[3]_LC_2746)
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F_1_u_mesa_core.u_mesa2ctrl.subslot_ctrl_8_REP_LUT4_0 20 18 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[8]_LC_2747)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[8] 20 18 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[8]_LC_2747)
set_location u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_THRU_LUT4_0 20 17 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_LC_2748)
set_location u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1 20 17 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_LC_2748)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_THRU_LUT4_0 20 19 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[0]_LC_2749)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[0] 20 19 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[0]_LC_2749)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_1_THRU_LUT4_0 20 19 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[1]_LC_2750)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[1] 20 19 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[1]_LC_2750)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_2_THRU_LUT4_0 20 19 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[2]_LC_2751)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[2] 20 19 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[2]_LC_2751)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_3_THRU_LUT4_0 20 19 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[3]_LC_2752)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[3] 20 19 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[3]_LC_2752)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_4_THRU_LUT4_0 20 19 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[4]_LC_2753)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[4] 20 19 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[4]_LC_2753)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_5_THRU_LUT4_0 20 19 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[5]_LC_2754)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[5] 20 19 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[5]_LC_2754)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_6_THRU_LUT4_0 20 19 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[6]_LC_2755)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[6] 20 19 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[6]_LC_2755)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_7_THRU_LUT4_0 20 19 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[7]_LC_2756)
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[7] 20 19 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2ctrl.subslot_ctrl[7]_LC_2756)
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE_1_u_mesa_core.u_mesa2lb.dword_rdy_REP_LUT4_0 22 16 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_rdy_LC_2757)
set_location u_mesa_core.u_mesa2lb.dword_rdy 22 16 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.dword_rdy_LC_2757)
set_location u_mesa_core.u_mesa2lb.dword_sr_0_THRU_LUT4_0 20 15 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[0]_LC_2758)
set_location u_mesa_core.u_mesa2lb.dword_sr[0] 20 15 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[0]_LC_2758)
set_location u_mesa_core.u_mesa2lb.dword_sr_1_THRU_LUT4_0 19 20 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[1]_LC_2759)
set_location u_mesa_core.u_mesa2lb.dword_sr[1] 19 20 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[1]_LC_2759)
set_location u_mesa_core.u_mesa2lb.dword_sr_10_THRU_LUT4_0 19 20 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[10]_LC_2760)
set_location u_mesa_core.u_mesa2lb.dword_sr[10] 19 20 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[10]_LC_2760)
set_location u_mesa_core.u_mesa2lb.dword_sr_11_THRU_LUT4_0 23 19 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[11]_LC_2761)
set_location u_mesa_core.u_mesa2lb.dword_sr[11] 23 19 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[11]_LC_2761)
set_location u_mesa_core.u_mesa2lb.dword_sr_12_THRU_LUT4_0 23 19 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[12]_LC_2762)
set_location u_mesa_core.u_mesa2lb.dword_sr[12] 23 19 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[12]_LC_2762)
set_location u_mesa_core.u_mesa2lb.dword_sr_13_THRU_LUT4_0 23 19 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[13]_LC_2763)
set_location u_mesa_core.u_mesa2lb.dword_sr[13] 23 19 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[13]_LC_2763)
set_location u_mesa_core.u_mesa2lb.dword_sr_14_THRU_LUT4_0 23 19 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[14]_LC_2764)
set_location u_mesa_core.u_mesa2lb.dword_sr[14] 23 19 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[14]_LC_2764)
set_location u_mesa_core.u_mesa2lb.dword_sr_15_THRU_LUT4_0 20 15 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[15]_LC_2765)
set_location u_mesa_core.u_mesa2lb.dword_sr[15] 20 15 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[15]_LC_2765)
set_location u_mesa_core.u_mesa2lb.dword_sr_16_THRU_LUT4_0 19 19 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[16]_LC_2766)
set_location u_mesa_core.u_mesa2lb.dword_sr[16] 19 19 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[16]_LC_2766)
set_location u_mesa_core.u_mesa2lb.dword_sr_17_THRU_LUT4_0 19 20 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[17]_LC_2767)
set_location u_mesa_core.u_mesa2lb.dword_sr[17] 19 20 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[17]_LC_2767)
set_location u_mesa_core.u_mesa2lb.dword_sr_18_THRU_LUT4_0 19 20 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[18]_LC_2768)
set_location u_mesa_core.u_mesa2lb.dword_sr[18] 19 20 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[18]_LC_2768)
set_location u_mesa_core.u_mesa2lb.dword_sr_19_THRU_LUT4_0 23 19 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[19]_LC_2769)
set_location u_mesa_core.u_mesa2lb.dword_sr[19] 23 19 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[19]_LC_2769)
set_location u_mesa_core.u_mesa2lb.dword_sr_2_THRU_LUT4_0 19 20 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[2]_LC_2770)
set_location u_mesa_core.u_mesa2lb.dword_sr[2] 19 20 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[2]_LC_2770)
set_location u_mesa_core.u_mesa2lb.dword_sr_20_THRU_LUT4_0 20 16 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[20]_LC_2771)
set_location u_mesa_core.u_mesa2lb.dword_sr[20] 20 16 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[20]_LC_2771)
set_location u_mesa_core.u_mesa2lb.dword_sr_21_THRU_LUT4_0 20 16 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[21]_LC_2772)
set_location u_mesa_core.u_mesa2lb.dword_sr[21] 20 16 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[21]_LC_2772)
set_location u_mesa_core.u_mesa2lb.dword_sr_22_THRU_LUT4_0 20 15 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[22]_LC_2773)
set_location u_mesa_core.u_mesa2lb.dword_sr[22] 20 15 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[22]_LC_2773)
set_location u_mesa_core.u_mesa2lb.dword_sr_23_THRU_LUT4_0 20 15 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[23]_LC_2774)
set_location u_mesa_core.u_mesa2lb.dword_sr[23] 20 15 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[23]_LC_2774)
set_location u_mesa_core.u_mesa2lb.dword_sr_24_THRU_LUT4_0 19 19 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[24]_LC_2775)
set_location u_mesa_core.u_mesa2lb.dword_sr[24] 19 19 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[24]_LC_2775)
set_location u_mesa_core.u_mesa2lb.dword_sr_25_THRU_LUT4_0 19 19 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[25]_LC_2776)
set_location u_mesa_core.u_mesa2lb.dword_sr[25] 19 19 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[25]_LC_2776)
set_location u_mesa_core.u_mesa2lb.dword_sr_26_THRU_LUT4_0 19 19 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[26]_LC_2777)
set_location u_mesa_core.u_mesa2lb.dword_sr[26] 19 19 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[26]_LC_2777)
set_location u_mesa_core.u_mesa2lb.dword_sr_27_THRU_LUT4_0 19 19 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[27]_LC_2778)
set_location u_mesa_core.u_mesa2lb.dword_sr[27] 19 19 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[27]_LC_2778)
set_location u_mesa_core.u_mesa2lb.dword_sr_28_THRU_LUT4_0 20 16 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[28]_LC_2779)
set_location u_mesa_core.u_mesa2lb.dword_sr[28] 20 16 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[28]_LC_2779)
set_location u_mesa_core.u_mesa2lb.dword_sr_29_THRU_LUT4_0 20 16 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[29]_LC_2780)
set_location u_mesa_core.u_mesa2lb.dword_sr[29] 20 16 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[29]_LC_2780)
set_location u_mesa_core.u_mesa2lb.dword_sr_3_THRU_LUT4_0 23 19 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[3]_LC_2781)
set_location u_mesa_core.u_mesa2lb.dword_sr[3] 23 19 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[3]_LC_2781)
set_location u_mesa_core.u_mesa2lb.dword_sr_30_THRU_LUT4_0 20 15 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[30]_LC_2782)
set_location u_mesa_core.u_mesa2lb.dword_sr[30] 20 15 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[30]_LC_2782)
set_location u_mesa_core.u_mesa2lb.dword_sr_31_THRU_LUT4_0 20 15 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[31]_LC_2783)
set_location u_mesa_core.u_mesa2lb.dword_sr[31] 20 15 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[31]_LC_2783)
set_location u_mesa_core.u_mesa2lb.dword_sr_4_THRU_LUT4_0 23 19 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[4]_LC_2784)
set_location u_mesa_core.u_mesa2lb.dword_sr[4] 23 19 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[4]_LC_2784)
set_location u_mesa_core.u_mesa2lb.dword_sr_5_THRU_LUT4_0 23 19 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[5]_LC_2785)
set_location u_mesa_core.u_mesa2lb.dword_sr[5] 23 19 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[5]_LC_2785)
set_location u_mesa_core.u_mesa2lb.dword_sr_6_THRU_LUT4_0 20 15 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[6]_LC_2786)
set_location u_mesa_core.u_mesa2lb.dword_sr[6] 20 15 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[6]_LC_2786)
set_location u_mesa_core.u_mesa2lb.dword_sr_7_THRU_LUT4_0 20 15 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[7]_LC_2787)
set_location u_mesa_core.u_mesa2lb.dword_sr[7] 20 15 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[7]_LC_2787)
set_location u_mesa_core.u_mesa2lb.dword_sr_8_THRU_LUT4_0 19 20 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[8]_LC_2788)
set_location u_mesa_core.u_mesa2lb.dword_sr[8] 19 20 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[8]_LC_2788)
set_location u_mesa_core.u_mesa2lb.dword_sr_9_THRU_LUT4_0 19 20 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[9]_LC_2789)
set_location u_mesa_core.u_mesa2lb.dword_sr[9] 19 20 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.dword_sr[9]_LC_2789)
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0_12_u_mesa_core.u_mesa2lb.lb_user_jk_e_REP_LUT4_0 19 17 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_user_jk_e_LC_2790)
set_location u_mesa_core.u_mesa2lb.lb_user_jk_e 19 17 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_user_jk_e_LC_2790)
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_12_u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_REP_LUT4_0 19 17 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_LC_2791)
set_location u_mesa_core.u_mesa2lb.lb_prom_jk_e_0 19 17 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_LC_2791)
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR_2_u_mesa_core.u_mesa2lb.ro_header_rdy_REP_LUT4_0 22 16 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.ro_header_rdy_LC_2792)
set_location u_mesa_core.u_mesa2lb.ro_header_rdy 22 16 4 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.ro_header_rdy_LC_2792)
set_location u_mesa_core.u_mesa2lb.lb_addr_0_THRU_LUT4_0 19 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[0]_LC_2793)
set_location u_mesa_core.u_mesa2lb.lb_addr[0] 19 14 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[0]_LC_2793)
set_location u_mesa_core.u_mesa2lb.lb_addr_1_THRU_LUT4_0 19 14 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[1]_LC_2794)
set_location u_mesa_core.u_mesa2lb.lb_addr[1] 19 14 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[1]_LC_2794)
set_location u_mesa_core.u_mesa2lb.lb_addr_2_THRU_LUT4_0 18 17 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[2]_LC_2795)
set_location u_mesa_core.u_mesa2lb.lb_addr[2] 18 17 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[2]_LC_2795)
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c 18 17 0 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[2]_LC_2795)
set_location u_mesa_core.u_mesa2lb.lb_addr_3_THRU_LUT4_0 19 14 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[3]_LC_2796)
set_location u_mesa_core.u_mesa2lb.lb_addr[3] 19 14 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[3]_LC_2796)
set_location u_mesa_core.u_mesa2lb.lb_addr_4_THRU_LUT4_0 19 14 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[4]_LC_2797)
set_location u_mesa_core.u_mesa2lb.lb_addr[4] 19 14 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[4]_LC_2797)
set_location u_mesa_core.u_mesa2lb.lb_addr_5_THRU_LUT4_0 19 14 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[5]_LC_2798)
set_location u_mesa_core.u_mesa2lb.lb_addr[5] 19 14 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[5]_LC_2798)
set_location u_mesa_core.u_mesa2lb.lb_addr_6_THRU_LUT4_0 18 17 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[6]_LC_2799)
set_location u_mesa_core.u_mesa2lb.lb_addr[6] 18 17 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[6]_LC_2799)
set_location u_mesa_core.u_mesa2lb.lb_addr_7_THRU_LUT4_0 18 17 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[7]_LC_2800)
set_location u_mesa_core.u_mesa2lb.lb_addr[7] 18 17 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_addr[7]_LC_2800)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_0_THRU_LUT4_0 20 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[0]_LC_2801)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[0] 20 14 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[0]_LC_2801)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_1_THRU_LUT4_0 20 14 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[1]_LC_2802)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[1] 20 14 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[1]_LC_2802)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_10_THRU_LUT4_0 20 14 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[10]_LC_2803)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[10] 20 14 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[10]_LC_2803)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_11_THRU_LUT4_0 20 14 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[11]_LC_2804)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[11] 20 14 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[11]_LC_2804)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_12_THRU_LUT4_0 19 16 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[12]_LC_2805)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[12] 19 16 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[12]_LC_2805)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_13_THRU_LUT4_0 20 14 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[13]_LC_2806)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[13] 20 14 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[13]_LC_2806)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_14_THRU_LUT4_0 20 14 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[14]_LC_2807)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[14] 20 14 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[14]_LC_2807)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_15_THRU_LUT4_0 20 14 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[15]_LC_2808)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[15] 20 14 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[15]_LC_2808)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_16_THRU_LUT4_0 20 14 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[16]_LC_2809)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[16] 20 14 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[16]_LC_2809)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_17_THRU_LUT4_0 19 16 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[17]_LC_2810)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[17] 19 16 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[17]_LC_2810)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_18_THRU_LUT4_0 19 16 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[18]_LC_2811)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[18] 19 16 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[18]_LC_2811)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_19_THRU_LUT4_0 19 16 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[19]_LC_2812)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[19] 19 16 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[19]_LC_2812)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_2_THRU_LUT4_0 19 18 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[2]_LC_2813)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[2] 19 18 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[2]_LC_2813)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_20_THRU_LUT4_0 19 16 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[20]_LC_2814)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[20] 19 16 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[20]_LC_2814)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_21_THRU_LUT4_0 19 16 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[21]_LC_2815)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[21] 19 16 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[21]_LC_2815)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_22_THRU_LUT4_0 18 20 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[22]_LC_2816)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[22] 18 20 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[22]_LC_2816)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_23_THRU_LUT4_0 19 16 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[23]_LC_2817)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[23] 19 16 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[23]_LC_2817)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_24_THRU_LUT4_0 19 16 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[24]_LC_2818)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[24] 19 16 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[24]_LC_2818)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_25_THRU_LUT4_0 18 20 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[25]_LC_2819)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[25] 18 20 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[25]_LC_2819)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_26_THRU_LUT4_0 17 19 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[26]_LC_2820)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[26] 17 19 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[26]_LC_2820)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_27_THRU_LUT4_0 18 20 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[27]_LC_2821)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[27] 18 20 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[27]_LC_2821)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_28_THRU_LUT4_0 18 20 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[28]_LC_2822)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[28] 18 20 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[28]_LC_2822)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_29_THRU_LUT4_0 18 20 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[29]_LC_2823)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[29] 18 20 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[29]_LC_2823)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_3_THRU_LUT4_0 17 19 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[3]_LC_2824)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[3] 17 19 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[3]_LC_2824)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_30_THRU_LUT4_0 17 19 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[30]_LC_2825)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[30] 17 19 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[30]_LC_2825)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_31_THRU_LUT4_0 18 20 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[31]_LC_2826)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[31] 18 20 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[31]_LC_2826)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_4_THRU_LUT4_0 19 18 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[4]_LC_2827)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[4] 19 18 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[4]_LC_2827)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_5_THRU_LUT4_0 19 18 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[5]_LC_2828)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[5] 19 18 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[5]_LC_2828)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_6_THRU_LUT4_0 17 19 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[6]_LC_2829)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[6] 17 19 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[6]_LC_2829)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_7_THRU_LUT4_0 17 19 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[7]_LC_2830)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[7] 17 19 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[7]_LC_2830)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_8_THRU_LUT4_0 17 19 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[8]_LC_2831)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[8] 17 19 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[8]_LC_2831)
set_location u_mesa_core.u_mesa2lb.lb_wr_d_9_THRU_LUT4_0 17 19 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[9]_LC_2832)
set_location u_mesa_core.u_mesa2lb.lb_wr_d[9] 17 19 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa2lb.lb_wr_d[9]_LC_2832)
set_location u_mesa_core.u_mesa2lb.rd_done_p1_THRU_LUT4_0 22 19 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rd_done_p1_LC_2833)
set_location u_mesa_core.u_mesa2lb.rd_done_p1 22 19 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rd_done_p1_LC_2833)
set_location u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_u_mesa_core.u_mesa2lb.lb_rd_loc_REP_LUT4_0 15 15 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_loc_LC_2834)
set_location u_mesa_core.u_mesa2lb.lb_rd_loc 15 15 2 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.lb_rd_loc_LC_2834)
set_location u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_THRU_LUT4_0 20 17 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_LC_2835)
set_location u_mesa_core.u_mesa2lb.rx_byte_rdy_p2 20 17 1 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_LC_2835)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p1_0_THRU_LUT4_0 22 16 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p1[0]_LC_2836)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p1[0] 22 16 5 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p1[0]_LC_2836)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p2_0_THRU_LUT4_0 22 16 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p2[0]_LC_2837)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p2[0] 22 16 6 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p2[0]_LC_2837)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p3_0_THRU_LUT4_0 22 16 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p3[0]_LC_2838)
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p3[0] 22 16 3 # SB_DFF (LogicCell: u_mesa_core.u_mesa2lb.rx_byte_stop_p3[0]_LC_2838)
set_location u_mesa_core.u_mesa_decode.byte_rdy_p1_THRU_LUT4_0 19 15 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_p1_LC_2839)
set_location u_mesa_core.u_mesa_decode.byte_rdy_p1 19 15 7 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.byte_rdy_p1_LC_2839)
set_location u_mesa_core.u_mesa_decode.byte_sr_0_THRU_LUT4_0 24 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[0]_LC_2840)
set_location u_mesa_core.u_mesa_decode.byte_sr[0] 24 14 0 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[0]_LC_2840)
set_location u_mesa_core.u_mesa_decode.byte_sr_1_THRU_LUT4_0 24 14 2 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[1]_LC_2841)
set_location u_mesa_core.u_mesa_decode.byte_sr[1] 24 14 2 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[1]_LC_2841)
set_location u_mesa_core.u_mesa_decode.byte_sr_2_THRU_LUT4_0 24 14 4 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[2]_LC_2842)
set_location u_mesa_core.u_mesa_decode.byte_sr[2] 24 14 4 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[2]_LC_2842)
set_location u_mesa_core.u_mesa_decode.byte_sr_3_THRU_LUT4_0 24 14 6 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[3]_LC_2843)
set_location u_mesa_core.u_mesa_decode.byte_sr[3] 24 14 6 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[3]_LC_2843)
set_location u_mesa_core.u_mesa_decode.byte_sr_4_THRU_LUT4_0 24 14 1 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[4]_LC_2844)
set_location u_mesa_core.u_mesa_decode.byte_sr[4] 24 14 1 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[4]_LC_2844)
set_location u_mesa_core.u_mesa_decode.byte_sr_5_THRU_LUT4_0 24 14 3 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[5]_LC_2845)
set_location u_mesa_core.u_mesa_decode.byte_sr[5] 24 14 3 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[5]_LC_2845)
set_location u_mesa_core.u_mesa_decode.byte_sr_6_THRU_LUT4_0 24 14 5 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[6]_LC_2846)
set_location u_mesa_core.u_mesa_decode.byte_sr[6] 24 14 5 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[6]_LC_2846)
set_location u_mesa_core.u_mesa_decode.byte_sr_7_THRU_LUT4_0 24 14 7 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[7]_LC_2847)
set_location u_mesa_core.u_mesa_decode.byte_sr[7] 24 14 7 # SB_DFFE (LogicCell: u_mesa_core.u_mesa_decode.byte_sr[7]_LC_2847)
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1_THRU_LUT4_0 12 14 0 # SB_LUT4 (LogicCell: u_mesa_core.u_mesa_decode.rx_in_rdy_p1_LC_2848)
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1 12 14 0 # SB_DFF (LogicCell: u_mesa_core.u_mesa_decode.rx_in_rdy_p1_LC_2848)
set_location u_mesa_pi_spi.bit_cnt_RNIDUPD_1_u_mesa_pi_spi.rdy_loc_REP_LUT4_0 16 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rdy_loc_LC_2849)
set_location u_mesa_pi_spi.rdy_loc 16 5 0 # SB_DFFR (LogicCell: u_mesa_pi_spi.rdy_loc_LC_2849)
set_location u_mesa_pi_spi.cs_l_meta_THRU_LUT4_0 19 12 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.cs_l_meta_LC_2850)
set_location u_mesa_pi_spi.cs_l_meta 19 12 5 # SB_DFF (LogicCell: u_mesa_pi_spi.cs_l_meta_LC_2850)
set_location u_mesa_pi_spi.cs_l_p1_THRU_LUT4_0 19 12 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.cs_l_p1_LC_2851)
set_location u_mesa_pi_spi.cs_l_p1 19 12 4 # SB_DFF (LogicCell: u_mesa_pi_spi.cs_l_p1_LC_2851)
set_location u_mesa_pi_spi.cs_l_p2_THRU_LUT4_0 19 12 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.cs_l_p2_LC_2852)
set_location u_mesa_pi_spi.cs_l_p2 19 12 3 # SB_DFF (LogicCell: u_mesa_pi_spi.cs_l_p2_LC_2852)
set_location u_mesa_pi_spi.miso_sr_rst_THRU_LUT4_0 24 16 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_LC_2853)
set_location u_mesa_pi_spi.miso_sr_rst 24 16 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_LC_2853)
set_location u_mesa_pi_spi.miso_sr_rst_0_THRU_LUT4_0 24 15 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_0_LC_2854)
set_location u_mesa_pi_spi.miso_sr_rst_0 24 15 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_0_LC_2854)
set_location u_mesa_pi_spi.miso_sr_rst_1_THRU_LUT4_0 19 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_1_LC_2855)
set_location u_mesa_pi_spi.miso_sr_rst_1 19 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_1_LC_2855)
set_location u_mesa_pi_spi.miso_sr_rst_10_THRU_LUT4_0 24 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_10_LC_2856)
set_location u_mesa_pi_spi.miso_sr_rst_10 24 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_10_LC_2856)
set_location u_mesa_pi_spi.miso_sr_rst_11_THRU_LUT4_0 17 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_11_LC_2857)
set_location u_mesa_pi_spi.miso_sr_rst_11 17 3 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_11_LC_2857)
set_location u_mesa_pi_spi.miso_sr_rst_12_THRU_LUT4_0 18 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_12_LC_2858)
set_location u_mesa_pi_spi.miso_sr_rst_12 18 5 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_12_LC_2858)
set_location u_mesa_pi_spi.miso_sr_rst_13_THRU_LUT4_0 17 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_13_LC_2859)
set_location u_mesa_pi_spi.miso_sr_rst_13 17 4 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_13_LC_2859)
set_location u_mesa_pi_spi.miso_sr_rst_14_THRU_LUT4_0 20 13 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_14_LC_2860)
set_location u_mesa_pi_spi.miso_sr_rst_14 20 13 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_14_LC_2860)
set_location u_mesa_pi_spi.miso_sr_rst_15_THRU_LUT4_0 24 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_15_LC_2861)
set_location u_mesa_pi_spi.miso_sr_rst_15 24 6 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_15_LC_2861)
set_location u_mesa_pi_spi.miso_sr_rst_16_THRU_LUT4_0 16 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_16_LC_2862)
set_location u_mesa_pi_spi.miso_sr_rst_16 16 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_16_LC_2862)
set_location u_mesa_pi_spi.miso_sr_rst_17_THRU_LUT4_0 24 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_17_LC_2863)
set_location u_mesa_pi_spi.miso_sr_rst_17 24 4 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_17_LC_2863)
set_location u_mesa_pi_spi.miso_sr_rst_18_THRU_LUT4_0 17 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_18_LC_2864)
set_location u_mesa_pi_spi.miso_sr_rst_18 17 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_18_LC_2864)
set_location u_mesa_pi_spi.miso_sr_rst_19_THRU_LUT4_0 24 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_19_LC_2865)
set_location u_mesa_pi_spi.miso_sr_rst_19 24 5 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_19_LC_2865)
set_location u_mesa_pi_spi.miso_sr_rst_2_THRU_LUT4_0 19 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_2_LC_2866)
set_location u_mesa_pi_spi.miso_sr_rst_2 19 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_2_LC_2866)
set_location u_mesa_pi_spi.miso_sr_rst_20_THRU_LUT4_0 22 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_20_LC_2867)
set_location u_mesa_pi_spi.miso_sr_rst_20 22 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_20_LC_2867)
set_location u_mesa_pi_spi.miso_sr_rst_21_THRU_LUT4_0 19 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_21_LC_2868)
set_location u_mesa_pi_spi.miso_sr_rst_21 19 3 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_21_LC_2868)
set_location u_mesa_pi_spi.miso_sr_rst_22_THRU_LUT4_0 18 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_22_LC_2869)
set_location u_mesa_pi_spi.miso_sr_rst_22 18 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_22_LC_2869)
set_location u_mesa_pi_spi.miso_sr_rst_23_THRU_LUT4_0 23 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_23_LC_2870)
set_location u_mesa_pi_spi.miso_sr_rst_23 23 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_23_LC_2870)
set_location u_mesa_pi_spi.miso_sr_rst_24_THRU_LUT4_0 24 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_24_LC_2871)
set_location u_mesa_pi_spi.miso_sr_rst_24 24 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_24_LC_2871)
set_location u_mesa_pi_spi.miso_sr_rst_25_THRU_LUT4_0 20 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_25_LC_2872)
set_location u_mesa_pi_spi.miso_sr_rst_25 20 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_25_LC_2872)
set_location u_mesa_pi_spi.miso_sr_rst_26_THRU_LUT4_0 20 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_26_LC_2873)
set_location u_mesa_pi_spi.miso_sr_rst_26 20 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_26_LC_2873)
set_location u_mesa_pi_spi.miso_sr_rst_27_THRU_LUT4_0 17 5 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_27_LC_2874)
set_location u_mesa_pi_spi.miso_sr_rst_27 17 5 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_27_LC_2874)
set_location u_mesa_pi_spi.miso_sr_rst_28_THRU_LUT4_0 18 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_28_LC_2875)
set_location u_mesa_pi_spi.miso_sr_rst_28 18 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_28_LC_2875)
set_location u_mesa_pi_spi.miso_sr_rst_29_THRU_LUT4_0 24 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_29_LC_2876)
set_location u_mesa_pi_spi.miso_sr_rst_29 24 3 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_29_LC_2876)
set_location u_mesa_pi_spi.miso_sr_rst_3_THRU_LUT4_0 15 4 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_3_LC_2877)
set_location u_mesa_pi_spi.miso_sr_rst_3 15 4 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_3_LC_2877)
set_location u_mesa_pi_spi.miso_sr_rst_30_THRU_LUT4_0 23 2 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_30_LC_2878)
set_location u_mesa_pi_spi.miso_sr_rst_30 23 2 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_30_LC_2878)
set_location u_mesa_pi_spi.miso_sr_rst_4_THRU_LUT4_0 15 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_4_LC_2879)
set_location u_mesa_pi_spi.miso_sr_rst_4 15 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_4_LC_2879)
set_location u_mesa_pi_spi.miso_sr_rst_5_THRU_LUT4_0 15 3 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_5_LC_2880)
set_location u_mesa_pi_spi.miso_sr_rst_5 15 3 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_5_LC_2880)
set_location u_mesa_pi_spi.miso_sr_rst_6_THRU_LUT4_0 17 1 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_6_LC_2881)
set_location u_mesa_pi_spi.miso_sr_rst_6 17 1 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_6_LC_2881)
set_location u_mesa_pi_spi.miso_sr_rst_7_THRU_LUT4_0 22 15 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_7_LC_2882)
set_location u_mesa_pi_spi.miso_sr_rst_7 22 15 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_7_LC_2882)
set_location u_mesa_pi_spi.miso_sr_rst_8_THRU_LUT4_0 23 16 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_8_LC_2883)
set_location u_mesa_pi_spi.miso_sr_rst_8 23 16 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_8_LC_2883)
set_location u_mesa_pi_spi.miso_sr_rst_9_THRU_LUT4_0 24 11 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.miso_sr_rst_9_LC_2884)
set_location u_mesa_pi_spi.miso_sr_rst_9 24 11 0 # SB_DFFNR (LogicCell: u_mesa_pi_spi.miso_sr_rst_9_LC_2884)
set_location u_mesa_pi_spi.nib_sr_e_0_0_THRU_LUT4_0 24 12 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.nib_sr_e_0[0]_LC_2885)
set_location u_mesa_pi_spi.nib_sr_e_0[0] 24 12 0 # SB_DFFE (LogicCell: u_mesa_pi_spi.nib_sr_e_0[0]_LC_2885)
set_location u_mesa_pi_spi.nib_sr_e_0_1_THRU_LUT4_0 24 12 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.nib_sr_e_0[1]_LC_2886)
set_location u_mesa_pi_spi.nib_sr_e_0[1] 24 12 1 # SB_DFFE (LogicCell: u_mesa_pi_spi.nib_sr_e_0[1]_LC_2886)
set_location u_mesa_pi_spi.nib_sr_e_0_2_THRU_LUT4_0 24 12 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.nib_sr_e_0[2]_LC_2887)
set_location u_mesa_pi_spi.nib_sr_e_0[2] 24 12 2 # SB_DFFE (LogicCell: u_mesa_pi_spi.nib_sr_e_0[2]_LC_2887)
set_location u_mesa_pi_spi.rd_d_xfer_0_THRU_LUT4_0 17 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[0]_LC_2888)
set_location u_mesa_pi_spi.rd_d_xfer[0] 17 6 0 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[0]_LC_2888)
set_location u_mesa_pi_spi.rd_d_xfer_1_THRU_LUT4_0 17 6 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[1]_LC_2889)
set_location u_mesa_pi_spi.rd_d_xfer[1] 17 6 1 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[1]_LC_2889)
set_location u_mesa_pi_spi.rd_d_xfer_10_THRU_LUT4_0 20 11 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[10]_LC_2890)
set_location u_mesa_pi_spi.rd_d_xfer[10] 20 11 4 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[10]_LC_2890)
set_location u_mesa_pi_spi.rd_d_xfer_11_THRU_LUT4_0 17 6 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[11]_LC_2891)
set_location u_mesa_pi_spi.rd_d_xfer[11] 17 6 3 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[11]_LC_2891)
set_location u_mesa_pi_spi.rd_d_xfer_12_THRU_LUT4_0 17 6 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[12]_LC_2892)
set_location u_mesa_pi_spi.rd_d_xfer[12] 17 6 4 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[12]_LC_2892)
set_location u_mesa_pi_spi.rd_d_xfer_13_THRU_LUT4_0 17 6 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[13]_LC_2893)
set_location u_mesa_pi_spi.rd_d_xfer[13] 17 6 5 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[13]_LC_2893)
set_location u_mesa_pi_spi.rd_d_xfer_14_THRU_LUT4_0 17 6 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[14]_LC_2894)
set_location u_mesa_pi_spi.rd_d_xfer[14] 17 6 6 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[14]_LC_2894)
set_location u_mesa_pi_spi.rd_d_xfer_15_THRU_LUT4_0 17 6 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[15]_LC_2895)
set_location u_mesa_pi_spi.rd_d_xfer[15] 17 6 7 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[15]_LC_2895)
set_location u_mesa_pi_spi.rd_d_xfer_16_THRU_LUT4_0 20 11 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[16]_LC_2896)
set_location u_mesa_pi_spi.rd_d_xfer[16] 20 11 0 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[16]_LC_2896)
set_location u_mesa_pi_spi.rd_d_xfer_17_THRU_LUT4_0 19 10 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[17]_LC_2897)
set_location u_mesa_pi_spi.rd_d_xfer[17] 19 10 4 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[17]_LC_2897)
set_location u_mesa_pi_spi.rd_d_xfer_18_THRU_LUT4_0 20 11 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[18]_LC_2898)
set_location u_mesa_pi_spi.rd_d_xfer[18] 20 11 2 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[18]_LC_2898)
set_location u_mesa_pi_spi.rd_d_xfer_19_THRU_LUT4_0 20 11 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[19]_LC_2899)
set_location u_mesa_pi_spi.rd_d_xfer[19] 20 11 3 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[19]_LC_2899)
set_location u_mesa_pi_spi.rd_d_xfer_2_THRU_LUT4_0 17 6 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[2]_LC_2900)
set_location u_mesa_pi_spi.rd_d_xfer[2] 17 6 2 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[2]_LC_2900)
set_location u_mesa_pi_spi.rd_d_xfer_20_THRU_LUT4_0 19 10 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[20]_LC_2901)
set_location u_mesa_pi_spi.rd_d_xfer[20] 19 10 7 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[20]_LC_2901)
set_location u_mesa_pi_spi.rd_d_xfer_21_THRU_LUT4_0 19 10 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[21]_LC_2902)
set_location u_mesa_pi_spi.rd_d_xfer[21] 19 10 0 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[21]_LC_2902)
set_location u_mesa_pi_spi.rd_d_xfer_22_THRU_LUT4_0 20 11 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[22]_LC_2903)
set_location u_mesa_pi_spi.rd_d_xfer[22] 20 11 1 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[22]_LC_2903)
set_location u_mesa_pi_spi.rd_d_xfer_23_THRU_LUT4_0 20 11 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[23]_LC_2904)
set_location u_mesa_pi_spi.rd_d_xfer[23] 20 11 6 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[23]_LC_2904)
set_location u_mesa_pi_spi.rd_d_xfer_24_THRU_LUT4_0 19 10 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[24]_LC_2905)
set_location u_mesa_pi_spi.rd_d_xfer[24] 19 10 1 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[24]_LC_2905)
set_location u_mesa_pi_spi.rd_d_xfer_25_THRU_LUT4_0 19 10 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[25]_LC_2906)
set_location u_mesa_pi_spi.rd_d_xfer[25] 19 10 2 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[25]_LC_2906)
set_location u_mesa_pi_spi.rd_d_xfer_26_THRU_LUT4_0 19 10 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[26]_LC_2907)
set_location u_mesa_pi_spi.rd_d_xfer[26] 19 10 3 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[26]_LC_2907)
set_location u_mesa_pi_spi.rd_d_xfer_27_THRU_LUT4_0 20 11 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[27]_LC_2908)
set_location u_mesa_pi_spi.rd_d_xfer[27] 20 11 7 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[27]_LC_2908)
set_location u_mesa_pi_spi.rd_d_xfer_28_THRU_LUT4_0 20 9 7 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[28]_LC_2909)
set_location u_mesa_pi_spi.rd_d_xfer[28] 20 9 7 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[28]_LC_2909)
set_location u_mesa_pi_spi.rd_d_xfer_29_THRU_LUT4_0 20 9 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[29]_LC_2910)
set_location u_mesa_pi_spi.rd_d_xfer[29] 20 9 2 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[29]_LC_2910)
set_location u_mesa_pi_spi.rd_d_xfer_3_THRU_LUT4_0 20 11 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[3]_LC_2911)
set_location u_mesa_pi_spi.rd_d_xfer[3] 20 11 5 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[3]_LC_2911)
set_location u_mesa_pi_spi.rd_d_xfer_30_THRU_LUT4_0 20 9 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[30]_LC_2912)
set_location u_mesa_pi_spi.rd_d_xfer[30] 20 9 0 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[30]_LC_2912)
set_location u_mesa_pi_spi.rd_d_xfer_31_THRU_LUT4_0 20 9 1 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[31]_LC_2913)
set_location u_mesa_pi_spi.rd_d_xfer[31] 20 9 1 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[31]_LC_2913)
set_location u_mesa_pi_spi.rd_d_xfer_4_THRU_LUT4_0 19 10 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[4]_LC_2914)
set_location u_mesa_pi_spi.rd_d_xfer[4] 19 10 6 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[4]_LC_2914)
set_location u_mesa_pi_spi.rd_d_xfer_5_THRU_LUT4_0 20 9 3 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[5]_LC_2915)
set_location u_mesa_pi_spi.rd_d_xfer[5] 20 9 3 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[5]_LC_2915)
set_location u_mesa_pi_spi.rd_d_xfer_6_THRU_LUT4_0 20 9 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[6]_LC_2916)
set_location u_mesa_pi_spi.rd_d_xfer[6] 20 9 4 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[6]_LC_2916)
set_location u_mesa_pi_spi.rd_d_xfer_7_THRU_LUT4_0 20 9 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[7]_LC_2917)
set_location u_mesa_pi_spi.rd_d_xfer[7] 20 9 5 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[7]_LC_2917)
set_location u_mesa_pi_spi.rd_d_xfer_8_THRU_LUT4_0 20 9 6 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[8]_LC_2918)
set_location u_mesa_pi_spi.rd_d_xfer[8] 20 9 6 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[8]_LC_2918)
set_location u_mesa_pi_spi.rd_d_xfer_9_THRU_LUT4_0 19 10 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_d_xfer[9]_LC_2919)
set_location u_mesa_pi_spi.rd_d_xfer[9] 19 10 5 # SB_DFFE (LogicCell: u_mesa_pi_spi.rd_d_xfer[9]_LC_2919)
set_location u_mesa_pi_spi.rd_rdy_xfer_THRU_LUT4_0 13 9 4 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rd_rdy_xfer_LC_2920)
set_location u_mesa_pi_spi.rd_rdy_xfer 13 9 4 # SB_DFF (LogicCell: u_mesa_pi_spi.rd_rdy_xfer_LC_2920)
set_location u_mesa_pi_spi.rdy_meta_THRU_LUT4_0 13 5 5 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rdy_meta_LC_2921)
set_location u_mesa_pi_spi.rdy_meta 13 5 5 # SB_DFF (LogicCell: u_mesa_pi_spi.rdy_meta_LC_2921)
set_location u_mesa_pi_spi.rdy_p1_THRU_LUT4_0 12 6 0 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rdy_p1_LC_2922)
set_location u_mesa_pi_spi.rdy_p1 12 6 0 # SB_DFF (LogicCell: u_mesa_pi_spi.rdy_p1_LC_2922)
set_location u_mesa_pi_spi.rdy_p2_THRU_LUT4_0 12 6 2 # SB_LUT4 (LogicCell: u_mesa_pi_spi.rdy_p2_LC_2923)
set_location u_mesa_pi_spi.rdy_p2 12 6 2 # SB_DFF (LogicCell: u_mesa_pi_spi.rdy_p2_LC_2923)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0 20 8 1 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0_LC_2924)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0 17 13 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0_LC_2925)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0 19 15 6 # SB_LUT4 (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0_LC_2926)
set_location u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0 5 7 0 # SB_LUT4 (LogicCell: u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_2927)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c 20 7 7 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c_LC_2928)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c 20 7 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c_LC_2929)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c 20 7 6 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c_LC_2930)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c 20 7 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c_LC_2931)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c 20 7 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c_LC_2932)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c 20 7 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c_LC_2933)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c 20 7 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c_LC_2934)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c 20 7 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c_LC_2935)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c 20 8 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_LC_2936)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c 17 13 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c_LC_2937)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c 17 13 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c_LC_2938)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c 17 13 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c_LC_2939)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c 17 13 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c_LC_2940)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c 17 13 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_LC_2941)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c 17 13 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c_LC_2942)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c 19 15 2 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c_LC_2943)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c 19 15 0 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c_LC_2944)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c 19 15 4 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c_LC_2945)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c 19 15 3 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c_LC_2946)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c 19 15 5 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_LC_2947)
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c 19 15 1 # SB_CARRY (LogicCell: u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c_LC_2948)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c 5 2 5 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c_LC_2949)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c 5 2 0 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c_LC_2950)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c 5 2 3 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c_LC_2951)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c 5 2 4 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c_LC_2952)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c 5 2 2 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c_LC_2953)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c 5 2 1 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c_LC_2954)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c 5 2 7 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_LC_2955)
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c 5 2 6 # SB_CARRY (LogicCell: u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c_LC_2956)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c 5 6 0 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c_LC_2957)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c 5 6 1 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c_LC_2958)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c 5 6 2 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c_LC_2959)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c 5 6 3 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c_LC_2960)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c 5 6 4 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c_LC_2961)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c 5 6 5 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c_LC_2962)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c 5 6 6 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c_LC_2963)
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c 5 6 7 # SB_CARRY (LogicCell: u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_LC_2964)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c 11 3 5 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c_LC_2965)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c 11 3 0 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c_LC_2966)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c 11 3 3 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c_LC_2967)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c 11 3 4 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c_LC_2968)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c 11 3 2 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c_LC_2969)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c 11 3 1 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c_LC_2970)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c 11 3 7 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_LC_2971)
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c 11 3 6 # SB_CARRY (LogicCell: u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c_LC_2972)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c 14 2 5 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c_LC_2973)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c 14 1 0 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c_LC_2974)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c 14 1 7 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c_LC_2975)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c 14 1 3 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c_LC_2976)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c 14 2 2 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c_LC_2977)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c 14 2 1 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c_LC_2978)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c 14 2 3 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c_LC_2979)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c 14 1 4 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c_LC_2980)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c 14 1 6 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c_LC_2981)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c 14 1 5 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c_LC_2982)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c 14 2 7 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c_LC_2983)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c 14 2 0 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c_LC_2984)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c 14 1 2 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c_LC_2985)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c 14 1 1 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c_LC_2986)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c 14 2 4 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c_LC_2987)
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c 14 2 6 # SB_CARRY (LogicCell: u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c_LC_2988)
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c 23 18 0 # SB_CARRY (LogicCell: u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_LC_2989)
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c 22 13 0 # SB_CARRY (LogicCell: u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_LC_2990)
set_location u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0 11 7 0 # SB_CARRY (LogicCell: u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0_LC_2991)
set_location GND -1 -1 -1 # GND
set_io clk_100m_ibuf 12 0 1 # ICE_IO
set_io ftdi_ro_obuft 15 21 0 # ICE_IO
set_io ftdi_wo_obuft 19 21 1 # ICE_IO
set_io gpio_pin_iobuf[0] 4 21 0 # ICE_IO
set_io gpio_pin_iobuf[1] 5 21 0 # ICE_IO
set_io gpio_pin_iobuf[10] 11 0 1 # ICE_IO
set_io gpio_pin_iobuf[11] 12 0 0 # ICE_IO
set_io gpio_pin_iobuf[12] 8 0 0 # ICE_IO
set_io gpio_pin_iobuf[13] 8 0 1 # ICE_IO
set_io gpio_pin_iobuf[14] 5 0 0 # ICE_IO
set_io gpio_pin_iobuf[15] 7 0 1 # ICE_IO
set_io gpio_pin_iobuf[16] 4 0 1 # ICE_IO
set_io gpio_pin_iobuf[17] 3 0 1 # ICE_IO
set_io gpio_pin_iobuf[18] 2 0 1 # ICE_IO
set_io gpio_pin_iobuf[19] 2 0 0 # ICE_IO
set_io gpio_pin_iobuf[2] 5 21 1 # ICE_IO
set_io gpio_pin_iobuf[20] 0 20 1 # ICE_IO
set_io gpio_pin_iobuf[21] 2 21 1 # ICE_IO
set_io gpio_pin_iobuf[22] 3 21 0 # ICE_IO
set_io gpio_pin_iobuf[23] 3 21 1 # ICE_IO
set_io gpio_pin_iobuf[3] 6 21 0 # ICE_IO
set_io gpio_pin_iobuf[4] 6 21 1 # ICE_IO
set_io gpio_pin_iobuf[5] 7 21 0 # ICE_IO
set_io gpio_pin_iobuf[6] 7 21 1 # ICE_IO
set_io gpio_pin_iobuf[7] 9 21 1 # ICE_IO
set_io gpio_pin_iobuf[8] 17 0 1 # ICE_IO
set_io gpio_pin_iobuf[9] 18 0 0 # ICE_IO
set_io ok_led_obuf 24 21 1 # ICE_IO
set_io pi_spi_ce_ibuf[1] 25 3 1 # ICE_IO
set_io pi_spi_miso_obuf 25 8 1 # ICE_IO
set_io pi_spi_mosi_ibuf 25 9 1 # ICE_IO
set_io rsvd_obuft[0] 0 18 1 # ICE_IO
set_io rsvd_obuft[1] 0 18 0 # ICE_IO
set_io rsvd_obuft[2] 0 6 0 # ICE_IO
set_io rsvd_obuft[3] 0 3 1 # ICE_IO
set_io rsvd_obuft[4] 0 3 0 # ICE_IO
set_io rsvd_obuft[5] 0 7 1 # ICE_IO
set_io sram_a_obuf[0] 0 1 0 # ICE_IO
set_io sram_a_obuf[1] 0 1 1 # ICE_IO
set_io sram_a_obuf[10] 25 20 0 # ICE_IO
set_io sram_a_obuf[11] 25 19 1 # ICE_IO
set_io sram_a_obuf[12] 25 19 0 # ICE_IO
set_io sram_a_obuf[13] 25 18 1 # ICE_IO
set_io sram_a_obuf[14] 25 17 0 # ICE_IO
set_io sram_a_obuf[15] 21 0 0 # ICE_IO
set_io sram_a_obuf[16] 18 0 1 # ICE_IO
set_io sram_a_obuf[17] 19 0 0 # ICE_IO
set_io sram_a_obuf[2] 0 2 0 # ICE_IO
set_io sram_a_obuf[3] 0 2 1 # ICE_IO
set_io sram_a_obuf[4] 0 6 1 # ICE_IO
set_io sram_a_obuf[5] 0 17 0 # ICE_IO
set_io sram_a_obuf[6] 0 17 1 # ICE_IO
set_io sram_a_obuf[7] 0 19 0 # ICE_IO
set_io sram_a_obuf[8] 0 19 1 # ICE_IO
set_io sram_a_obuf[9] 0 20 0 # ICE_IO
set_io sram_ce_l_obuft 0 7 0 # ICE_IO
set_io sram_lb_l_obuft 25 5 0 # ICE_IO
set_io sram_oe_l_obuf 25 2 1 # ICE_IO
set_io sram_ub_l_obuft 25 2 0 # ICE_IO
set_io sram_we_l_obuf 0 15 1 # ICE_IO
set_io u0_sb_gb 25 11 0 # ICE_GB
set_io u_core.lb_rd_rdy_RNIS728 12 0 1 # ICE_GB
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0 4 5 0 # SB_RAM40_4K
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1 4 7 0 # SB_RAM40_4K
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2 4 9 0 # SB_RAM40_4K
set_io u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_2[0] 0 10 1 # ICE_GB
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_0 21 3 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_1 4 11 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_10 4 19 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_11 4 15 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_2 21 7 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_3 21 1 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_4 4 13 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_5 4 1 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_6 4 3 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_7 21 5 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_8 21 9 0 # SB_RAM40_4K
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_9 4 17 0 # SB_RAM40_4K
set_io u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF_0[2] 25 10 1 # ICE_GB
set_io u_mesa_core.u_mesa_decode.byte_rdy_p1_RNITS28 13 21 0 # ICE_GB
set_io u_mesa_pi_spi.miso_shift_en_RNIBVTQ_0 0 11 0 # ICE_GB
set_io u_mesa_pi_spi.rd_rdy_xfer_wide_RNIBLHF 12 21 1 # ICE_GB
set_io xtra_a_obuft[0] 19 21 0 # ICE_IO
set_io xtra_a_obuft[1] 18 21 0 # ICE_IO
set_io xtra_a_obuft[2] 22 21 0 # ICE_IO
set_io xtra_a_obuft[3] 21 21 1 # ICE_IO
set_io xtra_a_obuft[4] 20 21 0 # ICE_IO
set_io pi_spi_sck_ibuf_gb_io 25 4 0 # ICE_IO
set_io pi_spi_sck_ibuf_gb_io_gb 13 0 0 # ICE_GB
set_location INV_pi_spi_sckz -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 15 6 4 # SB_LUT4 (LogicCell: LC_2992)
