

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Fri Dec 13 13:11:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+--------------+-----------+-------------+------+--------------+---------+
    |    Latency (cycles)    |    Latency (absolute)   |       Interval      | Pipeline|
    |   min   |      max     |    min    |     max     |  min |      max     |   Type  |
    +---------+--------------+-----------+-------------+------+--------------+---------+
    |     4691|  218677843362|  46.910 us|  2.2e+03 sec|  4692|  218677843363|       no|
    +---------+--------------+-----------+-------------+------+--------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+-----------+-----------+-----------+--------+-----------+---------+
        |                                     |                          |   Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |               Instance              |          Module          |   min   |    max    |    min    |    max    |   min  |    max    |   Type  |
        +-------------------------------------+--------------------------+---------+-----------+-----------+-----------+--------+-----------+---------+
        |grp_top_Pipeline_LOOP_DMEM_I_fu_235  |top_Pipeline_LOOP_DMEM_I  |        2|      65537|  20.000 ns|   0.655 ms|       2|      65537|       no|
        |grp_top_Pipeline_LOOP_WT_I_fu_251    |top_Pipeline_LOOP_WT_I    |     4684|       4684|  46.840 us|  46.840 us|    4684|       4684|       no|
        |grp_top_Pipeline_LOOP_KH_I_fu_259    |top_Pipeline_LOOP_KH_I    |       66|         66|   0.660 us|   0.660 us|      66|         66|       no|
        |grp_bin_conv_fu_267                  |bin_conv                  |   182585|    3336804|   1.826 ms|  33.368 ms|  182585|    3336804|       no|
        |grp_fp_conv_fu_290                   |fp_conv                   |        1|  222491326|  10.000 ns|  2.225 sec|       1|  222491326|       no|
        |grp_bin_dense_fu_306                 |bin_dense                 |      153|       4801|   1.530 us|  48.010 us|     153|       4801|       no|
        |grp_top_Pipeline_LOOP_DMEM_O_fu_322  |top_Pipeline_LOOP_DMEM_O  |        2|      65540|  20.000 ns|   0.655 ms|       2|      65540|       no|
        +-------------------------------------+--------------------------+---------+-----------+-----------+-----------+--------+-----------+---------+

        * Loop: 
        +------------------+---------+--------------+------------------+-----------+-----------+-----------+----------+
        |                  |    Latency (cycles)    |     Iteration    |  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |      max     |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+--------------+------------------+-----------+-----------+-----------+----------+
        |- LOOP_IMG_BATCH  |        0|  218677712280|  182589 ~ 3336808|          -|          -|  0 ~ 65535|        no|
        +------------------+---------+--------------+------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      182|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       32|     4|     6720|    30031|    0|
|Memory               |       29|     -|       64|       85|    1|
|Multiplexer          |        -|     -|        -|      400|    -|
|Register             |        -|     -|      154|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       61|     4|     6938|    30698|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|        7|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|        2|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_bin_conv_fu_267                  |bin_conv                  |       32|   2|  4287|  22664|    0|
    |grp_bin_dense_fu_306                 |bin_dense                 |        0|   1|   429|   2293|    0|
    |grp_fp_conv_fu_290                   |fp_conv                   |        0|   0|  1678|   4375|    0|
    |grp_top_Pipeline_LOOP_DMEM_I_fu_235  |top_Pipeline_LOOP_DMEM_I  |        0|   0|    69|    278|    0|
    |grp_top_Pipeline_LOOP_DMEM_O_fu_322  |top_Pipeline_LOOP_DMEM_O  |        0|   1|   211|    256|    0|
    |grp_top_Pipeline_LOOP_KH_I_fu_259    |top_Pipeline_LOOP_KH_I    |        0|   0|    17|     63|    0|
    |grp_top_Pipeline_LOOP_WT_I_fu_251    |top_Pipeline_LOOP_WT_I    |        0|   0|    29|    102|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |       32|   4|  6720|  30031|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dmem_V_U    |dmem_V_RAM_AUTO_1R1W    |        0|   0|   0|    1|  4096|   64|     1|       262144|
    |kh_mem_V_U  |kh_mem_V_RAM_AUTO_1R1W  |        0|  64|  65|    0|    64|   64|     1|         4096|
    |wt_mem_V_U  |wt_mem_V_RAM_AUTO_1R1W  |       29|   0|  20|    0|  4682|   64|     1|       299648|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                        |       29|  64|  85|    1|  8842|  192|     3|       565888|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_5_fu_551_p2            |         +|   0|  0|  23|          16|          16|
    |add_ln840_8_fu_513_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln840_9_fu_534_p2            |         +|   0|  0|  23|          16|           1|
    |grp_fu_348_p2                    |         +|   0|  0|  23|          16|          16|
    |i_V_5_fu_449_p2                  |         +|   0|  0|  17|          10|           1|
    |ap_predicate_op122_call_state8   |       and|   0|  0|   2|           1|           1|
    |cmp_i_i130_not_fu_593_p2         |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1019_fu_508_p2            |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln1023_fu_568_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1027_fu_444_p2            |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |brmerge22_fu_617_p2              |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_598_p2                |        or|   0|  0|   2|           1|           1|
    |words_per_out_V_fu_586_p3        |    select|   0|  0|   5|           1|           5|
    |shl_ln751_fu_407_p2              |       shl|   0|  0|  14|           1|           7|
    |brmerge_not_fu_611_p2            |       xor|   0|  0|   2|           1|           2|
    |r_V_fu_427_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 182|         113|          77|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |agg_tmp141_0_reg_209  |   9|          2|    1|          2|
    |ap_NS_fsm             |  65|         12|    1|         12|
    |dmem_V_address0       |  31|          6|   12|         72|
    |dmem_V_ce0            |  31|          6|    1|          6|
    |dmem_V_ce1            |   9|          2|    1|          2|
    |dmem_V_d0             |  26|          5|   64|        320|
    |dmem_V_we0            |  26|          5|    1|          5|
    |i_V_3_fu_144          |   9|          2|   10|         20|
    |kh_index_V            |  20|          4|   16|         64|
    |kh_mem_V_address0     |  26|          5|    6|         30|
    |kh_mem_V_ce0          |  26|          5|    1|          5|
    |kh_mem_V_ce1          |   9|          2|    1|          2|
    |kh_mem_V_we0          |   9|          2|    1|          2|
    |nc_V_4_reg_221        |  20|          4|   16|         64|
    |o_index_V             |  14|          3|   16|         48|
    |wt_mem_V_address0     |  26|          5|   13|         65|
    |wt_mem_V_ce0          |  26|          5|    1|          5|
    |wt_mem_V_ce1          |   9|          2|    1|          2|
    |wt_mem_V_we0          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 400|         79|  164|        728|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |agg_tmp141_0_reg_209                              |   1|   0|    1|          0|
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |brmerge22_reg_791                                 |   1|   0|    1|          0|
    |grp_bin_conv_fu_267_ap_start_reg                  |   1|   0|    1|          0|
    |grp_bin_dense_fu_306_ap_start_reg                 |   1|   0|    1|          0|
    |grp_fp_conv_fu_290_ap_start_reg                   |   1|   0|    1|          0|
    |grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg    |   1|   0|    1|          0|
    |grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg    |   1|   0|    1|          0|
    |i_V_3_fu_144                                      |  10|   0|   10|          0|
    |i_V_5_reg_736                                     |  10|   0|   10|          0|
    |icmp_ln1019_reg_770                               |   1|   0|    1|          0|
    |kh_index_V                                        |  16|   0|   16|          0|
    |layer_type_V_reg_683                              |   2|   0|    2|          0|
    |nc_V_4_reg_221                                    |  16|   0|   16|          0|
    |o_index_V                                         |  16|   0|   16|          0|
    |o_index_V_load_reg_796                            |  16|   0|   16|          0|
    |off_reg_746                                       |   2|   0|    2|          0|
    |r_V_reg_715                                       |   1|   0|    1|          0|
    |shl_ln751_reg_699                                 |   7|   0|    7|          0|
    |shl_ln_reg_694                                    |   2|   0|    3|          1|
    |tmp_reg_710                                       |   1|   0|    2|          1|
    |trunc_ln1019_reg_775                              |  15|   0|   15|          0|
    |trunc_ln793_reg_780                               |   9|   0|    9|          0|
    |words_per_image_V_reg_704                         |   5|   0|    5|          0|
    |words_per_out_V_reg_785                           |   5|   0|    5|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 154|   0|  156|          2|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           top|  return value|
|wt_i_address0    |  out|   13|   ap_memory|          wt_i|         array|
|wt_i_ce0         |  out|    1|   ap_memory|          wt_i|         array|
|wt_i_q0          |   in|   64|   ap_memory|          wt_i|         array|
|kh_i_address0    |  out|    6|   ap_memory|          kh_i|         array|
|kh_i_ce0         |  out|    1|   ap_memory|          kh_i|         array|
|kh_i_q0          |   in|   64|   ap_memory|          kh_i|         array|
|dmem_i_address0  |  out|   11|   ap_memory|        dmem_i|         array|
|dmem_i_ce0       |  out|    1|   ap_memory|        dmem_i|         array|
|dmem_i_q0        |   in|   64|   ap_memory|        dmem_i|         array|
|dmem_o_address0  |  out|    7|   ap_memory|        dmem_o|         array|
|dmem_o_ce0       |  out|    1|   ap_memory|        dmem_o|         array|
|dmem_o_we0       |  out|    1|   ap_memory|        dmem_o|         array|
|dmem_o_d0        |  out|   64|   ap_memory|        dmem_o|         array|
|n_inputs         |   in|   16|     ap_none|      n_inputs|        scalar|
|n_outputs        |   in|   16|     ap_none|     n_outputs|        scalar|
|input_words      |   in|   16|     ap_none|   input_words|        scalar|
|output_words     |   in|   16|     ap_none|  output_words|        scalar|
|layer_mode       |   in|    3|     ap_none|    layer_mode|        scalar|
|dmem_mode        |   in|    1|     ap_none|     dmem_mode|        scalar|
|width_mode       |   in|    2|     ap_none|    width_mode|        scalar|
|norm_mode        |   in|    2|     ap_none|     norm_mode|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 9 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 10 
9 --> 8 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%norm_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %norm_mode" [Accel.cpp:701]   --->   Operation 12 'read' 'norm_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%width_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %width_mode" [Accel.cpp:701]   --->   Operation 13 'read' 'width_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dmem_mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dmem_mode" [Accel.cpp:701]   --->   Operation 14 'read' 'dmem_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer_mode_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer_mode" [Accel.cpp:701]   --->   Operation 15 'read' 'layer_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_words" [Accel.cpp:701]   --->   Operation 16 'read' 'output_words_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_words" [Accel.cpp:701]   --->   Operation 17 'read' 'input_words_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_outputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_outputs" [Accel.cpp:701]   --->   Operation 18 'read' 'n_outputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n_inputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_inputs" [Accel.cpp:701]   --->   Operation 19 'read' 'n_inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln701 = trunc i3 %layer_mode_read" [Accel.cpp:701]   --->   Operation 20 'trunc' 'trunc_ln701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln701 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [Accel.cpp:701]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wt_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %wt_i"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kh_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %kh_i"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dmem_i"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_o, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dmem_o"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n_inputs"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_inputs, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n_outputs"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_outputs, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_words"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_words, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_words"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_words, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %layer_mode"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_mode, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dmem_mode"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dmem_mode, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %width_mode"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %width_mode, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %norm_mode"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %norm_mode, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer_type_V = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %layer_mode_read, i32 1, i32 2"   --->   Operation 46 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %trunc_ln701, void %if.else, void %if.then55" [Accel.cpp:740]   --->   Operation 47 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %kh_index_V"   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (!trunc_ln701)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i16 %p_Val2_s"   --->   Operation 49 'trunc' 'trunc_ln779' <Predicate = (!trunc_ln701)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i1 %trunc_ln779" [Accel.cpp:744]   --->   Operation 50 'zext' 'zext_ln744' <Predicate = (!trunc_ln701)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.45ns)   --->   "%store_ln744 = store i16 %zext_ln744, i16 %kh_index_V" [Accel.cpp:744]   --->   Operation 51 'store' 'store_ln744' <Predicate = (!trunc_ln701)> <Delay = 0.45>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end60"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!trunc_ln701)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.45ns)   --->   "%store_ln741 = store i16 0, i16 %kh_index_V" [Accel.cpp:741]   --->   Operation 53 'store' 'store_ln741' <Predicate = (trunc_ln701)> <Delay = 0.45>
ST_1 : Operation 54 [1/1] (0.45ns)   --->   "%store_ln742 = store i16 0, i16 %o_index_V" [Accel.cpp:742]   --->   Operation 54 'store' 'store_ln742' <Predicate = (trunc_ln701)> <Delay = 0.45>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln743 = br void %if.end60" [Accel.cpp:743]   --->   Operation 55 'br' 'br_ln743' <Predicate = (trunc_ln701)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %width_mode_read, i1 0" [Accel.cpp:751]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln751 = zext i3 %shl_ln" [Accel.cpp:751]   --->   Operation 57 'zext' 'zext_ln751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.52ns)   --->   "%shl_ln751 = shl i7 1, i7 %zext_ln751" [Accel.cpp:751]   --->   Operation 58 'shl' 'shl_ln751' <Predicate = true> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%words_per_image_V = trunc i7 %shl_ln751"   --->   Operation 59 'trunc' 'words_per_image_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %dmem_mode_read, i1 0" [Accel.cpp:758]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.06ns)   --->   "%call_ln701 = call void @top_Pipeline_LOOP_DMEM_I, i16 %input_words_read, i5 %words_per_image_V, i1 %dmem_mode_read, i3 %shl_ln, i64 %dmem_i, i2 %layer_type_V, i2 %tmp, i64 %dmem_V" [Accel.cpp:701]   --->   Operation 61 'call' 'call_ln701' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_LOOP_WT_I, i64 %wt_i, i64 %wt_mem_V"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_LOOP_KH_I, i64 %kh_i, i64 %kh_mem_V"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%agg_tmp141_0 = phi i1 %trunc_ln779, void %if.else, i1 0, void %if.then55"   --->   Operation 64 'phi' 'agg_tmp141_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.12ns)   --->   "%r_V = xor i1 %dmem_mode_read, i1 1"   --->   Operation 65 'xor' 'r_V' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln701 = call void @top_Pipeline_LOOP_DMEM_I, i16 %input_words_read, i5 %words_per_image_V, i1 %dmem_mode_read, i3 %shl_ln, i64 %dmem_i, i2 %layer_type_V, i2 %tmp, i64 %dmem_V" [Accel.cpp:701]   --->   Operation 66 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_LOOP_WT_I, i64 %wt_i, i64 %wt_mem_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_LOOP_KH_I, i64 %kh_i, i64 %kh_mem_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.34ns)   --->   "%switch_ln782 = switch i2 %layer_type_V, void %if.else170, i2 0, void %if.then139, i2 1, void %for.inc167.preheader" [Accel.cpp:782]   --->   Operation 69 'switch' 'switch_ln782' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_V_3 = alloca i32 1"   --->   Operation 70 'alloca' 'i_V_3' <Predicate = (layer_type_V == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln1027 = store i10 0, i10 %i_V_3"   --->   Operation 71 'store' 'store_ln1027' <Predicate = (layer_type_V == 1)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1027 = br void %for.inc167"   --->   Operation 72 'br' 'br_ln1027' <Predicate = (layer_type_V == 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%i_V = load i10 %i_V_3"   --->   Operation 73 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i10 %i_V"   --->   Operation 74 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %n_outputs_read"   --->   Operation 75 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.72ns)   --->   "%i_V_5 = add i10 %i_V, i10 1"   --->   Operation 77 'add' 'i_V_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln804 = br i1 %icmp_ln1027, void %if.end180.loopexit, void %for.inc167.split" [Accel.cpp:804]   --->   Operation 78 'br' 'br_ln804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%idx_V = load i16 %kh_index_V" [Accel.cpp:807]   --->   Operation 79 'load' 'idx_V' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %idx_V, i32 2, i32 7"   --->   Operation 80 'partselect' 'ret_V_9' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %ret_V_9"   --->   Operation 81 'zext' 'zext_ln541' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541" [./Accel.h:80]   --->   Operation 82 'getelementptr' 'kh_mem_V_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 83 'load' 'kh_word_V' <Predicate = (icmp_ln1027)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%off = trunc i16 %idx_V"   --->   Operation 84 'trunc' 'off' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end180"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln804 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Accel.cpp:804]   --->   Operation 86 'specloopname' 'specloopname_ln804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 87 'load' 'kh_word_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 88 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i2 %off, void %if.else16.i, i2 0, void %if.then.i, i2 1, void %if.then6.i, i2 2, void %if.then12.i" [./Accel.h:82]   --->   Operation 88 'switch' 'switch_ln82' <Predicate = true> <Delay = 0.34>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%nc_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 32, i32 47"   --->   Operation 89 'partselect' 'nc_V_3' <Predicate = (off == 2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.45ns)   --->   "%br_ln87 = br void %_Z7load_khI6ap_intILi16EEEvRT_PKS0_ILi64EE7ap_uintILi16EE.exit" [./Accel.h:87]   --->   Operation 90 'br' 'br_ln87' <Predicate = (off == 2)> <Delay = 0.45>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%nc_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 16, i32 31"   --->   Operation 91 'partselect' 'nc_V_2' <Predicate = (off == 1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.45ns)   --->   "%br_ln85 = br void %_Z7load_khI6ap_intILi16EEEvRT_PKS0_ILi64EE7ap_uintILi16EE.exit" [./Accel.h:85]   --->   Operation 92 'br' 'br_ln85' <Predicate = (off == 1)> <Delay = 0.45>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%nc_V_1 = trunc i64 %kh_word_V"   --->   Operation 93 'trunc' 'nc_V_1' <Predicate = (off == 0)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.45ns)   --->   "%br_ln83 = br void %_Z7load_khI6ap_intILi16EEEvRT_PKS0_ILi64EE7ap_uintILi16EE.exit" [./Accel.h:83]   --->   Operation 94 'br' 'br_ln83' <Predicate = (off == 0)> <Delay = 0.45>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%nc_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 48, i32 63"   --->   Operation 95 'partselect' 'nc_V' <Predicate = (off == 3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.45ns)   --->   "%br_ln0 = br void %_Z7load_khI6ap_intILi16EEEvRT_PKS0_ILi64EE7ap_uintILi16EE.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (off == 3)> <Delay = 0.45>
ST_4 : Operation 97 [1/1] (0.60ns)   --->   "%icmp_ln1019 = icmp_eq  i10 %i_V, i10 0"   --->   Operation 97 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%kh_index_V_load_2 = load i16 %kh_index_V"   --->   Operation 98 'load' 'kh_index_V_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln840_8 = add i16 %kh_index_V_load_2, i16 1"   --->   Operation 99 'add' 'add_ln840_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.45ns)   --->   "%store_ln840 = store i16 %add_ln840_8, i16 %kh_index_V"   --->   Operation 100 'store' 'store_ln840' <Predicate = true> <Delay = 0.45>
ST_4 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln804 = store i10 %i_V_5, i10 %i_V_3" [Accel.cpp:804]   --->   Operation 101 'store' 'store_ln804' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%nc_V_4 = phi i16 %nc_V_1, void %if.then.i, i16 %nc_V_2, void %if.then6.i, i16 %nc_V, void %if.else16.i, i16 %nc_V_3, void %if.then12.i"   --->   Operation 102 'phi' 'nc_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%o_index_V_load_4 = load i16 %o_index_V" [Accel.cpp:815]   --->   Operation 103 'load' 'o_index_V_load_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1019 = trunc i16 %o_index_V_load_4"   --->   Operation 104 'trunc' 'trunc_ln1019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.45ns)   --->   "%call_ln809 = call void @bin_conv, i16 %nc_V_4, i1 %dmem_mode_read, i1 %r_V, i16 %n_inputs_read, i15 %trunc_ln1019, i1 %icmp_ln1019, i2 %width_mode_read, i2 %norm_mode_read, i16 %wt_addr_V, i3 %wt_offset_V, i64 %wt_mem_V, i64 %dmem_V, i64 %outword_V" [Accel.cpp:809]   --->   Operation 105 'call' 'call_ln809' <Predicate = true> <Delay = 2.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%o_index_V_load_5 = load i16 %o_index_V"   --->   Operation 106 'load' 'o_index_V_load_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln840_9 = add i16 %o_index_V_load_5, i16 1"   --->   Operation 107 'add' 'add_ln840_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.45ns)   --->   "%store_ln840 = store i16 %add_ln840_9, i16 %o_index_V"   --->   Operation 108 'store' 'store_ln840' <Predicate = true> <Delay = 0.45>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln809 = call void @bin_conv, i16 %nc_V_4, i1 %dmem_mode_read, i1 %r_V, i16 %n_inputs_read, i15 %trunc_ln1019, i1 %icmp_ln1019, i2 %width_mode_read, i2 %norm_mode_read, i16 %wt_addr_V, i3 %wt_offset_V, i64 %wt_mem_V, i64 %dmem_V, i64 %outword_V" [Accel.cpp:809]   --->   Operation 109 'call' 'call_ln809' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc167" [Accel.cpp:804]   --->   Operation 110 'br' 'br_ln804' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.23>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%o_index_V_load_2 = load i16 %o_index_V" [Accel.cpp:792]   --->   Operation 111 'load' 'o_index_V_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln793 = trunc i16 %o_index_V_load_2" [Accel.cpp:793]   --->   Operation 112 'trunc' 'trunc_ln793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln785 = call void @fp_conv, i1 %dmem_mode_read, i1 %r_V, i1 %agg_tmp141_0, i9 %trunc_ln793, i16 %n_outputs_read, i64 %wt_mem_V, i64 %kh_mem_V, i64 %dmem_V" [Accel.cpp:785]   --->   Operation 113 'call' 'call_ln785' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%kh_index_V_load = load i16 %kh_index_V"   --->   Operation 114 'load' 'kh_index_V_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln840_5 = add i16 %kh_index_V_load, i16 %n_outputs_read"   --->   Operation 115 'add' 'add_ln840_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.45ns)   --->   "%store_ln840 = store i16 %add_ln840_5, i16 %kh_index_V"   --->   Operation 116 'store' 'store_ln840' <Predicate = true> <Delay = 0.45>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%o_index_V_load_3 = load i16 %o_index_V"   --->   Operation 117 'load' 'o_index_V_load_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln840_6 = add i16 %o_index_V_load_3, i16 %n_outputs_read"   --->   Operation 118 'add' 'add_ln840_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.45ns)   --->   "%store_ln840 = store i16 %add_ln840_6, i16 %o_index_V"   --->   Operation 119 'store' 'store_ln840' <Predicate = true> <Delay = 0.45>

State 8 <SV = 3> <Delay = 0.62>
ST_8 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln785 = call void @fp_conv, i1 %dmem_mode_read, i1 %r_V, i1 %agg_tmp141_0, i9 %trunc_ln793, i16 %n_outputs_read, i64 %wt_mem_V, i64 %kh_mem_V, i64 %dmem_V" [Accel.cpp:785]   --->   Operation 120 'call' 'call_ln785' <Predicate = (layer_type_V == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln798 = br void %if.end181" [Accel.cpp:798]   --->   Operation 121 'br' 'br_ln798' <Predicate = (layer_type_V == 0)> <Delay = 0.00>
ST_8 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln826 = call void @bin_dense, i2 %layer_type_V, i1 %dmem_mode_read, i1 %r_V, i16 %o_index_V_load, i16 %n_inputs_read, i16 %n_outputs_read, i64 %dmem_V, i64 %wt_mem_V, i64 %kh_mem_V" [Accel.cpp:826]   --->   Operation 122 'call' 'call_ln826' <Predicate = (layer_type_V != 0 & layer_type_V != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end180"   --->   Operation 123 'br' 'br_ln0' <Predicate = (layer_type_V != 0 & layer_type_V != 1)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end181"   --->   Operation 124 'br' 'br_ln0' <Predicate = (layer_type_V != 0)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.34ns)   --->   "%icmp_ln1023 = icmp_ne  i2 %norm_mode_read, i2 2"   --->   Operation 125 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %shl_ln751, i32 2, i32 4"   --->   Operation 126 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i3 %lshr_ln"   --->   Operation 127 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.27ns)   --->   "%words_per_out_V = select i1 %icmp_ln1023, i5 %words_per_image_V, i5 %zext_ln1513"   --->   Operation 128 'select' 'words_per_out_V' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.34ns)   --->   "%cmp_i_i130_not = icmp_ne  i2 %width_mode_read, i2 0" [Accel.cpp:701]   --->   Operation 129 'icmp' 'cmp_i_i130_not' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node brmerge22)   --->   "%brmerge = or i1 %cmp_i_i130_not, i1 %icmp_ln1023" [Accel.cpp:701]   --->   Operation 130 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node brmerge22)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %layer_mode_read, i32 2" [Accel.cpp:701]   --->   Operation 131 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node brmerge22)   --->   "%brmerge_not = xor i1 %brmerge, i1 1" [Accel.cpp:701]   --->   Operation 132 'xor' 'brmerge_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge22 = or i1 %tmp_1, i1 %brmerge_not" [Accel.cpp:701]   --->   Operation 133 'or' 'brmerge22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 2> <Delay = 1.23>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16 %o_index_V" [Accel.cpp:832]   --->   Operation 134 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [2/2] (0.34ns)   --->   "%call_ln826 = call void @bin_dense, i2 %layer_type_V, i1 %dmem_mode_read, i1 %r_V, i16 %o_index_V_load, i16 %n_inputs_read, i16 %n_outputs_read, i64 %dmem_V, i64 %wt_mem_V, i64 %kh_mem_V" [Accel.cpp:826]   --->   Operation 135 'call' 'call_ln826' <Predicate = true> <Delay = 0.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%o_index_V_load_1 = load i16 %o_index_V"   --->   Operation 136 'load' 'o_index_V_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln840 = add i16 %o_index_V_load_1, i16 %n_outputs_read"   --->   Operation 137 'add' 'add_ln840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.45ns)   --->   "%store_ln840 = store i16 %add_ln840, i16 %o_index_V"   --->   Operation 138 'store' 'store_ln840' <Predicate = true> <Delay = 0.45>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln701 = call void @top_Pipeline_LOOP_DMEM_O, i16 %output_words_read, i64 %dmem_o, i1 %r_V, i5 %words_per_out_V, i1 %brmerge22, i5 %words_per_out_V, i64 %dmem_V" [Accel.cpp:701]   --->   Operation 139 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln701 = call void @top_Pipeline_LOOP_DMEM_O, i16 %output_words_read, i64 %dmem_o, i1 %r_V, i5 %words_per_out_V, i1 %brmerge22, i5 %words_per_out_V, i64 %dmem_V" [Accel.cpp:701]   --->   Operation 140 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln859 = ret" [Accel.cpp:859]   --->   Operation 141 'ret' 'ret_ln859' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wt_addr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wt_offset_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
norm_mode_read        (read             ) [ 001111111100]
width_mode_read       (read             ) [ 001111111100]
dmem_mode_read        (read             ) [ 001111111100]
layer_mode_read       (read             ) [ 001111111100]
output_words_read     (read             ) [ 001111111111]
input_words_read      (read             ) [ 001000000000]
n_outputs_read        (read             ) [ 001111111100]
n_inputs_read         (read             ) [ 001111111100]
trunc_ln701           (trunc            ) [ 010000000000]
spectopmodule_ln701   (spectopmodule    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
layer_type_V          (partselect       ) [ 001111111100]
br_ln740              (br               ) [ 000000000000]
p_Val2_s              (load             ) [ 000000000000]
trunc_ln779           (trunc            ) [ 011000000000]
zext_ln744            (zext             ) [ 000000000000]
store_ln744           (store            ) [ 000000000000]
br_ln0                (br               ) [ 011000000000]
store_ln741           (store            ) [ 000000000000]
store_ln742           (store            ) [ 000000000000]
br_ln743              (br               ) [ 011000000000]
shl_ln                (bitconcatenate   ) [ 001000000000]
zext_ln751            (zext             ) [ 000000000000]
shl_ln751             (shl              ) [ 001111111100]
words_per_image_V     (trunc            ) [ 001111111100]
tmp                   (bitconcatenate   ) [ 001000000000]
agg_tmp141_0          (phi              ) [ 001111111100]
r_V                   (xor              ) [ 000111111111]
call_ln701            (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
switch_ln782          (switch           ) [ 000000000000]
i_V_3                 (alloca           ) [ 001111100000]
store_ln1027          (store            ) [ 000000000000]
br_ln1027             (br               ) [ 000000000000]
i_V                   (load             ) [ 000010000000]
zext_ln1027           (zext             ) [ 000000000000]
icmp_ln1027           (icmp             ) [ 000111100000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
i_V_5                 (add              ) [ 000010000000]
br_ln804              (br               ) [ 000000000000]
idx_V                 (load             ) [ 000000000000]
ret_V_9               (partselect       ) [ 000000000000]
zext_ln541            (zext             ) [ 000000000000]
kh_mem_V_addr         (getelementptr    ) [ 000010000000]
off                   (trunc            ) [ 000010000000]
br_ln0                (br               ) [ 000000000000]
specloopname_ln804    (specloopname     ) [ 000000000000]
kh_word_V             (load             ) [ 000000000000]
switch_ln82           (switch           ) [ 000000000000]
nc_V_3                (partselect       ) [ 000111100000]
br_ln87               (br               ) [ 000111100000]
nc_V_2                (partselect       ) [ 000111100000]
br_ln85               (br               ) [ 000111100000]
nc_V_1                (trunc            ) [ 000111100000]
br_ln83               (br               ) [ 000111100000]
nc_V                  (partselect       ) [ 000111100000]
br_ln0                (br               ) [ 000111100000]
icmp_ln1019           (icmp             ) [ 000001100000]
kh_index_V_load_2     (load             ) [ 000000000000]
add_ln840_8           (add              ) [ 000000000000]
store_ln840           (store            ) [ 000000000000]
store_ln804           (store            ) [ 000000000000]
nc_V_4                (phi              ) [ 000001100000]
o_index_V_load_4      (load             ) [ 000000000000]
trunc_ln1019          (trunc            ) [ 000000100000]
o_index_V_load_5      (load             ) [ 000000000000]
add_ln840_9           (add              ) [ 000000000000]
store_ln840           (store            ) [ 000000000000]
call_ln809            (call             ) [ 000000000000]
br_ln804              (br               ) [ 000000000000]
o_index_V_load_2      (load             ) [ 000000000000]
trunc_ln793           (trunc            ) [ 000000001000]
kh_index_V_load       (load             ) [ 000000000000]
add_ln840_5           (add              ) [ 000000000000]
store_ln840           (store            ) [ 000000000000]
o_index_V_load_3      (load             ) [ 000000000000]
add_ln840_6           (add              ) [ 000000000000]
store_ln840           (store            ) [ 000000000000]
call_ln785            (call             ) [ 000000000000]
br_ln798              (br               ) [ 000000000000]
call_ln826            (call             ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
icmp_ln1023           (icmp             ) [ 000000000000]
lshr_ln               (partselect       ) [ 000000000000]
zext_ln1513           (zext             ) [ 000000000000]
words_per_out_V       (select           ) [ 000000000011]
cmp_i_i130_not        (icmp             ) [ 000000000000]
brmerge               (or               ) [ 000000000000]
tmp_1                 (bitselect        ) [ 000000000000]
brmerge_not           (xor              ) [ 000000000000]
brmerge22             (or               ) [ 000000000011]
o_index_V_load        (load             ) [ 000000001000]
o_index_V_load_1      (load             ) [ 000000000000]
add_ln840             (add              ) [ 000000000000]
store_ln840           (store            ) [ 000000000000]
call_ln701            (call             ) [ 000000000000]
ret_ln859             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="wt_addr_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_addr_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="wt_offset_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_offset_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outword_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_LOOP_DMEM_I"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_LOOP_WT_I"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_LOOP_KH_I"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_LOOP_DMEM_O"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="i_V_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_3/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="norm_mode_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="width_mode_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="dmem_mode_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="layer_mode_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_words_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_words_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_words_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_words_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="n_outputs_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="n_inputs_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inputs_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kh_mem_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_word_V/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="agg_tmp141_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="agg_tmp141_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="agg_tmp141_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_tmp141_0/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="nc_V_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="nc_V_4 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="nc_V_4_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="16" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="16" slack="1"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="16" slack="1"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nc_V_4/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_top_Pipeline_LOOP_DMEM_I_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="0" index="4" bw="3" slack="0"/>
<pin id="241" dir="0" index="5" bw="64" slack="0"/>
<pin id="242" dir="0" index="6" bw="2" slack="0"/>
<pin id="243" dir="0" index="7" bw="2" slack="0"/>
<pin id="244" dir="0" index="8" bw="64" slack="0"/>
<pin id="245" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln701/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_top_Pipeline_LOOP_WT_I_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_top_Pipeline_LOOP_KH_I_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="64" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_bin_conv_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="4"/>
<pin id="271" dir="0" index="3" bw="1" slack="3"/>
<pin id="272" dir="0" index="4" bw="16" slack="4"/>
<pin id="273" dir="0" index="5" bw="15" slack="0"/>
<pin id="274" dir="0" index="6" bw="1" slack="1"/>
<pin id="275" dir="0" index="7" bw="2" slack="4"/>
<pin id="276" dir="0" index="8" bw="2" slack="4"/>
<pin id="277" dir="0" index="9" bw="16" slack="0"/>
<pin id="278" dir="0" index="10" bw="3" slack="0"/>
<pin id="279" dir="0" index="11" bw="64" slack="0"/>
<pin id="280" dir="0" index="12" bw="64" slack="0"/>
<pin id="281" dir="0" index="13" bw="64" slack="0"/>
<pin id="282" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln809/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fp_conv_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="2"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="1" slack="1"/>
<pin id="295" dir="0" index="4" bw="9" slack="0"/>
<pin id="296" dir="0" index="5" bw="16" slack="2"/>
<pin id="297" dir="0" index="6" bw="64" slack="0"/>
<pin id="298" dir="0" index="7" bw="64" slack="0"/>
<pin id="299" dir="0" index="8" bw="64" slack="0"/>
<pin id="300" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln785/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_bin_dense_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="2"/>
<pin id="309" dir="0" index="2" bw="1" slack="2"/>
<pin id="310" dir="0" index="3" bw="1" slack="1"/>
<pin id="311" dir="0" index="4" bw="16" slack="0"/>
<pin id="312" dir="0" index="5" bw="16" slack="2"/>
<pin id="313" dir="0" index="6" bw="16" slack="2"/>
<pin id="314" dir="0" index="7" bw="64" slack="0"/>
<pin id="315" dir="0" index="8" bw="64" slack="0"/>
<pin id="316" dir="0" index="9" bw="64" slack="0"/>
<pin id="317" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln826/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_top_Pipeline_LOOP_DMEM_O_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="4"/>
<pin id="325" dir="0" index="2" bw="64" slack="0"/>
<pin id="326" dir="0" index="3" bw="1" slack="3"/>
<pin id="327" dir="0" index="4" bw="5" slack="1"/>
<pin id="328" dir="0" index="5" bw="1" slack="1"/>
<pin id="329" dir="0" index="6" bw="5" slack="1"/>
<pin id="330" dir="0" index="7" bw="64" slack="0"/>
<pin id="331" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln701/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 idx_V/3 kh_index_V_load_2/4 kh_index_V_load/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load_4/5 o_index_V_load_2/7 o_index_V_load/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load_5/5 o_index_V_load_3/7 o_index_V_load_1/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="2"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_6/7 add_ln840/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln701_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln701/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="layer_type_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="3" slack="0"/>
<pin id="362" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln779_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln744_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln744/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln744_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln744/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln741_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln741/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln742_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln742/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="shl_ln_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln751_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln751/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="shl_ln751_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln751/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="words_per_image_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="r_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln1027_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1027/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="i_V_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="1"/>
<pin id="439" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln1027_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln1027_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="2"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_V_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_5/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ret_V_9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="16" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="0" index="3" bw="4" slack="0"/>
<pin id="460" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln541_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="off_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="off/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="nc_V_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="0" index="3" bw="7" slack="0"/>
<pin id="479" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_3/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="nc_V_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_2/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="nc_V_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="nc_V_1/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="nc_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="7" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln1019_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln840_8_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_8/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln840_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln804_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="1"/>
<pin id="527" dir="0" index="1" bw="10" slack="2"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln1019_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1019/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln840_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_9/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln840_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln793_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln793/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln840_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="2"/>
<pin id="554" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_5/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln840_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln840_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln1023_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="3"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="lshr_ln_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="3"/>
<pin id="576" dir="0" index="2" bw="3" slack="0"/>
<pin id="577" dir="0" index="3" bw="4" slack="0"/>
<pin id="578" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln1513_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="words_per_out_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="3"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="words_per_out_V/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="cmp_i_i130_not_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="3"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i130_not/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="brmerge_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="3"/>
<pin id="607" dir="0" index="2" bw="3" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="brmerge_not_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_not/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="brmerge22_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge22/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln840_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="norm_mode_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="3"/>
<pin id="631" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="norm_mode_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="width_mode_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="3"/>
<pin id="637" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="width_mode_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="dmem_mode_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="layer_mode_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="3"/>
<pin id="652" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="layer_mode_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="output_words_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="4"/>
<pin id="657" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_words_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="input_words_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_words_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="n_outputs_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="2"/>
<pin id="667" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="n_outputs_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="n_inputs_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="2"/>
<pin id="676" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="n_inputs_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="layer_type_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="1"/>
<pin id="685" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="689" class="1005" name="trunc_ln779_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln779 "/>
</bind>
</comp>

<comp id="694" class="1005" name="shl_ln_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="1"/>
<pin id="696" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="699" class="1005" name="shl_ln751_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="3"/>
<pin id="701" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln751 "/>
</bind>
</comp>

<comp id="704" class="1005" name="words_per_image_V_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="1"/>
<pin id="706" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="words_per_image_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="1"/>
<pin id="712" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="715" class="1005" name="r_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="723" class="1005" name="i_V_3_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="0"/>
<pin id="725" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="736" class="1005" name="i_V_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="1"/>
<pin id="738" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_V_5 "/>
</bind>
</comp>

<comp id="741" class="1005" name="kh_mem_V_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="1"/>
<pin id="743" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="off_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="1"/>
<pin id="748" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="off "/>
</bind>
</comp>

<comp id="750" class="1005" name="nc_V_3_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_3 "/>
</bind>
</comp>

<comp id="755" class="1005" name="nc_V_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="nc_V_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="nc_V_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln1019_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln1019_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="15" slack="1"/>
<pin id="777" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1019 "/>
</bind>
</comp>

<comp id="780" class="1005" name="trunc_ln793_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="1"/>
<pin id="782" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln793 "/>
</bind>
</comp>

<comp id="785" class="1005" name="words_per_out_V_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="1"/>
<pin id="787" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="words_per_out_V "/>
</bind>
</comp>

<comp id="791" class="1005" name="brmerge22_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge22 "/>
</bind>
</comp>

<comp id="796" class="1005" name="o_index_V_load_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="1"/>
<pin id="798" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="98" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="234"><net_src comp="224" pin="8"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="82" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="178" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="160" pin="2"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="235" pin=8"/></net>

<net id="256"><net_src comp="84" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="283"><net_src comp="130" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="284"><net_src comp="224" pin="8"/><net_sink comp="267" pin=1"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="267" pin=9"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="267" pin=10"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="267" pin=11"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="267" pin=12"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="267" pin=13"/></net>

<net id="301"><net_src comp="132" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="209" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="290" pin=6"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="290" pin=7"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="290" pin=8"/></net>

<net id="318"><net_src comp="134" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="306" pin=9"/></net>

<net id="332"><net_src comp="142" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="166" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="166" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="367"><net_src comp="357" pin="4"/><net_sink comp="235" pin=6"/></net>

<net id="371"><net_src comp="335" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="154" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="235" pin=4"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="160" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="235" pin=7"/></net>

<net id="431"><net_src comp="88" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="437" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="104" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="335" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="468"><net_src comp="455" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="473"><net_src comp="335" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="114" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="203" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="116" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="118" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="490"><net_src comp="114" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="203" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="120" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="122" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="203" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="114" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="203" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="124" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="126" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="94" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="335" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="128" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="24" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="339" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="538"><net_src comp="344" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="128" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="26" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="339" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="555"><net_src comp="335" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="24" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="348" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="26" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="112" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="136" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="70" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="138" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="568" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="90" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="568" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="140" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="598" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="604" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="348" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="26" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="148" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="267" pin=8"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="638"><net_src comp="154" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="267" pin=7"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="644"><net_src comp="160" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="653"><net_src comp="166" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="658"><net_src comp="172" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="663"><net_src comp="178" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="668"><net_src comp="184" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="306" pin=6"/></net>

<net id="677"><net_src comp="190" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="686"><net_src comp="357" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="235" pin=6"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="692"><net_src comp="368" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="697"><net_src comp="394" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="702"><net_src comp="407" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="707"><net_src comp="413" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="713"><net_src comp="418" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="235" pin=7"/></net>

<net id="718"><net_src comp="427" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="726"><net_src comp="144" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="739"><net_src comp="449" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="744"><net_src comp="196" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="749"><net_src comp="470" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="474" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="758"><net_src comp="484" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="763"><net_src comp="494" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="768"><net_src comp="498" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="773"><net_src comp="508" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="267" pin=6"/></net>

<net id="778"><net_src comp="529" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="783"><net_src comp="546" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="788"><net_src comp="586" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="794"><net_src comp="617" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="799"><net_src comp="339" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="306" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o | {10 11 }
	Port: kh_index_V | {1 4 7 }
	Port: o_index_V | {1 5 7 9 }
	Port: dmem_V | {1 2 5 6 7 8 9 }
	Port: wt_mem_V | {1 2 }
	Port: kh_mem_V | {1 2 }
	Port: wt_addr_V | {5 6 }
	Port: wt_offset_V | {5 6 }
	Port: outword_V | {5 6 }
 - Input state : 
	Port: top : wt_i | {1 2 }
	Port: top : kh_i | {1 2 }
	Port: top : dmem_i | {1 2 }
	Port: top : n_inputs | {1 }
	Port: top : n_outputs | {1 }
	Port: top : input_words | {1 }
	Port: top : output_words | {1 }
	Port: top : layer_mode | {1 }
	Port: top : dmem_mode | {1 }
	Port: top : width_mode | {1 }
	Port: top : norm_mode | {1 }
	Port: top : kh_index_V | {1 3 4 7 }
	Port: top : o_index_V | {5 7 9 }
	Port: top : dmem_V | {5 6 7 8 9 10 11 }
	Port: top : wt_mem_V | {5 6 7 8 9 }
	Port: top : kh_mem_V | {3 4 7 8 9 }
	Port: top : wt_addr_V | {5 6 }
	Port: top : wt_offset_V | {5 6 }
	Port: top : outword_V | {5 6 }
  - Chain level:
	State 1
		br_ln740 : 1
		trunc_ln779 : 1
		zext_ln744 : 2
		store_ln744 : 3
		zext_ln751 : 1
		shl_ln751 : 2
		words_per_image_V : 3
		call_ln701 : 4
	State 2
		store_ln1027 : 1
	State 3
		zext_ln1027 : 1
		icmp_ln1027 : 2
		i_V_5 : 1
		br_ln804 : 3
		ret_V_9 : 1
		zext_ln541 : 2
		kh_mem_V_addr : 3
		kh_word_V : 4
		off : 1
	State 4
		nc_V_3 : 1
		nc_V_2 : 1
		nc_V_1 : 1
		nc_V : 1
		add_ln840_8 : 1
		store_ln840 : 2
	State 5
		trunc_ln1019 : 1
		call_ln809 : 2
		add_ln840_9 : 1
		store_ln840 : 2
	State 6
	State 7
		trunc_ln793 : 1
		call_ln785 : 2
		add_ln840_5 : 1
		store_ln840 : 2
		add_ln840_6 : 1
		store_ln840 : 2
	State 8
		zext_ln1513 : 1
		words_per_out_V : 2
		brmerge : 1
		brmerge_not : 1
		brmerge22 : 1
	State 9
		call_ln826 : 1
		add_ln840 : 1
		store_ln840 : 2
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_top_Pipeline_LOOP_DMEM_I_fu_235 |    0    |    0    | 0.806857|    96   |   223   |    0    |
|          |  grp_top_Pipeline_LOOP_WT_I_fu_251  |    0    |    0    |  0.387  |    39   |    74   |    0    |
|          |  grp_top_Pipeline_LOOP_KH_I_fu_259  |    0    |    0    |  0.387  |    77   |    33   |    0    |
|   call   |         grp_bin_conv_fu_267         |    32   |    2    | 77.9806 |   8011  |  14121  |    0    |
|          |          grp_fp_conv_fu_290         |    0    |    0    | 15.3559 |   2016  |   3667  |    0    |
|          |         grp_bin_dense_fu_306        |    0    |    1    | 3.93571 |   646   |   2161  |    0    |
|          | grp_top_Pipeline_LOOP_DMEM_O_fu_322 |    0    |    1    |  1.161  |   130   |   163   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              grp_fu_348             |    0    |    0    |    0    |    0    |    23   |    0    |
|          |             i_V_5_fu_449            |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |          add_ln840_8_fu_513         |    0    |    0    |    0    |    0    |    23   |    0    |
|          |          add_ln840_9_fu_534         |    0    |    0    |    0    |    0    |    23   |    0    |
|          |          add_ln840_5_fu_551         |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          icmp_ln1027_fu_444         |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |          icmp_ln1019_fu_508         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |          icmp_ln1023_fu_568         |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        cmp_i_i130_not_fu_593        |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |           shl_ln751_fu_407          |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |        words_per_out_V_fu_586       |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |              r_V_fu_427             |    0    |    0    |    0    |    0    |    2    |    0    |
|          |          brmerge_not_fu_611         |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |            brmerge_fu_598           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |           brmerge22_fu_617          |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      norm_mode_read_read_fu_148     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     width_mode_read_read_fu_154     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      dmem_mode_read_read_fu_160     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     layer_mode_read_read_fu_166     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    output_words_read_read_fu_172    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     input_words_read_read_fu_178    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      n_outputs_read_read_fu_184     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      n_inputs_read_read_fu_190      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          trunc_ln701_fu_353         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln779_fu_368         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       words_per_image_V_fu_413      |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |              off_fu_470             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            nc_V_1_fu_494            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln1019_fu_529         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln793_fu_546         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         layer_type_V_fu_357         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            ret_V_9_fu_455           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|            nc_V_3_fu_474            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            nc_V_2_fu_484            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             nc_V_fu_498             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            lshr_ln_fu_573           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          zext_ln744_fu_372          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln751_fu_403          |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln1027_fu_440         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln541_fu_465          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln1513_fu_582         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|            shl_ln_fu_394            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              tmp_fu_418             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|             tmp_1_fu_604            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                     |    32   |    4    | 100.014 |  11015  |  20611  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |    0   |    0   |    0   |    1   |
|kh_mem_V|    0   |   64   |   65   |    0   |
|wt_mem_V|   29   |    0   |   20   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   29   |   64   |   85   |    1   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   agg_tmp141_0_reg_209  |    1   |
|    brmerge22_reg_791    |    1   |
|  dmem_mode_read_reg_641 |    1   |
|      i_V_3_reg_723      |   10   |
|      i_V_5_reg_736      |   10   |
|   icmp_ln1019_reg_770   |    1   |
| input_words_read_reg_660|   16   |
|  kh_mem_V_addr_reg_741  |    6   |
| layer_mode_read_reg_650 |    3   |
|   layer_type_V_reg_683  |    2   |
|  n_inputs_read_reg_674  |   16   |
|  n_outputs_read_reg_665 |   16   |
|      nc_V_1_reg_760     |   16   |
|      nc_V_2_reg_755     |   16   |
|      nc_V_3_reg_750     |   16   |
|      nc_V_4_reg_221     |   16   |
|       nc_V_reg_765      |   16   |
|  norm_mode_read_reg_629 |    2   |
|  o_index_V_load_reg_796 |   16   |
|       off_reg_746       |    2   |
|output_words_read_reg_655|   16   |
|       r_V_reg_715       |    1   |
|    shl_ln751_reg_699    |    7   |
|      shl_ln_reg_694     |    3   |
|       tmp_reg_710       |    2   |
|   trunc_ln1019_reg_775  |   15   |
|   trunc_ln779_reg_689   |    1   |
|   trunc_ln793_reg_780   |    9   |
| width_mode_read_reg_635 |    2   |
|words_per_image_V_reg_704|    5   |
| words_per_out_V_reg_785 |    5   |
+-------------------------+--------+
|          Total          |   249  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_203          |  p0  |   2  |   6  |   12   ||    9    |
|         agg_tmp141_0_reg_209        |  p0  |   2  |   1  |    2   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p1  |   2  |  16  |   32   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p2  |   2  |   5  |   10   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p3  |   2  |   1  |    2   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p4  |   2  |   3  |    6   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p6  |   2  |   2  |    4   ||    9    |
| grp_top_Pipeline_LOOP_DMEM_I_fu_235 |  p7  |   2  |   2  |    4   ||    9    |
|         grp_bin_conv_fu_267         |  p5  |   2  |  15  |   30   ||    9    |
|          grp_fp_conv_fu_290         |  p4  |   2  |   9  |   18   ||    9    |
|         grp_bin_dense_fu_306        |  p4  |   2  |  16  |   32   ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   152  ||  4.257  ||    99   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |    4   |   100  |  11015 |  20611 |    0   |
|   Memory  |   29   |    -   |    -   |   64   |   85   |    1   |
|Multiplexer|    -   |    -   |    4   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |   249  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   61   |    4   |   104  |  11328 |  20795 |    1   |
+-----------+--------+--------+--------+--------+--------+--------+
