# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mux4_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {mux4.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# 
# vlog -sv -work work +incdir+C:/Users/thiag/Downloads/MIPS/Entrega\ 1/Mux4/Mux4/Testbench {C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux4/Mux4/Testbench/mux4_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux4_tb
# 
# Top level modules:
# 	mux4_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux4_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux4_tb 
# Loading sv_std.std
# Loading work.mux4_tb
# Loading work.mux4
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.1b Compiler 2012.04 Apr 27 2012
# 
# Loading instances from mux4_v.sdo
# Loading timing data from mux4_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_tb File: C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux4/Mux4/Testbench/mux4_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# | D0 | D1 | D2 | D3 | S0 | S1 | Y |
# -----------------------------------
# | 0 | 1 | 1 | 1 | 0 | 0 | 0 | OK
# | 0 | 1 | 1 | 1 | 0 | 0 | 0 | OK
# | 1 | 0 | 0 | 0 | 0 | 0 | 1 | OK
# | 1 | 0 | 1 | 1 | 1 | 0 | 0 | OK
# | 0 | 1 | 0 | 0 | 1 | 0 | 1 | OK
# | 1 | 1 | 0 | 1 | 0 | 1 | 0 | OK
# | 0 | 0 | 1 | 0 | 0 | 1 | 1 | OK
# | 1 | 1 | 1 | 0 | 1 | 1 | 0 | OK
# | 0 | 0 | 0 | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 9
# Erros Encontrados = 0
# Break in Module mux4_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux4/Mux4/Testbench/mux4_tb.sv line 65
# Simulation Breakpoint: Break in Module mux4_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux4/Mux4/Testbench/mux4_tb.sv line 65
# MACRO ./mux4_run_msim_gate_verilog.do PAUSED at line 17
