// Seed: 791706929
module module_0;
  wire id_2;
  module_2(
      id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    output tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output wand id_4,
    input uwire id_5,
    input wire id_6,
    output wand id_7,
    input wire id_8,
    output wire id_9,
    input wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    output uwire id_13,
    output uwire id_14,
    output supply1 id_15,
    output tri id_16,
    input tri0 id_17,
    input wor id_18,
    input uwire id_19,
    output wire id_20
    , id_22
);
  module_2(
      id_22
  );
  wire id_23;
  wire id_24;
  reg  id_25;
  generate
    wire id_26;
    task automatic id_27;
      $display;
      id_27 <= 1;
      begin
        if (1) id_25 <= 1'b0;
        else id_7 = id_26;
      end
    endtask : id_28
    assign id_26 = id_26;
    wire id_29;
  endgenerate
  always id_20 = id_10;
endmodule
