============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/FPGA_ANLU/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     star
   Run Date =   Sat Nov 23 18:39:49 2019

   Run on =     DESKTOP-0V3OOB3
============================================================
RUN-1002 : start command "open_project eglm35.al"
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db eglm35_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
ARC-1002 : Mark IO location M10 as dedicated.
RUN-1003 : finish command "import_db eglm35_pr.db" in  6.417852s wall, 5.687500s user + 0.984375s system = 6.671875s CPU (104.0%)

RUN-1004 : used memory is 384 MB, reserved memory is 368 MB, peak memory is 384 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.701744s wall, 3.500000s user + 0.406250s system = 3.906250s CPU (105.5%)

RUN-1004 : used memory is 568 MB, reserved memory is 544 MB, peak memory is 570 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.107231s wall, 0.765625s user + 0.890625s system = 1.656250s CPU (23.3%)

RUN-1004 : used memory is 594 MB, reserved memory is 571 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.763147s wall, 4.593750s user + 1.531250s system = 6.125000s CPU (52.1%)

RUN-1004 : used memory is 456 MB, reserved memory is 431 MB, peak memory is 594 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.852604s wall, 1.375000s user + 0.265625s system = 1.640625s CPU (88.6%)

RUN-1004 : used memory is 293 MB, reserved memory is 259 MB, peak memory is 594 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/872 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 504 instances.
SYN-1015 : Optimize round 1, 1506 better
SYN-1014 : Optimize round 2
SYN-1032 : 8712/308 useful/useless nets, 4836/134 useful/useless insts
SYN-1019 : Optimized 1767 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 2, 1994 better
SYN-1014 : Optimize round 3
SYN-1032 : 5189/1789 useful/useless nets, 2989/60 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 97 better
SYN-1014 : Optimize round 4
SYN-1032 : 5179/9 useful/useless nets, 2984/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5169/9 useful/useless nets, 2979/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5159/9 useful/useless nets, 2974/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5149/9 useful/useless nets, 2969/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5139/9 useful/useless nets, 2964/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5129/9 useful/useless nets, 2959/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5119/9 useful/useless nets, 2954/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 11 better
RUN-1003 : finish command "optimize_rtl" in  5.968206s wall, 5.828125s user + 0.531250s system = 6.359375s CPU (106.6%)

RUN-1004 : used memory is 367 MB, reserved memory is 337 MB, peak memory is 594 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2415
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                107
  #bufif1               0
  #MX21              2029
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            207
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2146   |269    |221    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.010031s wall, 1.703125s user + 0.593750s system = 2.296875s CPU (114.3%)

RUN-1004 : used memory is 405 MB, reserved memory is 375 MB, peak memory is 594 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5172/13 useful/useless nets, 2973/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5172/0 useful/useless nets, 2973/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5247/12 useful/useless nets, 3066/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5244/0 useful/useless nets, 3063/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 208 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 29 ROM instances
SYN-1032 : 10015/90 useful/useless nets, 7834/90 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2853 (2.98), #lev = 18 (6.69)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.46 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2561 instances into 2907 LUTs, name keeping = 78%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10354/0 useful/useless nets, 8173/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 97 carry chain into lslice
SYN-4007 : Packing 2660 adder to BLE ...
SYN-4008 : Packed 2660 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2936 LUT to BLE ...
SYN-4008 : Packed 2936 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2685 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2936/4940 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 6882   out of  19600   35.11%
#reg                  253   out of  19600    1.29%
#le                  6882
  #lut only          6629   out of   6882   96.32%
  #reg only             0   out of   6882    0.00%
  #lut&reg            253   out of   6882    3.68%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |6882  |6882  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  9.640698s wall, 8.375000s user + 1.093750s system = 9.468750s CPU (98.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 398 MB, peak memory is 594 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.663824s wall, 3.312500s user + 0.640625s system = 3.953125s CPU (107.9%)

RUN-1004 : used memory is 517 MB, reserved memory is 487 MB, peak memory is 594 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3471 instances
RUN-1001 : 1720 mslices, 1721 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7152 nets
RUN-1001 : 3994 nets have 2 pins
RUN-1001 : 3009 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 57 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3469 instances, 3441 slices, 208 macros(1973 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22726, tnet num: 7150, tinst num: 3469, tnode num: 23354, tedge num: 39924.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.602075s wall, 1.453125s user + 0.140625s system = 1.593750s CPU (99.5%)

RUN-1004 : used memory is 550 MB, reserved memory is 520 MB, peak memory is 594 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.207827s wall, 2.015625s user + 0.203125s system = 2.218750s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.09505e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.789327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.40895e+06, overlap = 10
PHY-3002 : Step(2): len = 1.05162e+06, overlap = 45.75
PHY-3002 : Step(3): len = 869940, overlap = 79.25
PHY-3002 : Step(4): len = 733383, overlap = 109.5
PHY-3002 : Step(5): len = 632426, overlap = 137
PHY-3002 : Step(6): len = 531761, overlap = 158.75
PHY-3002 : Step(7): len = 468341, overlap = 176.5
PHY-3002 : Step(8): len = 426128, overlap = 182.25
PHY-3002 : Step(9): len = 382431, overlap = 190.5
PHY-3002 : Step(10): len = 338569, overlap = 199.75
PHY-3002 : Step(11): len = 310582, overlap = 204.5
PHY-3002 : Step(12): len = 269339, overlap = 210.25
PHY-3002 : Step(13): len = 247938, overlap = 216
PHY-3002 : Step(14): len = 231544, overlap = 216.25
PHY-3002 : Step(15): len = 207095, overlap = 220.75
PHY-3002 : Step(16): len = 193609, overlap = 223
PHY-3002 : Step(17): len = 182357, overlap = 229.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56948e-06
PHY-3002 : Step(18): len = 178985, overlap = 229.25
PHY-3002 : Step(19): len = 172815, overlap = 225.75
PHY-3002 : Step(20): len = 171443, overlap = 216.25
PHY-3002 : Step(21): len = 163056, overlap = 216
PHY-3002 : Step(22): len = 160050, overlap = 213.25
PHY-3002 : Step(23): len = 157245, overlap = 210.75
PHY-3002 : Step(24): len = 154451, overlap = 202.5
PHY-3002 : Step(25): len = 153006, overlap = 200.75
PHY-3002 : Step(26): len = 152588, overlap = 196.5
PHY-3002 : Step(27): len = 150104, overlap = 189.25
PHY-3002 : Step(28): len = 146786, overlap = 180.75
PHY-3002 : Step(29): len = 147153, overlap = 172.5
PHY-3002 : Step(30): len = 145425, overlap = 166.75
PHY-3002 : Step(31): len = 143415, overlap = 166.75
PHY-3002 : Step(32): len = 142822, overlap = 166.25
PHY-3002 : Step(33): len = 141653, overlap = 163
PHY-3002 : Step(34): len = 142370, overlap = 156.25
PHY-3002 : Step(35): len = 140267, overlap = 158.25
PHY-3002 : Step(36): len = 138699, overlap = 158.25
PHY-3002 : Step(37): len = 138263, overlap = 157.5
PHY-3002 : Step(38): len = 137441, overlap = 153.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.87634e-06
PHY-3002 : Step(39): len = 137064, overlap = 153
PHY-3002 : Step(40): len = 137260, overlap = 152.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 225952, over cnt = 1181(3%), over = 3163, worst = 13
PHY-1002 : len = 249456, over cnt = 1168(3%), over = 2493, worst = 9
PHY-1002 : len = 387688, over cnt = 670(1%), over = 1051, worst = 6
PHY-1002 : len = 484312, over cnt = 44(0%), over = 57, worst = 2
PHY-1002 : len = 483232, over cnt = 33(0%), over = 40, worst = 2
PHY-1002 : len = 483000, over cnt = 34(0%), over = 38, worst = 2
PHY-1002 : len = 481992, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 481824, over cnt = 32(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  3.841968s wall, 3.906250s user + 0.281250s system = 4.187500s CPU (109.0%)

PHY-3001 : End congestion estimation;  4.271842s wall, 4.250000s user + 0.406250s system = 4.656250s CPU (109.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.831265s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69894e-07
PHY-3002 : Step(41): len = 136550, overlap = 182.25
PHY-3002 : Step(42): len = 136324, overlap = 181
PHY-3002 : Step(43): len = 135716, overlap = 179.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39789e-07
PHY-3002 : Step(44): len = 133507, overlap = 179.75
PHY-3002 : Step(45): len = 132685, overlap = 179.75
PHY-3002 : Step(46): len = 132200, overlap = 180
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87958e-06
PHY-3002 : Step(47): len = 132176, overlap = 178.25
PHY-3002 : Step(48): len = 132324, overlap = 178.25
PHY-3002 : Step(49): len = 133463, overlap = 175.25
PHY-3002 : Step(50): len = 134015, overlap = 175
PHY-3002 : Step(51): len = 132111, overlap = 174.75
PHY-3002 : Step(52): len = 131594, overlap = 168.75
PHY-3002 : Step(53): len = 131611, overlap = 168.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.75916e-06
PHY-3002 : Step(54): len = 131806, overlap = 167
PHY-3002 : Step(55): len = 132963, overlap = 165.75
PHY-3002 : Step(56): len = 139714, overlap = 150
PHY-3002 : Step(57): len = 143377, overlap = 135.75
PHY-3002 : Step(58): len = 143596, overlap = 127.25
PHY-3002 : Step(59): len = 145598, overlap = 121
PHY-3002 : Step(60): len = 148991, overlap = 117.25
PHY-3002 : Step(61): len = 149232, overlap = 112.25
PHY-3002 : Step(62): len = 149592, overlap = 114.25
PHY-3002 : Step(63): len = 150489, overlap = 108
PHY-3002 : Step(64): len = 151223, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.51831e-06
PHY-3002 : Step(65): len = 150845, overlap = 111
PHY-3002 : Step(66): len = 151502, overlap = 111.5
PHY-3002 : Step(67): len = 153901, overlap = 107.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.50366e-05
PHY-3002 : Step(68): len = 155613, overlap = 102.5
PHY-3002 : Step(69): len = 161453, overlap = 93.75
PHY-3002 : Step(70): len = 167847, overlap = 81
PHY-3002 : Step(71): len = 174037, overlap = 65.75
PHY-3002 : Step(72): len = 177991, overlap = 58.25
PHY-3002 : Step(73): len = 179460, overlap = 54
PHY-3002 : Step(74): len = 181803, overlap = 52
PHY-3002 : Step(75): len = 184748, overlap = 46.25
PHY-3002 : Step(76): len = 184982, overlap = 45.75
PHY-3002 : Step(77): len = 185783, overlap = 48.25
PHY-3002 : Step(78): len = 187091, overlap = 56.75
PHY-3002 : Step(79): len = 187243, overlap = 61.75
PHY-3002 : Step(80): len = 188283, overlap = 65.5
PHY-3002 : Step(81): len = 188821, overlap = 68.25
PHY-3002 : Step(82): len = 189462, overlap = 77
PHY-3002 : Step(83): len = 189904, overlap = 79.75
PHY-3002 : Step(84): len = 189164, overlap = 81
PHY-3002 : Step(85): len = 189027, overlap = 78.75
PHY-3002 : Step(86): len = 188230, overlap = 76.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.00732e-05
PHY-3002 : Step(87): len = 189594, overlap = 70.75
PHY-3002 : Step(88): len = 190143, overlap = 69
PHY-3002 : Step(89): len = 191655, overlap = 64.75
PHY-3002 : Step(90): len = 193506, overlap = 58
PHY-3002 : Step(91): len = 198566, overlap = 53.75
PHY-3002 : Step(92): len = 200142, overlap = 49
PHY-3002 : Step(93): len = 201713, overlap = 46
PHY-3002 : Step(94): len = 203099, overlap = 45.75
PHY-3002 : Step(95): len = 204312, overlap = 46.25
PHY-3002 : Step(96): len = 204438, overlap = 47
PHY-3002 : Step(97): len = 204889, overlap = 44.25
PHY-3002 : Step(98): len = 205683, overlap = 47.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.01465e-05
PHY-3002 : Step(99): len = 207438, overlap = 43
PHY-3002 : Step(100): len = 211371, overlap = 34.5
PHY-3002 : Step(101): len = 219124, overlap = 24.5
PHY-3002 : Step(102): len = 219682, overlap = 22.75
PHY-3002 : Step(103): len = 220300, overlap = 22.25
PHY-3002 : Step(104): len = 221876, overlap = 21.5
PHY-3002 : Step(105): len = 222395, overlap = 23.5
PHY-3002 : Step(106): len = 224005, overlap = 22.5
PHY-3002 : Step(107): len = 224959, overlap = 18.75
PHY-3002 : Step(108): len = 225646, overlap = 18
PHY-3002 : Step(109): len = 226110, overlap = 19
PHY-3002 : Step(110): len = 225859, overlap = 19.5
PHY-3002 : Step(111): len = 225917, overlap = 20.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120293
PHY-3002 : Step(112): len = 234662, overlap = 11.75
PHY-3002 : Step(113): len = 241200, overlap = 9.25
PHY-3002 : Step(114): len = 245551, overlap = 10.25
PHY-3002 : Step(115): len = 247611, overlap = 10.25
PHY-3002 : Step(116): len = 249262, overlap = 10.75
PHY-3002 : Step(117): len = 249383, overlap = 10
PHY-3002 : Step(118): len = 249396, overlap = 8.25
PHY-3002 : Step(119): len = 249089, overlap = 8.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000240586
PHY-3002 : Step(120): len = 261242, overlap = 8
PHY-3002 : Step(121): len = 265739, overlap = 7.25
PHY-3002 : Step(122): len = 267680, overlap = 6.75
PHY-3002 : Step(123): len = 269004, overlap = 5.75
PHY-3002 : Step(124): len = 269907, overlap = 4.5
PHY-3002 : Step(125): len = 269754, overlap = 4
PHY-3002 : Step(126): len = 269421, overlap = 5.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000481172
PHY-3002 : Step(127): len = 279325, overlap = 3
PHY-3002 : Step(128): len = 283459, overlap = 3.75
PHY-3002 : Step(129): len = 286156, overlap = 4
PHY-3002 : Step(130): len = 287863, overlap = 4.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000937386
PHY-3002 : Step(131): len = 294137, overlap = 3.25
PHY-3002 : Step(132): len = 297761, overlap = 3.5
PHY-3002 : Step(133): len = 301264, overlap = 3.75
PHY-3002 : Step(134): len = 301464, overlap = 3.75
PHY-3002 : Step(135): len = 300079, overlap = 4
PHY-3002 : Step(136): len = 299351, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 446672, over cnt = 318(0%), over = 455, worst = 3
PHY-1002 : len = 449752, over cnt = 173(0%), over = 228, worst = 2
PHY-1002 : len = 450920, over cnt = 101(0%), over = 130, worst = 2
PHY-1002 : len = 451352, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 451600, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 451592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289445s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (140.4%)

PHY-3001 : End congestion estimation;  0.635926s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (125.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.856105s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (111.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000302957
PHY-3002 : Step(137): len = 290016, overlap = 38.25
PHY-3002 : Step(138): len = 290010, overlap = 37
PHY-3002 : Step(139): len = 289870, overlap = 30.25
PHY-3002 : Step(140): len = 288954, overlap = 31.25
PHY-3002 : Step(141): len = 287205, overlap = 31.25
PHY-3002 : Step(142): len = 286176, overlap = 33.25
PHY-3002 : Step(143): len = 285830, overlap = 34.25
PHY-3002 : Step(144): len = 285213, overlap = 35
PHY-3002 : Step(145): len = 284526, overlap = 38.25
PHY-3002 : Step(146): len = 283974, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000599559
PHY-3002 : Step(147): len = 293942, overlap = 32.75
PHY-3002 : Step(148): len = 296167, overlap = 32
PHY-3002 : Step(149): len = 300083, overlap = 29
PHY-3002 : Step(150): len = 301694, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119912
PHY-3002 : Step(151): len = 309518, overlap = 27.5
PHY-3002 : Step(152): len = 312014, overlap = 28.75
PHY-3002 : Step(153): len = 316868, overlap = 27.25
PHY-3002 : Step(154): len = 317892, overlap = 26
PHY-3002 : Step(155): len = 316612, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.582066s wall, 3.015625s user + 2.562500s system = 5.578125s CPU (155.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 504480, over cnt = 122(0%), over = 169, worst = 4
PHY-1002 : len = 505232, over cnt = 70(0%), over = 87, worst = 3
PHY-1002 : len = 505528, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 505312, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 505224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.306436s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (137.7%)

PHY-3001 : End congestion estimation;  0.682039s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (135.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.942348s wall, 0.984375s user + 0.171875s system = 1.156250s CPU (122.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000398763
PHY-3002 : Step(156): len = 305487, overlap = 12.5
PHY-3002 : Step(157): len = 304632, overlap = 16.25
PHY-3002 : Step(158): len = 303114, overlap = 18.5
PHY-3002 : Step(159): len = 301771, overlap = 21.25
PHY-3002 : Step(160): len = 301700, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089007s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (105.3%)

PHY-3001 : Legalized: Len = 304745, Over = 0
PHY-3001 : Final: Len = 304745, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472952, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 473776, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 473960, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 473888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 473824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.280004s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (173.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3445 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3469 instances, 3441 slices, 208 macros(1973 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22726, tnet num: 7150, tinst num: 3469, tnode num: 23354, tedge num: 39924.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.798203s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (114.7%)

RUN-1004 : used memory is 605 MB, reserved memory is 580 MB, peak memory is 633 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.533053s wall, 2.703125s user + 0.312500s system = 3.015625s CPU (119.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 304745
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.789327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(161): len = 304745, overlap = 0
PHY-3002 : Step(162): len = 304745, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010975s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472952, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 473776, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 473960, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 473888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 473824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.332618s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (155.0%)

PHY-3001 : End congestion estimation;  0.738964s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (135.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.807138s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (114.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(163): len = 304745, overlap = 0
PHY-3002 : Step(164): len = 304745, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472952, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 473776, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 473960, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 473888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 473824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.326486s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (148.4%)

PHY-3001 : End congestion estimation;  0.720717s wall, 0.796875s user + 0.187500s system = 0.984375s CPU (136.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.908979s wall, 0.953125s user + 0.109375s system = 1.062500s CPU (116.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 304745, overlap = 0
PHY-3002 : Step(166): len = 304745, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015539s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789327
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472952, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 473776, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 473960, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 473888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 473824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.314242s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (164.1%)

PHY-3001 : End congestion estimation;  0.680820s wall, 0.812500s user + 0.093750s system = 0.906250s CPU (133.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.451575s wall, 1.468750s user + 0.140625s system = 1.609375s CPU (110.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(167): len = 304745, overlap = 0
PHY-3002 : Step(168): len = 304745, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.0%)

PHY-3001 : Legalized: Len = 304745, Over = 0
PHY-3001 : Final: Len = 304745, Over = 0
RUN-1003 : finish command "place -eco" in  8.798635s wall, 9.406250s user + 1.359375s system = 10.765625s CPU (122.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 633 MB, peak memory is 656 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  47.541016s wall, 72.796875s user + 13.468750s system = 86.265625s CPU (181.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 632 MB, peak memory is 656 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3862 to 2984
PHY-1001 : Pin misalignment score is improved from 2984 to 2956
PHY-1001 : Pin misalignment score is improved from 2956 to 2956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3471 instances
RUN-1001 : 1720 mslices, 1721 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7152 nets
RUN-1001 : 3994 nets have 2 pins
RUN-1001 : 3009 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 57 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472952, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 473776, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 473960, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 473888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 473824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274375s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (170.8%)

PHY-1001 : End global routing;  0.895919s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (127.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055789s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (140.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 683240, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End Routed; 23.384268s wall, 38.000000s user + 2.265625s system = 40.265625s CPU (172.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 682928, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.109603s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (128.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 682904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 682904
PHY-1001 : End DR Iter 2; 0.092619s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  37.723512s wall, 51.531250s user + 4.062500s system = 55.593750s CPU (147.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  66.585591s wall, 80.406250s user + 6.578125s system = 86.984375s CPU (130.6%)

RUN-1004 : used memory is 726 MB, reserved memory is 706 MB, peak memory is 1003 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 6882   out of  19600   35.11%
#reg                  253   out of  19600    1.29%
#le                  6882
  #lut only          6629   out of   6882   96.32%
  #reg only             0   out of   6882    0.00%
  #lut&reg            253   out of   6882    3.68%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.866600s wall, 3.484375s user + 0.656250s system = 4.140625s CPU (107.1%)

RUN-1004 : used memory is 726 MB, reserved memory is 706 MB, peak memory is 1003 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3471
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7152, pip num: 50881
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2882 valid insts, and 182036 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.131900s wall, 65.406250s user + 1.296875s system = 66.703125s CPU (348.6%)

RUN-1004 : used memory is 743 MB, reserved memory is 724 MB, peak memory is 1003 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.559951s wall, 1.531250s user + 0.250000s system = 1.781250s CPU (114.2%)

RUN-1004 : used memory is 579 MB, reserved memory is 566 MB, peak memory is 1003 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/795 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 497 instances.
SYN-1015 : Optimize round 1, 1470 better
SYN-1014 : Optimize round 2
SYN-1032 : 8726/301 useful/useless nets, 4850/134 useful/useless insts
SYN-1019 : Optimized 1613 mux instances.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5511/1630 useful/useless nets, 3164/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 84 better
SYN-1014 : Optimize round 4
SYN-1032 : 5501/9 useful/useless nets, 3159/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5491/9 useful/useless nets, 3154/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5481/9 useful/useless nets, 3149/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5471/9 useful/useless nets, 3144/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5461/9 useful/useless nets, 3139/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5451/9 useful/useless nets, 3134/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5441/9 useful/useless nets, 3129/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  5.843790s wall, 5.906250s user + 0.546875s system = 6.453125s CPU (110.4%)

RUN-1004 : used memory is 606 MB, reserved memory is 597 MB, peak memory is 1003 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2569
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2179
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            316

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2300   |269    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.935886s wall, 1.765625s user + 0.375000s system = 2.140625s CPU (110.6%)

RUN-1004 : used memory is 619 MB, reserved memory is 614 MB, peak memory is 1003 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5491/14 useful/useless nets, 3147/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5491/0 useful/useless nets, 3147/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5566/12 useful/useless nets, 3240/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5563/0 useful/useless nets, 3237/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10661/97 useful/useless nets, 8335/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 3009 (2.98), #lev = 18 (6.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.41 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2736 instances into 3063 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10982/0 useful/useless nets, 8656/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2828 adder to BLE ...
SYN-4008 : Packed 2828 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3091 LUT to BLE ...
SYN-4008 : Packed 3091 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2840 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3091/5222 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7289   out of  19600   37.19%
#reg                  253   out of  19600    1.29%
#le                  7289
  #lut only          7036   out of   7289   96.53%
  #reg only             0   out of   7289    0.00%
  #lut&reg            253   out of   7289    3.47%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7289  |7289  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  9.258298s wall, 9.406250s user + 1.000000s system = 10.406250s CPU (112.4%)

RUN-1004 : used memory is 629 MB, reserved memory is 622 MB, peak memory is 1003 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.912094s wall, 3.546875s user + 0.703125s system = 4.250000s CPU (108.6%)

RUN-1004 : used memory is 701 MB, reserved memory is 691 MB, peak memory is 1003 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3675 instances
RUN-1001 : 1822 mslices, 1823 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7578 nets
RUN-1001 : 4264 nets have 2 pins
RUN-1001 : 3158 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3673 instances, 3645 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24034, tnet num: 7576, tinst num: 3673, tnode num: 24664, tedge num: 42215.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.560793s wall, 1.593750s user + 0.140625s system = 1.734375s CPU (111.1%)

RUN-1004 : used memory is 733 MB, reserved memory is 720 MB, peak memory is 1003 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.133367s wall, 2.156250s user + 0.218750s system = 2.375000s CPU (111.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.27891e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.776837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 1.5303e+06, overlap = 14.5
PHY-3002 : Step(170): len = 1.12127e+06, overlap = 55.75
PHY-3002 : Step(171): len = 929487, overlap = 90
PHY-3002 : Step(172): len = 807811, overlap = 126.5
PHY-3002 : Step(173): len = 684166, overlap = 156
PHY-3002 : Step(174): len = 589207, overlap = 170.25
PHY-3002 : Step(175): len = 521823, overlap = 185.5
PHY-3002 : Step(176): len = 450405, overlap = 193.25
PHY-3002 : Step(177): len = 408511, overlap = 203
PHY-3002 : Step(178): len = 361824, overlap = 215
PHY-3002 : Step(179): len = 319871, overlap = 227
PHY-3002 : Step(180): len = 289588, overlap = 227.5
PHY-3002 : Step(181): len = 263772, overlap = 237.75
PHY-3002 : Step(182): len = 234923, overlap = 240.5
PHY-3002 : Step(183): len = 224956, overlap = 243.5
PHY-3002 : Step(184): len = 207281, overlap = 249.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.17235e-06
PHY-3002 : Step(185): len = 202386, overlap = 249
PHY-3002 : Step(186): len = 199789, overlap = 240.75
PHY-3002 : Step(187): len = 194342, overlap = 228.25
PHY-3002 : Step(188): len = 193078, overlap = 203.75
PHY-3002 : Step(189): len = 190218, overlap = 198.25
PHY-3002 : Step(190): len = 187079, overlap = 194
PHY-3002 : Step(191): len = 184794, overlap = 183.75
PHY-3002 : Step(192): len = 181755, overlap = 177.75
PHY-3002 : Step(193): len = 177780, overlap = 175.75
PHY-3002 : Step(194): len = 174762, overlap = 175.25
PHY-3002 : Step(195): len = 173077, overlap = 167
PHY-3002 : Step(196): len = 170070, overlap = 161.5
PHY-3002 : Step(197): len = 167049, overlap = 156.75
PHY-3002 : Step(198): len = 165513, overlap = 155.75
PHY-3002 : Step(199): len = 164191, overlap = 147.5
PHY-3002 : Step(200): len = 164059, overlap = 135.75
PHY-3002 : Step(201): len = 162341, overlap = 134
PHY-3002 : Step(202): len = 160695, overlap = 133.75
PHY-3002 : Step(203): len = 159878, overlap = 133.75
PHY-3002 : Step(204): len = 158750, overlap = 133.5
PHY-3002 : Step(205): len = 158246, overlap = 133.75
PHY-3002 : Step(206): len = 156135, overlap = 132.5
PHY-3002 : Step(207): len = 155219, overlap = 131
PHY-3002 : Step(208): len = 154772, overlap = 129.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3447e-06
PHY-3002 : Step(209): len = 152800, overlap = 128.25
PHY-3002 : Step(210): len = 152445, overlap = 129.25
PHY-3002 : Step(211): len = 153130, overlap = 126.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.68939e-06
PHY-3002 : Step(212): len = 154216, overlap = 119.5
PHY-3002 : Step(213): len = 158773, overlap = 114
PHY-3002 : Step(214): len = 158440, overlap = 108.25
PHY-3002 : Step(215): len = 164424, overlap = 96.5
PHY-3002 : Step(216): len = 172540, overlap = 89
PHY-3002 : Step(217): len = 171416, overlap = 89.25
PHY-3002 : Step(218): len = 171223, overlap = 87
PHY-3002 : Step(219): len = 171949, overlap = 86
PHY-3002 : Step(220): len = 173925, overlap = 81
PHY-3002 : Step(221): len = 172004, overlap = 78.75
PHY-3002 : Step(222): len = 171509, overlap = 76.5
PHY-3002 : Step(223): len = 171876, overlap = 75.25
PHY-3002 : Step(224): len = 171465, overlap = 73
PHY-3002 : Step(225): len = 171895, overlap = 74
PHY-3002 : Step(226): len = 172113, overlap = 73.75
PHY-3002 : Step(227): len = 174714, overlap = 64.25
PHY-3002 : Step(228): len = 182424, overlap = 58
PHY-3002 : Step(229): len = 180265, overlap = 60.25
PHY-3002 : Step(230): len = 178478, overlap = 63
PHY-3002 : Step(231): len = 177898, overlap = 64
PHY-3002 : Step(232): len = 177710, overlap = 65.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.73788e-05
PHY-3002 : Step(233): len = 177739, overlap = 64.25
PHY-3002 : Step(234): len = 177967, overlap = 64.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026067s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (119.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 311552, over cnt = 933(2%), over = 1758, worst = 8
PHY-1002 : len = 330112, over cnt = 535(1%), over = 810, worst = 5
PHY-1002 : len = 352840, over cnt = 111(0%), over = 151, worst = 4
PHY-1002 : len = 356864, over cnt = 26(0%), over = 37, worst = 4
PHY-1002 : len = 356928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297476s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (199.6%)

PHY-3001 : End congestion estimation;  0.840110s wall, 1.015625s user + 0.218750s system = 1.234375s CPU (146.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.049090s wall, 1.062500s user + 0.156250s system = 1.218750s CPU (116.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89119e-06
PHY-3002 : Step(235): len = 181926, overlap = 94
PHY-3002 : Step(236): len = 181919, overlap = 97.75
PHY-3002 : Step(237): len = 181556, overlap = 97.75
PHY-3002 : Step(238): len = 180168, overlap = 97
PHY-3002 : Step(239): len = 179151, overlap = 99.75
PHY-3002 : Step(240): len = 176606, overlap = 98.25
PHY-3002 : Step(241): len = 174695, overlap = 93.25
PHY-3002 : Step(242): len = 172411, overlap = 92.25
PHY-3002 : Step(243): len = 170611, overlap = 90.75
PHY-3002 : Step(244): len = 168357, overlap = 91.5
PHY-3002 : Step(245): len = 165953, overlap = 99.75
PHY-3002 : Step(246): len = 164567, overlap = 108.25
PHY-3002 : Step(247): len = 162604, overlap = 110.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.78238e-06
PHY-3002 : Step(248): len = 161620, overlap = 112.5
PHY-3002 : Step(249): len = 161532, overlap = 113
PHY-3002 : Step(250): len = 161636, overlap = 113
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15648e-05
PHY-3002 : Step(251): len = 162913, overlap = 113.25
PHY-3002 : Step(252): len = 164311, overlap = 112.25
PHY-3002 : Step(253): len = 169762, overlap = 103.5
PHY-3002 : Step(254): len = 177845, overlap = 81
PHY-3002 : Step(255): len = 177431, overlap = 79.5
PHY-3002 : Step(256): len = 177223, overlap = 85.5
PHY-3002 : Step(257): len = 177636, overlap = 93.5
PHY-3002 : Step(258): len = 175986, overlap = 93.75
PHY-3002 : Step(259): len = 176089, overlap = 91
PHY-3002 : Step(260): len = 176853, overlap = 87.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31295e-05
PHY-3002 : Step(261): len = 177388, overlap = 85.75
PHY-3002 : Step(262): len = 179699, overlap = 83.75
PHY-3002 : Step(263): len = 187691, overlap = 74.25
PHY-3002 : Step(264): len = 190624, overlap = 72.5
PHY-3002 : Step(265): len = 191512, overlap = 70.5
PHY-3002 : Step(266): len = 193601, overlap = 73.25
PHY-3002 : Step(267): len = 193596, overlap = 80.75
PHY-3002 : Step(268): len = 194464, overlap = 80.5
PHY-3002 : Step(269): len = 195110, overlap = 80.5
PHY-3002 : Step(270): len = 196236, overlap = 77.25
PHY-3002 : Step(271): len = 198036, overlap = 77.75
PHY-3002 : Step(272): len = 198522, overlap = 74
PHY-3002 : Step(273): len = 199097, overlap = 72.75
PHY-3002 : Step(274): len = 199469, overlap = 73.75
PHY-3002 : Step(275): len = 200169, overlap = 70
PHY-3002 : Step(276): len = 200842, overlap = 70.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.6259e-05
PHY-3002 : Step(277): len = 203520, overlap = 62.75
PHY-3002 : Step(278): len = 205991, overlap = 59.5
PHY-3002 : Step(279): len = 209779, overlap = 51
PHY-3002 : Step(280): len = 215131, overlap = 46
PHY-3002 : Step(281): len = 221508, overlap = 38.5
PHY-3002 : Step(282): len = 224425, overlap = 37
PHY-3002 : Step(283): len = 226556, overlap = 39.25
PHY-3002 : Step(284): len = 227022, overlap = 41.75
PHY-3002 : Step(285): len = 227227, overlap = 43.5
PHY-3002 : Step(286): len = 226743, overlap = 42.5
PHY-3002 : Step(287): len = 226181, overlap = 43.25
PHY-3002 : Step(288): len = 226419, overlap = 42
PHY-3002 : Step(289): len = 226602, overlap = 43.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.25181e-05
PHY-3002 : Step(290): len = 233442, overlap = 35.5
PHY-3002 : Step(291): len = 238221, overlap = 31.75
PHY-3002 : Step(292): len = 239696, overlap = 31.75
PHY-3002 : Step(293): len = 240847, overlap = 31.5
PHY-3002 : Step(294): len = 242686, overlap = 31.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000185036
PHY-3002 : Step(295): len = 252014, overlap = 20.25
PHY-3002 : Step(296): len = 262065, overlap = 12.25
PHY-3002 : Step(297): len = 270064, overlap = 8.5
PHY-3002 : Step(298): len = 270321, overlap = 9
PHY-3002 : Step(299): len = 267839, overlap = 10.25
PHY-3002 : Step(300): len = 266601, overlap = 13
PHY-3002 : Step(301): len = 266810, overlap = 14.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000370072
PHY-3002 : Step(302): len = 278750, overlap = 11.25
PHY-3002 : Step(303): len = 282394, overlap = 10.75
PHY-3002 : Step(304): len = 284070, overlap = 10.5
PHY-3002 : Step(305): len = 284744, overlap = 10.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000738668
PHY-3002 : Step(306): len = 292017, overlap = 9.25
PHY-3002 : Step(307): len = 296530, overlap = 7.75
PHY-3002 : Step(308): len = 300733, overlap = 6.5
PHY-3002 : Step(309): len = 301984, overlap = 6.25
PHY-3002 : Step(310): len = 301109, overlap = 6.25
PHY-3002 : Step(311): len = 300993, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 446384, over cnt = 401(1%), over = 567, worst = 3
PHY-1002 : len = 451080, over cnt = 196(0%), over = 261, worst = 3
PHY-1002 : len = 452592, over cnt = 94(0%), over = 124, worst = 3
PHY-1002 : len = 452888, over cnt = 56(0%), over = 71, worst = 3
PHY-1002 : len = 453528, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 453416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.448551s wall, 0.609375s user + 0.156250s system = 0.765625s CPU (170.7%)

PHY-3001 : End congestion estimation;  0.936990s wall, 1.109375s user + 0.234375s system = 1.343750s CPU (143.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.118337s wall, 1.140625s user + 0.171875s system = 1.312500s CPU (117.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247809
PHY-3002 : Step(312): len = 292308, overlap = 57.75
PHY-3002 : Step(313): len = 292960, overlap = 49.25
PHY-3002 : Step(314): len = 294051, overlap = 43.5
PHY-3002 : Step(315): len = 293469, overlap = 44.5
PHY-3002 : Step(316): len = 292821, overlap = 40.5
PHY-3002 : Step(317): len = 291463, overlap = 41.25
PHY-3002 : Step(318): len = 290097, overlap = 43
PHY-3002 : Step(319): len = 288634, overlap = 44.75
PHY-3002 : Step(320): len = 288181, overlap = 43.5
PHY-3002 : Step(321): len = 287241, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000495618
PHY-3002 : Step(322): len = 297561, overlap = 38.25
PHY-3002 : Step(323): len = 300357, overlap = 35.5
PHY-3002 : Step(324): len = 302536, overlap = 33.25
PHY-3002 : Step(325): len = 303514, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000991235
PHY-3002 : Step(326): len = 311105, overlap = 29.5
PHY-3002 : Step(327): len = 314024, overlap = 30.25
PHY-3002 : Step(328): len = 317852, overlap = 29.25
PHY-3002 : Step(329): len = 319094, overlap = 29
PHY-3002 : Step(330): len = 317365, overlap = 29.5
PHY-3002 : Step(331): len = 316498, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.088916s wall, 4.250000s user + 2.781250s system = 7.031250s CPU (172.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 506944, over cnt = 154(0%), over = 193, worst = 3
PHY-1002 : len = 507848, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 508136, over cnt = 46(0%), over = 55, worst = 2
PHY-1002 : len = 508448, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 508608, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 508608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354198s wall, 0.390625s user + 0.078125s system = 0.468750s CPU (132.3%)

PHY-3001 : End congestion estimation;  0.811555s wall, 0.890625s user + 0.156250s system = 1.046875s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.979337s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (113.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00038783
PHY-3002 : Step(332): len = 312155, overlap = 13.75
PHY-3002 : Step(333): len = 311111, overlap = 15.25
PHY-3002 : Step(334): len = 309165, overlap = 18.25
PHY-3002 : Step(335): len = 307312, overlap = 20.5
PHY-3002 : Step(336): len = 307119, overlap = 20
PHY-3002 : Step(337): len = 307606, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075361s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (145.1%)

PHY-3001 : Legalized: Len = 311736, Over = 0
PHY-3001 : Final: Len = 311736, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478240, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 479288, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 479624, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 479592, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 479224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.319531s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (166.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3673 instances, 3645 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24034, tnet num: 7576, tinst num: 3673, tnode num: 24664, tedge num: 42215.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.975844s wall, 2.015625s user + 0.296875s system = 2.312500s CPU (117.0%)

RUN-1004 : used memory is 811 MB, reserved memory is 801 MB, peak memory is 1003 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.625676s wall, 2.656250s user + 0.375000s system = 3.031250s CPU (115.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 311736
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.776837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(338): len = 311736, overlap = 0
PHY-3002 : Step(339): len = 311736, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478240, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 479288, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 479624, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 479592, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 479224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.421937s wall, 0.640625s user + 0.140625s system = 0.781250s CPU (185.2%)

PHY-3001 : End congestion estimation;  0.966571s wall, 1.203125s user + 0.265625s system = 1.468750s CPU (152.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.258146s wall, 1.312500s user + 0.296875s system = 1.609375s CPU (127.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(340): len = 311736, overlap = 0
PHY-3002 : Step(341): len = 311736, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478240, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 479288, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 479624, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 479592, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 479224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.371452s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (159.8%)

PHY-3001 : End congestion estimation;  0.890000s wall, 1.062500s user + 0.156250s system = 1.218750s CPU (136.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.041564s wall, 1.125000s user + 0.171875s system = 1.296875s CPU (124.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(342): len = 311736, overlap = 0
PHY-3002 : Step(343): len = 311736, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021840s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478240, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 479288, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 479624, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 479592, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 479224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.314426s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (178.9%)

PHY-3001 : End congestion estimation;  0.730083s wall, 0.937500s user + 0.125000s system = 1.062500s CPU (145.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.917681s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (112.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(344): len = 311736, overlap = 0
PHY-3002 : Step(345): len = 311736, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 311736, Over = 0
PHY-3001 : Final: Len = 311736, Over = 0
RUN-1003 : finish command "place -eco" in  9.480980s wall, 10.468750s user + 1.906250s system = 12.375000s CPU (130.5%)

RUN-1004 : used memory is 837 MB, reserved memory is 829 MB, peak memory is 1003 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  52.390080s wall, 83.953125s user + 17.968750s system = 101.921875s CPU (194.5%)

RUN-1004 : used memory is 837 MB, reserved memory is 828 MB, peak memory is 1003 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4132 to 3189
PHY-1001 : Pin misalignment score is improved from 3189 to 3150
PHY-1001 : Pin misalignment score is improved from 3150 to 3150
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3675 instances
RUN-1001 : 1822 mslices, 1823 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7578 nets
RUN-1001 : 4264 nets have 2 pins
RUN-1001 : 3158 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478240, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 479288, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 479624, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 479592, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 479224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.255144s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (165.3%)

PHY-1001 : End global routing;  0.850992s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039750s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 711688, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End Routed; 25.684544s wall, 39.203125s user + 3.015625s system = 42.218750s CPU (164.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 711416, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.100314s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (124.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 711424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 711424
PHY-1001 : End DR Iter 2; 0.087357s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  31.848497s wall, 44.968750s user + 3.984375s system = 48.953125s CPU (153.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  66.160971s wall, 79.640625s user + 9.312500s system = 88.953125s CPU (134.4%)

RUN-1004 : used memory is 845 MB, reserved memory is 829 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7289   out of  19600   37.19%
#reg                  253   out of  19600    1.29%
#le                  7289
  #lut only          7036   out of   7289   96.53%
  #reg only             0   out of   7289    0.00%
  #lut&reg            253   out of   7289    3.47%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.248102s wall, 3.750000s user + 0.953125s system = 4.703125s CPU (110.7%)

RUN-1004 : used memory is 845 MB, reserved memory is 829 MB, peak memory is 1097 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3675
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7578, pip num: 53649
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2932 valid insts, and 192868 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.046357s wall, 66.546875s user + 1.468750s system = 68.015625s CPU (357.1%)

RUN-1004 : used memory is 852 MB, reserved memory is 835 MB, peak memory is 1097 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.485663s wall, 3.468750s user + 0.328125s system = 3.796875s CPU (108.9%)

RUN-1004 : used memory is 939 MB, reserved memory is 926 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.095815s wall, 0.734375s user + 1.109375s system = 1.843750s CPU (26.0%)

RUN-1004 : used memory is 968 MB, reserved memory is 956 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.442727s wall, 4.593750s user + 1.625000s system = 6.218750s CPU (54.3%)

RUN-1004 : used memory is 915 MB, reserved memory is 904 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.331707s wall, 3.296875s user + 0.375000s system = 3.671875s CPU (110.2%)

RUN-1004 : used memory is 859 MB, reserved memory is 937 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.191613s wall, 0.562500s user + 1.125000s system = 1.687500s CPU (23.5%)

RUN-1004 : used memory is 883 MB, reserved memory is 963 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.403080s wall, 4.234375s user + 1.656250s system = 5.890625s CPU (51.7%)

RUN-1004 : used memory is 830 MB, reserved memory is 909 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.499530s wall, 3.468750s user + 0.265625s system = 3.734375s CPU (106.7%)

RUN-1004 : used memory is 283 MB, reserved memory is 943 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.912040s wall, 0.578125s user + 1.062500s system = 1.640625s CPU (23.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 959 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.794443s wall, 4.390625s user + 1.578125s system = 5.968750s CPU (50.6%)

RUN-1004 : used memory is 250 MB, reserved memory is 911 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  13.165517s wall, 13.093750s user + 4.281250s system = 17.375000s CPU (132.0%)

RUN-1004 : used memory is 285 MB, reserved memory is 939 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.226145s wall, 2.234375s user + 3.500000s system = 5.734375s CPU (69.7%)

RUN-1004 : used memory is 306 MB, reserved memory is 960 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  23.409738s wall, 16.343750s user + 8.515625s system = 24.859375s CPU (106.2%)

RUN-1004 : used memory is 256 MB, reserved memory is 910 MB, peak memory is 1097 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.411868s wall, 1.390625s user + 0.156250s system = 1.546875s CPU (109.6%)

RUN-1004 : used memory is 450 MB, reserved memory is 747 MB, peak memory is 1097 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/795 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 497 instances.
SYN-1015 : Optimize round 1, 1470 better
SYN-1014 : Optimize round 2
SYN-1032 : 8726/301 useful/useless nets, 4850/134 useful/useless insts
SYN-1019 : Optimized 1613 mux instances.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5511/1630 useful/useless nets, 3164/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 84 better
SYN-1014 : Optimize round 4
SYN-1032 : 5501/9 useful/useless nets, 3159/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5491/9 useful/useless nets, 3154/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5481/9 useful/useless nets, 3149/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5471/9 useful/useless nets, 3144/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5461/9 useful/useless nets, 3139/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5451/9 useful/useless nets, 3134/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5441/9 useful/useless nets, 3129/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  5.978570s wall, 5.953125s user + 0.609375s system = 6.562500s CPU (109.8%)

RUN-1004 : used memory is 468 MB, reserved memory is 749 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2569
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2179
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            316

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2300   |269    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.145991s wall, 1.734375s user + 0.578125s system = 2.312500s CPU (107.8%)

RUN-1004 : used memory is 530 MB, reserved memory is 750 MB, peak memory is 1097 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5491/14 useful/useless nets, 3147/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5491/0 useful/useless nets, 3147/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5567/12 useful/useless nets, 3241/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5564/0 useful/useless nets, 3238/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10662/97 useful/useless nets, 8336/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 3009 (2.98), #lev = 18 (6.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2737 instances into 3063 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10982/0 useful/useless nets, 8656/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2828 adder to BLE ...
SYN-4008 : Packed 2828 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3091 LUT to BLE ...
SYN-4008 : Packed 3091 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2840 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3091/5222 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7289   out of  19600   37.19%
#reg                  253   out of  19600    1.29%
#le                  7289
  #lut only          7036   out of   7289   96.53%
  #reg only             0   out of   7289    0.00%
  #lut&reg            253   out of   7289    3.47%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7289  |7289  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.327349s wall, 11.562500s user + 2.343750s system = 13.906250s CPU (122.8%)

RUN-1004 : used memory is 567 MB, reserved memory is 772 MB, peak memory is 1097 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.079747s wall, 3.593750s user + 1.078125s system = 4.671875s CPU (114.5%)

RUN-1004 : used memory is 601 MB, reserved memory is 803 MB, peak memory is 1097 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3675 instances
RUN-1001 : 1822 mslices, 1823 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7578 nets
RUN-1001 : 4264 nets have 2 pins
RUN-1001 : 3158 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3673 instances, 3645 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24035, tnet num: 7576, tinst num: 3673, tnode num: 24665, tedge num: 42217.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.003449s wall, 2.156250s user + 1.609375s system = 3.765625s CPU (188.0%)

RUN-1004 : used memory is 632 MB, reserved memory is 833 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.792937s wall, 2.984375s user + 2.156250s system = 5.140625s CPU (184.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.3245e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.776837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(346): len = 1.57143e+06, overlap = 11.75
PHY-3002 : Step(347): len = 1.16666e+06, overlap = 52.75
PHY-3002 : Step(348): len = 965274, overlap = 95.5
PHY-3002 : Step(349): len = 838193, overlap = 122
PHY-3002 : Step(350): len = 726143, overlap = 148.75
PHY-3002 : Step(351): len = 623839, overlap = 163.5
PHY-3002 : Step(352): len = 538947, overlap = 180.5
PHY-3002 : Step(353): len = 484559, overlap = 189.25
PHY-3002 : Step(354): len = 427801, overlap = 202.25
PHY-3002 : Step(355): len = 379031, overlap = 204.5
PHY-3002 : Step(356): len = 344386, overlap = 213.75
PHY-3002 : Step(357): len = 295592, overlap = 220.5
PHY-3002 : Step(358): len = 274603, overlap = 227.25
PHY-3002 : Step(359): len = 253113, overlap = 234
PHY-3002 : Step(360): len = 227061, overlap = 239.75
PHY-3002 : Step(361): len = 214077, overlap = 246.25
PHY-3002 : Step(362): len = 198680, overlap = 250.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93131e-06
PHY-3002 : Step(363): len = 193564, overlap = 250.25
PHY-3002 : Step(364): len = 194157, overlap = 238.25
PHY-3002 : Step(365): len = 190669, overlap = 231.5
PHY-3002 : Step(366): len = 185116, overlap = 204.75
PHY-3002 : Step(367): len = 183756, overlap = 189.5
PHY-3002 : Step(368): len = 180377, overlap = 178.25
PHY-3002 : Step(369): len = 179509, overlap = 172.25
PHY-3002 : Step(370): len = 177657, overlap = 170.25
PHY-3002 : Step(371): len = 175525, overlap = 167.75
PHY-3002 : Step(372): len = 172311, overlap = 167.5
PHY-3002 : Step(373): len = 171467, overlap = 164.25
PHY-3002 : Step(374): len = 169307, overlap = 165.75
PHY-3002 : Step(375): len = 167911, overlap = 164
PHY-3002 : Step(376): len = 165800, overlap = 163.5
PHY-3002 : Step(377): len = 165388, overlap = 163.25
PHY-3002 : Step(378): len = 163329, overlap = 158.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86261e-06
PHY-3002 : Step(379): len = 161859, overlap = 155.25
PHY-3002 : Step(380): len = 162391, overlap = 152.25
PHY-3002 : Step(381): len = 162744, overlap = 149.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028440s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (219.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 281048, over cnt = 1204(3%), over = 3045, worst = 12
PHY-1002 : len = 303504, over cnt = 1117(3%), over = 2264, worst = 12
PHY-1002 : len = 416472, over cnt = 457(1%), over = 821, worst = 6
PHY-1002 : len = 483152, over cnt = 56(0%), over = 111, worst = 4
PHY-1002 : len = 480392, over cnt = 42(0%), over = 86, worst = 3
PHY-1002 : len = 480480, over cnt = 45(0%), over = 85, worst = 3
PHY-1002 : len = 480336, over cnt = 46(0%), over = 84, worst = 3
PHY-1002 : len = 480248, over cnt = 47(0%), over = 84, worst = 3
PHY-1001 : End global iterations;  7.098174s wall, 7.453125s user + 1.312500s system = 8.765625s CPU (123.5%)

PHY-3001 : End congestion estimation;  7.626893s wall, 7.984375s user + 1.515625s system = 9.500000s CPU (124.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.849006s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (115.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.97278e-07
PHY-3002 : Step(382): len = 163326, overlap = 183.5
PHY-3002 : Step(383): len = 162609, overlap = 183.5
PHY-3002 : Step(384): len = 160436, overlap = 193.25
PHY-3002 : Step(385): len = 159860, overlap = 194.5
PHY-3002 : Step(386): len = 156583, overlap = 195.5
PHY-3002 : Step(387): len = 152252, overlap = 194.5
PHY-3002 : Step(388): len = 149748, overlap = 203.25
PHY-3002 : Step(389): len = 144175, overlap = 203.25
PHY-3002 : Step(390): len = 140798, overlap = 205
PHY-3002 : Step(391): len = 139945, overlap = 203.75
PHY-3002 : Step(392): len = 137024, overlap = 204.5
PHY-3002 : Step(393): len = 134855, overlap = 206
PHY-3002 : Step(394): len = 133301, overlap = 207
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19456e-06
PHY-3002 : Step(395): len = 131301, overlap = 207
PHY-3002 : Step(396): len = 131269, overlap = 207
PHY-3002 : Step(397): len = 130313, overlap = 202
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.38911e-06
PHY-3002 : Step(398): len = 130620, overlap = 201.75
PHY-3002 : Step(399): len = 131117, overlap = 201
PHY-3002 : Step(400): len = 136086, overlap = 184.25
PHY-3002 : Step(401): len = 149385, overlap = 150.25
PHY-3002 : Step(402): len = 147546, overlap = 146.25
PHY-3002 : Step(403): len = 144675, overlap = 147.5
PHY-3002 : Step(404): len = 144013, overlap = 149
PHY-3002 : Step(405): len = 142158, overlap = 150
PHY-3002 : Step(406): len = 141466, overlap = 147.5
PHY-3002 : Step(407): len = 142612, overlap = 145
PHY-3002 : Step(408): len = 144817, overlap = 143.25
PHY-3002 : Step(409): len = 145049, overlap = 139.25
PHY-3002 : Step(410): len = 145768, overlap = 136.75
PHY-3002 : Step(411): len = 145854, overlap = 131.75
PHY-3002 : Step(412): len = 146323, overlap = 127.75
PHY-3002 : Step(413): len = 147123, overlap = 127.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.77823e-06
PHY-3002 : Step(414): len = 146496, overlap = 126
PHY-3002 : Step(415): len = 146855, overlap = 125.5
PHY-3002 : Step(416): len = 147679, overlap = 121.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.55645e-06
PHY-3002 : Step(417): len = 148609, overlap = 121.5
PHY-3002 : Step(418): len = 151978, overlap = 119.25
PHY-3002 : Step(419): len = 165485, overlap = 100.75
PHY-3002 : Step(420): len = 177044, overlap = 89.75
PHY-3002 : Step(421): len = 177162, overlap = 86.25
PHY-3002 : Step(422): len = 177495, overlap = 82.75
PHY-3002 : Step(423): len = 179015, overlap = 78
PHY-3002 : Step(424): len = 176997, overlap = 75.5
PHY-3002 : Step(425): len = 176723, overlap = 72.25
PHY-3002 : Step(426): len = 176929, overlap = 72.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.91129e-05
PHY-3002 : Step(427): len = 178191, overlap = 70
PHY-3002 : Step(428): len = 179728, overlap = 69.25
PHY-3002 : Step(429): len = 190182, overlap = 58.5
PHY-3002 : Step(430): len = 204616, overlap = 47
PHY-3002 : Step(431): len = 201423, overlap = 53
PHY-3002 : Step(432): len = 199663, overlap = 60.75
PHY-3002 : Step(433): len = 198036, overlap = 64.75
PHY-3002 : Step(434): len = 197746, overlap = 66.25
PHY-3002 : Step(435): len = 197706, overlap = 69.75
PHY-3002 : Step(436): len = 196801, overlap = 72.75
PHY-3002 : Step(437): len = 196984, overlap = 74
PHY-3002 : Step(438): len = 197031, overlap = 71.5
PHY-3002 : Step(439): len = 197601, overlap = 69.75
PHY-3002 : Step(440): len = 199354, overlap = 69.5
PHY-3002 : Step(441): len = 201128, overlap = 67.75
PHY-3002 : Step(442): len = 202076, overlap = 65.25
PHY-3002 : Step(443): len = 203444, overlap = 64.25
PHY-3002 : Step(444): len = 204007, overlap = 64.75
PHY-3002 : Step(445): len = 204105, overlap = 64
PHY-3002 : Step(446): len = 204763, overlap = 62.75
PHY-3002 : Step(447): len = 205177, overlap = 63
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.82258e-05
PHY-3002 : Step(448): len = 206695, overlap = 59
PHY-3002 : Step(449): len = 209191, overlap = 54.75
PHY-3002 : Step(450): len = 217198, overlap = 45
PHY-3002 : Step(451): len = 221310, overlap = 39.75
PHY-3002 : Step(452): len = 224541, overlap = 37.25
PHY-3002 : Step(453): len = 227246, overlap = 35.25
PHY-3002 : Step(454): len = 228260, overlap = 36.75
PHY-3002 : Step(455): len = 230071, overlap = 39.75
PHY-3002 : Step(456): len = 231999, overlap = 41.25
PHY-3002 : Step(457): len = 231032, overlap = 42.25
PHY-3002 : Step(458): len = 230839, overlap = 42.5
PHY-3002 : Step(459): len = 229943, overlap = 43.75
PHY-3002 : Step(460): len = 229268, overlap = 41.5
PHY-3002 : Step(461): len = 229236, overlap = 41.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.64516e-05
PHY-3002 : Step(462): len = 236172, overlap = 34.25
PHY-3002 : Step(463): len = 241929, overlap = 26
PHY-3002 : Step(464): len = 245356, overlap = 21.75
PHY-3002 : Step(465): len = 247643, overlap = 19
PHY-3002 : Step(466): len = 249416, overlap = 20.5
PHY-3002 : Step(467): len = 249985, overlap = 19
PHY-3002 : Step(468): len = 251026, overlap = 18.25
PHY-3002 : Step(469): len = 251736, overlap = 16.75
PHY-3002 : Step(470): len = 250331, overlap = 17.5
PHY-3002 : Step(471): len = 249914, overlap = 17.5
PHY-3002 : Step(472): len = 249747, overlap = 18.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000152903
PHY-3002 : Step(473): len = 257955, overlap = 12
PHY-3002 : Step(474): len = 264749, overlap = 8.5
PHY-3002 : Step(475): len = 268574, overlap = 8.25
PHY-3002 : Step(476): len = 267831, overlap = 9.5
PHY-3002 : Step(477): len = 267500, overlap = 10.25
PHY-3002 : Step(478): len = 266795, overlap = 10.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000296734
PHY-3002 : Step(479): len = 275380, overlap = 9.25
PHY-3002 : Step(480): len = 282379, overlap = 7.75
PHY-3002 : Step(481): len = 286771, overlap = 6.25
PHY-3002 : Step(482): len = 288365, overlap = 6.25
PHY-3002 : Step(483): len = 287877, overlap = 6
PHY-3002 : Step(484): len = 287269, overlap = 6
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000579198
PHY-3002 : Step(485): len = 295392, overlap = 6
PHY-3002 : Step(486): len = 300720, overlap = 4.75
PHY-3002 : Step(487): len = 303446, overlap = 4.75
PHY-3002 : Step(488): len = 304166, overlap = 4.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0011584
PHY-3002 : Step(489): len = 310696, overlap = 3
PHY-3002 : Step(490): len = 320966, overlap = 3.75
PHY-3002 : Step(491): len = 325195, overlap = 3.25
PHY-3002 : Step(492): len = 324916, overlap = 3.5
PHY-3002 : Step(493): len = 324652, overlap = 3.5
PHY-3002 : Step(494): len = 324820, overlap = 3.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00204666
PHY-3002 : Step(495): len = 329287, overlap = 3.25
PHY-3002 : Step(496): len = 333463, overlap = 2.75
PHY-3002 : Step(497): len = 337941, overlap = 1.75
PHY-3002 : Step(498): len = 343671, overlap = 1.5
PHY-3002 : Step(499): len = 344256, overlap = 1.5
PHY-3002 : Step(500): len = 343904, overlap = 1.5
PHY-3002 : Step(501): len = 343172, overlap = 1.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00365978
PHY-3002 : Step(502): len = 346976, overlap = 1.5
PHY-3002 : Step(503): len = 349401, overlap = 1.5
PHY-3002 : Step(504): len = 351837, overlap = 1.5
PHY-3002 : Step(505): len = 355799, overlap = 1.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00713943
PHY-3002 : Step(506): len = 357244, overlap = 1.75
PHY-3002 : Step(507): len = 359571, overlap = 1.75
PHY-3002 : Step(508): len = 365113, overlap = 1.75
PHY-3002 : Step(509): len = 366296, overlap = 1.75
PHY-3002 : Step(510): len = 366881, overlap = 1.5
PHY-3002 : Step(511): len = 367845, overlap = 2.5
PHY-3002 : Step(512): len = 368989, overlap = 2.5
PHY-3002 : Step(513): len = 370177, overlap = 2.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0127485
PHY-3002 : Step(514): len = 371058, overlap = 2.5
PHY-3002 : Step(515): len = 372509, overlap = 2.5
PHY-3002 : Step(516): len = 374227, overlap = 2.5
PHY-3002 : Step(517): len = 374638, overlap = 2.5
PHY-3002 : Step(518): len = 375491, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522400, over cnt = 382(1%), over = 530, worst = 5
PHY-1002 : len = 526224, over cnt = 210(0%), over = 283, worst = 4
PHY-1002 : len = 527472, over cnt = 90(0%), over = 117, worst = 4
PHY-1002 : len = 527872, over cnt = 45(0%), over = 60, worst = 2
PHY-1002 : len = 528008, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 528104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.421886s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (170.4%)

PHY-3001 : End congestion estimation;  0.837522s wall, 1.015625s user + 0.187500s system = 1.203125s CPU (143.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.897984s wall, 0.875000s user + 0.140625s system = 1.015625s CPU (113.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000455653
PHY-3002 : Step(519): len = 350557, overlap = 49.75
PHY-3002 : Step(520): len = 342256, overlap = 36.25
PHY-3002 : Step(521): len = 332959, overlap = 29
PHY-3002 : Step(522): len = 329298, overlap = 29.25
PHY-3002 : Step(523): len = 324414, overlap = 28.5
PHY-3002 : Step(524): len = 320595, overlap = 30
PHY-3002 : Step(525): len = 317786, overlap = 27
PHY-3002 : Step(526): len = 315901, overlap = 26
PHY-3002 : Step(527): len = 314538, overlap = 29.5
PHY-3002 : Step(528): len = 312815, overlap = 29.25
PHY-3002 : Step(529): len = 311898, overlap = 29.5
PHY-3002 : Step(530): len = 311180, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000911307
PHY-3002 : Step(531): len = 320272, overlap = 30
PHY-3002 : Step(532): len = 322185, overlap = 28.75
PHY-3002 : Step(533): len = 325810, overlap = 29
PHY-3002 : Step(534): len = 328556, overlap = 27.75
PHY-3002 : Step(535): len = 328036, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00182261
PHY-3002 : Step(536): len = 333486, overlap = 27.75
PHY-3002 : Step(537): len = 335638, overlap = 27.25
PHY-3002 : Step(538): len = 341291, overlap = 27.75
PHY-3002 : Step(539): len = 342858, overlap = 28
PHY-3002 : Step(540): len = 342355, overlap = 29
PHY-3002 : Step(541): len = 342834, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.944413s wall, 3.859375s user + 2.687500s system = 6.546875s CPU (166.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 527176, over cnt = 153(0%), over = 197, worst = 3
PHY-1002 : len = 528160, over cnt = 82(0%), over = 95, worst = 2
PHY-1002 : len = 528224, over cnt = 44(0%), over = 51, worst = 2
PHY-1002 : len = 528304, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 528328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.282653s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (176.9%)

PHY-3001 : End congestion estimation;  0.624490s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (142.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.859432s wall, 0.859375s user + 0.109375s system = 0.968750s CPU (112.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000469032
PHY-3002 : Step(542): len = 336806, overlap = 10.25
PHY-3002 : Step(543): len = 334787, overlap = 12.5
PHY-3002 : Step(544): len = 331401, overlap = 14.5
PHY-3002 : Step(545): len = 329560, overlap = 15.75
PHY-3002 : Step(546): len = 329308, overlap = 15.75
PHY-3002 : Step(547): len = 329137, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065446s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (143.2%)

PHY-3001 : Legalized: Len = 333850, Over = 0
PHY-3001 : Final: Len = 333850, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487904, over cnt = 150(0%), over = 188, worst = 3
PHY-1002 : len = 488640, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 488680, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 488528, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 488584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275083s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (181.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3673 instances, 3645 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24035, tnet num: 7576, tinst num: 3673, tnode num: 24665, tedge num: 42217.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.558837s wall, 1.562500s user + 0.140625s system = 1.703125s CPU (109.3%)

RUN-1004 : used memory is 696 MB, reserved memory is 894 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.097922s wall, 2.109375s user + 0.203125s system = 2.312500s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 333850
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.776837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(548): len = 333850, overlap = 0
PHY-3002 : Step(549): len = 333850, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487904, over cnt = 150(0%), over = 188, worst = 3
PHY-1002 : len = 488640, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 488680, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 488528, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 488584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270480s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (167.5%)

PHY-3001 : End congestion estimation;  0.604810s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.870216s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (109.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(550): len = 333850, overlap = 0
PHY-3002 : Step(551): len = 333850, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487904, over cnt = 150(0%), over = 188, worst = 3
PHY-1002 : len = 488640, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 488680, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 488528, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 488584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281193s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (183.4%)

PHY-3001 : End congestion estimation;  0.605934s wall, 0.812500s user + 0.078125s system = 0.890625s CPU (147.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.842363s wall, 0.843750s user + 0.078125s system = 0.921875s CPU (109.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(552): len = 333850, overlap = 0
PHY-3002 : Step(553): len = 333850, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015407s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (202.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.776837
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487904, over cnt = 150(0%), over = 188, worst = 3
PHY-1002 : len = 488640, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 488680, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 488528, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 488584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.268202s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (168.9%)

PHY-3001 : End congestion estimation;  0.607051s wall, 0.765625s user + 0.078125s system = 0.843750s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7576 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.853964s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (113.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(554): len = 333850, overlap = 0
PHY-3002 : Step(555): len = 333850, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018152s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (344.3%)

PHY-3001 : Legalized: Len = 333850, Over = 0
PHY-3001 : Final: Len = 333850, Over = 0
RUN-1003 : finish command "place -eco" in  7.358535s wall, 8.328125s user + 0.906250s system = 9.234375s CPU (125.5%)

RUN-1004 : used memory is 720 MB, reserved memory is 920 MB, peak memory is 1097 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  62.064199s wall, 98.937500s user + 28.531250s system = 127.468750s CPU (205.4%)

RUN-1004 : used memory is 719 MB, reserved memory is 919 MB, peak memory is 1097 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4181 to 3206
PHY-1001 : Pin misalignment score is improved from 3206 to 3165
PHY-1001 : Pin misalignment score is improved from 3165 to 3165
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3675 instances
RUN-1001 : 1822 mslices, 1823 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7578 nets
RUN-1001 : 4264 nets have 2 pins
RUN-1001 : 3158 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487904, over cnt = 150(0%), over = 188, worst = 3
PHY-1002 : len = 488640, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 488680, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 488528, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 488584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.244205s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (191.9%)

PHY-1001 : End global routing;  0.771656s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (139.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048781s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 738008, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End Routed; 26.606324s wall, 41.968750s user + 3.156250s system = 45.125000s CPU (169.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 737752, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.106512s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (146.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 737664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 737664
PHY-1001 : End DR Iter 2; 0.088661s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  33.197921s wall, 48.000000s user + 4.437500s system = 52.437500s CPU (158.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  64.115627s wall, 79.328125s user + 8.218750s system = 87.546875s CPU (136.5%)

RUN-1004 : used memory is 833 MB, reserved memory is 954 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7289   out of  19600   37.19%
#reg                  253   out of  19600    1.29%
#le                  7289
  #lut only          7036   out of   7289   96.53%
  #reg only             0   out of   7289    0.00%
  #lut&reg            253   out of   7289    3.47%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.301116s wall, 3.906250s user + 1.171875s system = 5.078125s CPU (118.1%)

RUN-1004 : used memory is 832 MB, reserved memory is 953 MB, peak memory is 1097 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3675
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7578, pip num: 54242
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2904 valid insts, and 194064 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  20.281646s wall, 66.984375s user + 3.687500s system = 70.671875s CPU (348.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 953 MB, peak memory is 1097 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.694533s wall, 3.640625s user + 0.515625s system = 4.156250s CPU (112.5%)

RUN-1004 : used memory is 920 MB, reserved memory is 1035 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.115197s wall, 0.890625s user + 1.718750s system = 2.609375s CPU (36.7%)

RUN-1004 : used memory is 949 MB, reserved memory is 1066 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.265812s wall, 4.859375s user + 2.484375s system = 7.343750s CPU (59.9%)

RUN-1004 : used memory is 906 MB, reserved memory is 1023 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.554543s wall, 3.406250s user + 0.484375s system = 3.890625s CPU (109.5%)

RUN-1004 : used memory is 293 MB, reserved memory is 1053 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.387013s wall, 1.062500s user + 1.390625s system = 2.453125s CPU (33.2%)

RUN-1004 : used memory is 319 MB, reserved memory is 1069 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.841074s wall, 4.875000s user + 2.031250s system = 6.906250s CPU (58.3%)

RUN-1004 : used memory is 277 MB, reserved memory is 1027 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.374639s wall, 3.375000s user + 0.390625s system = 3.765625s CPU (111.6%)

RUN-1004 : used memory is 259 MB, reserved memory is 1053 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.489211s wall, 1.031250s user + 1.515625s system = 2.546875s CPU (34.0%)

RUN-1004 : used memory is 276 MB, reserved memory is 1070 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.744583s wall, 4.734375s user + 2.078125s system = 6.812500s CPU (58.0%)

RUN-1004 : used memory is 234 MB, reserved memory is 1028 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit" in  3.379188s wall, 3.343750s user + 0.312500s system = 3.656250s CPU (108.2%)

RUN-1004 : used memory is 281 MB, reserved memory is 1062 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.356422s wall, 1.015625s user + 1.453125s system = 2.468750s CPU (33.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 1072 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.594083s wall, 4.703125s user + 2.015625s system = 6.718750s CPU (57.9%)

RUN-1004 : used memory is 249 MB, reserved memory is 1030 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.338820s wall, 3.203125s user + 0.375000s system = 3.578125s CPU (107.2%)

RUN-1004 : used memory is 281 MB, reserved memory is 1061 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.119377s wall, 0.890625s user + 1.453125s system = 2.343750s CPU (32.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 1072 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.291229s wall, 4.453125s user + 2.031250s system = 6.484375s CPU (57.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 1030 MB, peak memory is 1097 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.397231s wall, 1.406250s user + 0.171875s system = 1.578125s CPU (112.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 909 MB, peak memory is 1097 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9397/651 useful/useless nets, 5345/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 497 instances.
SYN-1015 : Optimize round 1, 1070 better
SYN-1014 : Optimize round 2
SYN-1032 : 8678/269 useful/useless nets, 4802/134 useful/useless insts
SYN-1019 : Optimized 1613 mux instances.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5463/1630 useful/useless nets, 3116/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 84 better
SYN-1014 : Optimize round 4
SYN-1032 : 5453/9 useful/useless nets, 3111/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5443/9 useful/useless nets, 3106/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5433/9 useful/useless nets, 3101/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5423/9 useful/useless nets, 3096/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5413/9 useful/useless nets, 3091/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5403/9 useful/useless nets, 3086/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5393/9 useful/useless nets, 3081/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  5.633237s wall, 5.765625s user + 0.656250s system = 6.421875s CPU (114.0%)

RUN-1004 : used memory is 519 MB, reserved memory is 910 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2553
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2179
  #FADD                 0
  #DFF                253
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            284

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2300   |253    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.076583s wall, 1.671875s user + 0.718750s system = 2.390625s CPU (115.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 911 MB, peak memory is 1097 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5443/14 useful/useless nets, 3099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5443/0 useful/useless nets, 3099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5519/12 useful/useless nets, 3193/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5516/0 useful/useless nets, 3190/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10614/97 useful/useless nets, 8288/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2979 (2.98), #lev = 18 (6.96)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2705 instances into 3049 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10952/0 useful/useless nets, 8626/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 237 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2828 adder to BLE ...
SYN-4008 : Packed 2828 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3077 LUT to BLE ...
SYN-4008 : Packed 3077 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2842 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3077/5208 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7275   out of  19600   37.12%
#reg                  237   out of  19600    1.21%
#le                  7275
  #lut only          7038   out of   7275   96.74%
  #reg only             0   out of   7275    0.00%
  #lut&reg            237   out of   7275    3.26%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7275  |7275  |237   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.854169s wall, 10.890625s user + 1.656250s system = 12.546875s CPU (115.6%)

RUN-1004 : used memory is 624 MB, reserved memory is 930 MB, peak memory is 1097 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.064384s wall, 3.734375s user + 1.343750s system = 5.078125s CPU (124.9%)

RUN-1004 : used memory is 655 MB, reserved memory is 933 MB, peak memory is 1097 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3669 instances
RUN-1001 : 1820 mslices, 1819 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7564 nets
RUN-1001 : 4249 nets have 2 pins
RUN-1001 : 3160 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3667 instances, 3639 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23913, tnet num: 7562, tinst num: 3667, tnode num: 24493, tedge num: 42002.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.416216s wall, 1.453125s user + 0.156250s system = 1.609375s CPU (113.6%)

RUN-1004 : used memory is 664 MB, reserved memory is 941 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 291 clock pins, and constraint 580 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.054515s wall, 2.062500s user + 0.250000s system = 2.312500s CPU (112.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.23605e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(556): len = 1.55335e+06, overlap = 10.5
PHY-3002 : Step(557): len = 1.14998e+06, overlap = 45.5
PHY-3002 : Step(558): len = 948105, overlap = 87
PHY-3002 : Step(559): len = 810548, overlap = 116.5
PHY-3002 : Step(560): len = 691820, overlap = 149.75
PHY-3002 : Step(561): len = 592990, overlap = 164.25
PHY-3002 : Step(562): len = 522118, overlap = 180
PHY-3002 : Step(563): len = 468825, overlap = 190.5
PHY-3002 : Step(564): len = 409115, overlap = 205.75
PHY-3002 : Step(565): len = 361713, overlap = 211.25
PHY-3002 : Step(566): len = 330645, overlap = 220.75
PHY-3002 : Step(567): len = 291163, overlap = 225.75
PHY-3002 : Step(568): len = 267560, overlap = 233.75
PHY-3002 : Step(569): len = 250519, overlap = 236
PHY-3002 : Step(570): len = 222052, overlap = 238.25
PHY-3002 : Step(571): len = 203236, overlap = 237.5
PHY-3002 : Step(572): len = 194780, overlap = 240.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24692e-06
PHY-3002 : Step(573): len = 188718, overlap = 236
PHY-3002 : Step(574): len = 192762, overlap = 226.25
PHY-3002 : Step(575): len = 185681, overlap = 222.5
PHY-3002 : Step(576): len = 178075, overlap = 211.25
PHY-3002 : Step(577): len = 179424, overlap = 188.75
PHY-3002 : Step(578): len = 194048, overlap = 158.5
PHY-3002 : Step(579): len = 185342, overlap = 160.25
PHY-3002 : Step(580): len = 179800, overlap = 158.5
PHY-3002 : Step(581): len = 177543, overlap = 161.5
PHY-3002 : Step(582): len = 175126, overlap = 159.75
PHY-3002 : Step(583): len = 170341, overlap = 159
PHY-3002 : Step(584): len = 165669, overlap = 153.75
PHY-3002 : Step(585): len = 164994, overlap = 149.5
PHY-3002 : Step(586): len = 162602, overlap = 146
PHY-3002 : Step(587): len = 160888, overlap = 147.75
PHY-3002 : Step(588): len = 160047, overlap = 146
PHY-3002 : Step(589): len = 159559, overlap = 145.25
PHY-3002 : Step(590): len = 159619, overlap = 142.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.49385e-06
PHY-3002 : Step(591): len = 157278, overlap = 142.25
PHY-3002 : Step(592): len = 157131, overlap = 142.25
PHY-3002 : Step(593): len = 160481, overlap = 142
PHY-3002 : Step(594): len = 159911, overlap = 143.5
PHY-3002 : Step(595): len = 160447, overlap = 142.5
PHY-3002 : Step(596): len = 163616, overlap = 140
PHY-3002 : Step(597): len = 161000, overlap = 141
PHY-3002 : Step(598): len = 162208, overlap = 142.5
PHY-3002 : Step(599): len = 161932, overlap = 145
PHY-3002 : Step(600): len = 162085, overlap = 146.25
PHY-3002 : Step(601): len = 163636, overlap = 144.25
PHY-3002 : Step(602): len = 162248, overlap = 142.5
PHY-3002 : Step(603): len = 161784, overlap = 140
PHY-3002 : Step(604): len = 163487, overlap = 126
PHY-3002 : Step(605): len = 163189, overlap = 123.75
PHY-3002 : Step(606): len = 163205, overlap = 122.75
PHY-3002 : Step(607): len = 162026, overlap = 121.25
PHY-3002 : Step(608): len = 161581, overlap = 121.5
PHY-3002 : Step(609): len = 161731, overlap = 119.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03033e-06
PHY-3002 : Step(610): len = 161828, overlap = 118
PHY-3002 : Step(611): len = 162429, overlap = 117
PHY-3002 : Step(612): len = 163958, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025365s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (184.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 267800, over cnt = 1061(3%), over = 2311, worst = 10
PHY-1002 : len = 290264, over cnt = 892(2%), over = 1518, worst = 6
PHY-1002 : len = 340720, over cnt = 279(0%), over = 476, worst = 5
PHY-1002 : len = 367968, over cnt = 11(0%), over = 14, worst = 3
PHY-1002 : len = 368440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.342157s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (146.1%)

PHY-3001 : End congestion estimation;  0.791298s wall, 0.812500s user + 0.187500s system = 1.000000s CPU (126.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.057034s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (124.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03399e-06
PHY-3002 : Step(613): len = 167246, overlap = 149.25
PHY-3002 : Step(614): len = 165575, overlap = 151.5
PHY-3002 : Step(615): len = 165378, overlap = 152
PHY-3002 : Step(616): len = 162539, overlap = 154.5
PHY-3002 : Step(617): len = 158348, overlap = 162.75
PHY-3002 : Step(618): len = 157139, overlap = 162.5
PHY-3002 : Step(619): len = 153684, overlap = 162
PHY-3002 : Step(620): len = 150884, overlap = 165.75
PHY-3002 : Step(621): len = 147814, overlap = 171.75
PHY-3002 : Step(622): len = 146640, overlap = 178
PHY-3002 : Step(623): len = 143229, overlap = 177.5
PHY-3002 : Step(624): len = 141382, overlap = 176.75
PHY-3002 : Step(625): len = 140305, overlap = 172.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06798e-06
PHY-3002 : Step(626): len = 139451, overlap = 171.25
PHY-3002 : Step(627): len = 139100, overlap = 171
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.13596e-06
PHY-3002 : Step(628): len = 140174, overlap = 168
PHY-3002 : Step(629): len = 140408, overlap = 167.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.90791e-06
PHY-3002 : Step(630): len = 140963, overlap = 166
PHY-3002 : Step(631): len = 142471, overlap = 162.75
PHY-3002 : Step(632): len = 158006, overlap = 129
PHY-3002 : Step(633): len = 188940, overlap = 79
PHY-3002 : Step(634): len = 183824, overlap = 79.5
PHY-3002 : Step(635): len = 177965, overlap = 86
PHY-3002 : Step(636): len = 176065, overlap = 88
PHY-3002 : Step(637): len = 171369, overlap = 96.75
PHY-3002 : Step(638): len = 169877, overlap = 97.5
PHY-3002 : Step(639): len = 169722, overlap = 97.25
PHY-3002 : Step(640): len = 170748, overlap = 97
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.38158e-05
PHY-3002 : Step(641): len = 170680, overlap = 95.5
PHY-3002 : Step(642): len = 172955, overlap = 91.25
PHY-3002 : Step(643): len = 178766, overlap = 89.25
PHY-3002 : Step(644): len = 184815, overlap = 80.75
PHY-3002 : Step(645): len = 188846, overlap = 77.25
PHY-3002 : Step(646): len = 192756, overlap = 73.75
PHY-3002 : Step(647): len = 196104, overlap = 66.25
PHY-3002 : Step(648): len = 196184, overlap = 64.5
PHY-3002 : Step(649): len = 196360, overlap = 65.75
PHY-3002 : Step(650): len = 196334, overlap = 63.75
PHY-3002 : Step(651): len = 195774, overlap = 65.5
PHY-3002 : Step(652): len = 195734, overlap = 66.25
PHY-3002 : Step(653): len = 195806, overlap = 66.75
PHY-3002 : Step(654): len = 195993, overlap = 68
PHY-3002 : Step(655): len = 195896, overlap = 67.25
PHY-3002 : Step(656): len = 195871, overlap = 67.75
PHY-3002 : Step(657): len = 195893, overlap = 66.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.76317e-05
PHY-3002 : Step(658): len = 196905, overlap = 61.25
PHY-3002 : Step(659): len = 200938, overlap = 54.5
PHY-3002 : Step(660): len = 205669, overlap = 47.25
PHY-3002 : Step(661): len = 206939, overlap = 42.5
PHY-3002 : Step(662): len = 207938, overlap = 41.75
PHY-3002 : Step(663): len = 209384, overlap = 39.25
PHY-3002 : Step(664): len = 210185, overlap = 40.25
PHY-3002 : Step(665): len = 211899, overlap = 39
PHY-3002 : Step(666): len = 213015, overlap = 38.5
PHY-3002 : Step(667): len = 214121, overlap = 39.5
PHY-3002 : Step(668): len = 215155, overlap = 39.75
PHY-3002 : Step(669): len = 215594, overlap = 38.5
PHY-3002 : Step(670): len = 215710, overlap = 40.25
PHY-3002 : Step(671): len = 216347, overlap = 40
PHY-3002 : Step(672): len = 215924, overlap = 40.5
PHY-3002 : Step(673): len = 215367, overlap = 41.25
PHY-3002 : Step(674): len = 215407, overlap = 41.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.52633e-05
PHY-3002 : Step(675): len = 219246, overlap = 37.75
PHY-3002 : Step(676): len = 222252, overlap = 35.5
PHY-3002 : Step(677): len = 225040, overlap = 34
PHY-3002 : Step(678): len = 228802, overlap = 30.75
PHY-3002 : Step(679): len = 232549, overlap = 29.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000110527
PHY-3002 : Step(680): len = 239147, overlap = 23.5
PHY-3002 : Step(681): len = 247923, overlap = 17.25
PHY-3002 : Step(682): len = 255183, overlap = 12.5
PHY-3002 : Step(683): len = 260030, overlap = 13.75
PHY-3002 : Step(684): len = 261231, overlap = 14.5
PHY-3002 : Step(685): len = 261880, overlap = 14.75
PHY-3002 : Step(686): len = 261051, overlap = 15.25
PHY-3002 : Step(687): len = 261033, overlap = 15
PHY-3002 : Step(688): len = 260280, overlap = 16.25
PHY-3002 : Step(689): len = 259901, overlap = 14.5
PHY-3002 : Step(690): len = 259726, overlap = 14.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000221053
PHY-3002 : Step(691): len = 268647, overlap = 11
PHY-3002 : Step(692): len = 275377, overlap = 8.75
PHY-3002 : Step(693): len = 279303, overlap = 6.5
PHY-3002 : Step(694): len = 278467, overlap = 6.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000442106
PHY-3002 : Step(695): len = 287088, overlap = 3.75
PHY-3002 : Step(696): len = 293065, overlap = 2.75
PHY-3002 : Step(697): len = 297694, overlap = 2.5
PHY-3002 : Step(698): len = 298696, overlap = 1.75
PHY-3002 : Step(699): len = 298725, overlap = 1.5
PHY-3002 : Step(700): len = 298379, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 433104, over cnt = 470(1%), over = 701, worst = 4
PHY-1002 : len = 439624, over cnt = 209(0%), over = 278, worst = 4
PHY-1002 : len = 441088, over cnt = 116(0%), over = 150, worst = 3
PHY-1002 : len = 441672, over cnt = 50(0%), over = 66, worst = 3
PHY-1002 : len = 441336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275990s wall, 0.265625s user + 0.093750s system = 0.359375s CPU (130.2%)

PHY-3001 : End congestion estimation;  0.639028s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (119.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.821449s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (110.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220937
PHY-3002 : Step(701): len = 292880, overlap = 49.25
PHY-3002 : Step(702): len = 291907, overlap = 42.5
PHY-3002 : Step(703): len = 292641, overlap = 40.25
PHY-3002 : Step(704): len = 292770, overlap = 37.75
PHY-3002 : Step(705): len = 290903, overlap = 30.25
PHY-3002 : Step(706): len = 288732, overlap = 31.25
PHY-3002 : Step(707): len = 286786, overlap = 33.5
PHY-3002 : Step(708): len = 285830, overlap = 34.5
PHY-3002 : Step(709): len = 284873, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000428169
PHY-3002 : Step(710): len = 295385, overlap = 30.5
PHY-3002 : Step(711): len = 300105, overlap = 31.75
PHY-3002 : Step(712): len = 304490, overlap = 31.25
PHY-3002 : Step(713): len = 304449, overlap = 31
PHY-3002 : Step(714): len = 303263, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000836149
PHY-3002 : Step(715): len = 313835, overlap = 29.5
PHY-3002 : Step(716): len = 315539, overlap = 28.5
PHY-3002 : Step(717): len = 319858, overlap = 26.25
PHY-3002 : Step(718): len = 322787, overlap = 26.5
PHY-3002 : Step(719): len = 322522, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016723
PHY-3002 : Step(720): len = 329125, overlap = 27.25
PHY-3002 : Step(721): len = 330641, overlap = 26.5
PHY-3002 : Step(722): len = 334123, overlap = 26.75
PHY-3002 : Step(723): len = 336568, overlap = 27.5
PHY-3002 : Step(724): len = 336547, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0030865
PHY-3002 : Step(725): len = 340446, overlap = 27.25
PHY-3002 : Step(726): len = 341660, overlap = 29
PHY-3002 : Step(727): len = 344743, overlap = 27.5
PHY-3002 : Step(728): len = 345895, overlap = 26.5
PHY-3002 : Step(729): len = 346168, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.239145s wall, 3.906250s user + 2.890625s system = 6.796875s CPU (160.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 529984, over cnt = 115(0%), over = 146, worst = 3
PHY-1002 : len = 530448, over cnt = 62(0%), over = 75, worst = 3
PHY-1002 : len = 530592, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 530640, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 530792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.302163s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (175.8%)

PHY-3001 : End congestion estimation;  0.674414s wall, 0.812500s user + 0.140625s system = 0.953125s CPU (141.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.860719s wall, 0.843750s user + 0.078125s system = 0.921875s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000527984
PHY-3002 : Step(730): len = 334962, overlap = 9.25
PHY-3002 : Step(731): len = 334081, overlap = 11
PHY-3002 : Step(732): len = 331695, overlap = 13.5
PHY-3002 : Step(733): len = 330402, overlap = 15.5
PHY-3002 : Step(734): len = 330392, overlap = 15.5
PHY-3002 : Step(735): len = 330723, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059952s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

PHY-3001 : Legalized: Len = 333795, Over = 0
PHY-3001 : Final: Len = 333795, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498176, over cnt = 146(0%), over = 186, worst = 3
PHY-1002 : len = 499016, over cnt = 77(0%), over = 91, worst = 2
PHY-1002 : len = 499248, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 499224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 498880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294097s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (159.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3643 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3667 instances, 3639 slices, 222 macros(2099 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23913, tnet num: 7562, tinst num: 3667, tnode num: 24493, tedge num: 42002.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.535284s wall, 1.562500s user + 0.187500s system = 1.750000s CPU (114.0%)

RUN-1004 : used memory is 715 MB, reserved memory is 986 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 291 clock pins, and constraint 580 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.059357s wall, 2.078125s user + 0.234375s system = 2.312500s CPU (112.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 333795
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(736): len = 333795, overlap = 0
PHY-3002 : Step(737): len = 333795, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498176, over cnt = 146(0%), over = 186, worst = 3
PHY-1002 : len = 499016, over cnt = 77(0%), over = 91, worst = 2
PHY-1002 : len = 499248, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 499224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 498880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310542s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (145.9%)

PHY-3001 : End congestion estimation;  0.664179s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (129.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.867042s wall, 0.875000s user + 0.109375s system = 0.984375s CPU (113.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(738): len = 333795, overlap = 0
PHY-3002 : Step(739): len = 333795, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498176, over cnt = 146(0%), over = 186, worst = 3
PHY-1002 : len = 499016, over cnt = 77(0%), over = 91, worst = 2
PHY-1002 : len = 499248, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 499224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 498880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294041s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (132.8%)

PHY-3001 : End congestion estimation;  0.653274s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (122.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.824501s wall, 0.859375s user + 0.078125s system = 0.937500s CPU (113.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(740): len = 333795, overlap = 0
PHY-3002 : Step(741): len = 333795, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016859s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (185.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%, beta_incr = 0.777204
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498176, over cnt = 146(0%), over = 186, worst = 3
PHY-1002 : len = 499016, over cnt = 77(0%), over = 91, worst = 2
PHY-1002 : len = 499248, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 499224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 498880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.291432s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (193.0%)

PHY-3001 : End congestion estimation;  0.645761s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (154.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.836247s wall, 0.843750s user + 0.093750s system = 0.937500s CPU (112.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(742): len = 333795, overlap = 0
PHY-3002 : Step(743): len = 333795, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.9%)

PHY-3001 : Legalized: Len = 333795, Over = 0
PHY-3001 : Final: Len = 333795, Over = 0
RUN-1003 : finish command "place -eco" in  7.437444s wall, 8.109375s user + 1.046875s system = 9.156250s CPU (123.1%)

RUN-1004 : used memory is 734 MB, reserved memory is 1003 MB, peak memory is 1097 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  47.069561s wall, 77.000000s user + 16.578125s system = 93.578125s CPU (198.8%)

RUN-1004 : used memory is 733 MB, reserved memory is 1002 MB, peak memory is 1097 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4094 to 3188
PHY-1001 : Pin misalignment score is improved from 3188 to 3139
PHY-1001 : Pin misalignment score is improved from 3139 to 3137
PHY-1001 : Pin misalignment score is improved from 3137 to 3137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3669 instances
RUN-1001 : 1820 mslices, 1819 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7564 nets
RUN-1001 : 4249 nets have 2 pins
RUN-1001 : 3160 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498176, over cnt = 146(0%), over = 186, worst = 3
PHY-1002 : len = 499016, over cnt = 77(0%), over = 91, worst = 2
PHY-1002 : len = 499248, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 499224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 498880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297559s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (183.8%)

PHY-1001 : End global routing;  0.891574s wall, 1.078125s user + 0.140625s system = 1.218750s CPU (136.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.053720s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (232.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 703344, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End Routed; 23.811238s wall, 38.203125s user + 3.390625s system = 41.593750s CPU (174.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 703064, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.099018s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (157.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 703008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 703008
PHY-1001 : End DR Iter 2; 0.090285s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  30.262038s wall, 44.156250s user + 4.656250s system = 48.812500s CPU (161.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  71.824892s wall, 86.312500s user + 10.109375s system = 96.421875s CPU (134.2%)

RUN-1004 : used memory is 830 MB, reserved memory is 1014 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7275   out of  19600   37.12%
#reg                  237   out of  19600    1.21%
#le                  7275
  #lut only          7038   out of   7275   96.74%
  #reg only             0   out of   7275    0.00%
  #lut&reg            237   out of   7275    3.26%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.883634s wall, 3.421875s user + 0.843750s system = 4.265625s CPU (109.8%)

RUN-1004 : used memory is 830 MB, reserved memory is 1014 MB, peak memory is 1097 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3669
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7564, pip num: 53610
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2943 valid insts, and 192679 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.988412s wall, 67.453125s user + 3.000000s system = 70.453125s CPU (352.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 1016 MB, peak memory is 1097 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.528151s wall, 3.468750s user + 0.375000s system = 3.843750s CPU (108.9%)

RUN-1004 : used memory is 902 MB, reserved memory is 1079 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.369861s wall, 0.906250s user + 1.562500s system = 2.468750s CPU (33.5%)

RUN-1004 : used memory is 930 MB, reserved memory is 1109 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.748942s wall, 4.640625s user + 2.218750s system = 6.859375s CPU (58.4%)

RUN-1004 : used memory is 888 MB, reserved memory is 1067 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit" in  3.376680s wall, 3.343750s user + 0.343750s system = 3.687500s CPU (109.2%)

RUN-1004 : used memory is 923 MB, reserved memory is 1101 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.151426s wall, 0.703125s user + 1.187500s system = 1.890625s CPU (26.4%)

RUN-1004 : used memory is 932 MB, reserved memory is 1110 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.364067s wall, 4.359375s user + 1.765625s system = 6.125000s CPU (53.9%)

RUN-1004 : used memory is 890 MB, reserved memory is 1068 MB, peak memory is 1097 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.330068s wall, 3.312500s user + 0.328125s system = 3.640625s CPU (109.3%)

RUN-1004 : used memory is 923 MB, reserved memory is 1101 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.073911s wall, 0.812500s user + 1.234375s system = 2.046875s CPU (28.9%)

RUN-1004 : used memory is 932 MB, reserved memory is 1111 MB, peak memory is 1097 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.260953s wall, 4.468750s user + 1.734375s system = 6.203125s CPU (55.1%)

RUN-1004 : used memory is 890 MB, reserved memory is 1069 MB, peak memory is 1097 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.247164s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (111.5%)

RUN-1004 : used memory is 825 MB, reserved memory is 1008 MB, peak memory is 1097 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9397/651 useful/useless nets, 5345/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 498 instances.
SYN-1015 : Optimize round 1, 1071 better
SYN-1014 : Optimize round 2
SYN-1032 : 8675/271 useful/useless nets, 4801/134 useful/useless insts
SYN-1019 : Optimized 1612 mux instances.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5460/1630 useful/useless nets, 3115/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 5448/10 useful/useless nets, 3109/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 14 better
SYN-1014 : Optimize round 5
SYN-1032 : 5436/10 useful/useless nets, 3103/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 5, 14 better
SYN-1014 : Optimize round 6
SYN-1032 : 5424/10 useful/useless nets, 3097/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 6, 14 better
SYN-1014 : Optimize round 7
SYN-1032 : 5412/10 useful/useless nets, 3091/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 7, 14 better
SYN-1014 : Optimize round 8
SYN-1032 : 5400/10 useful/useless nets, 3085/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 8, 14 better
SYN-1014 : Optimize round 9
SYN-1032 : 5388/10 useful/useless nets, 3079/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 9, 14 better
SYN-1014 : Optimize round 10
SYN-1032 : 5376/10 useful/useless nets, 3073/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 10, 14 better
RUN-1003 : finish command "optimize_rtl" in  5.673625s wall, 5.765625s user + 0.625000s system = 6.390625s CPU (112.6%)

RUN-1004 : used memory is 826 MB, reserved memory is 1009 MB, peak memory is 1097 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2544
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2170
  #FADD                 0
  #DFF                253
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            284

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2291   |253    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.895803s wall, 1.656250s user + 0.437500s system = 2.093750s CPU (110.4%)

RUN-1004 : used memory is 826 MB, reserved memory is 1009 MB, peak memory is 1097 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5424/14 useful/useless nets, 3090/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5424/0 useful/useless nets, 3090/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5500/12 useful/useless nets, 3184/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5497/0 useful/useless nets, 3181/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10577/97 useful/useless nets, 8261/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2970 (2.98), #lev = 18 (6.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2696 instances into 3040 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10915/0 useful/useless nets, 8599/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 237 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2819 adder to BLE ...
SYN-4008 : Packed 2819 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3068 LUT to BLE ...
SYN-4008 : Packed 3068 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2833 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3068/5190 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7248   out of  19600   36.98%
#reg                  237   out of  19600    1.21%
#le                  7248
  #lut only          7011   out of   7248   96.73%
  #reg only             0   out of   7248    0.00%
  #lut&reg            237   out of   7248    3.27%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7248  |7248  |237   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  13.137393s wall, 12.671875s user + 1.500000s system = 14.171875s CPU (107.9%)

RUN-1004 : used memory is 842 MB, reserved memory is 1024 MB, peak memory is 1097 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  8.214763s wall, 5.015625s user + 1.062500s system = 6.078125s CPU (74.0%)

RUN-1004 : used memory is 843 MB, reserved memory is 1024 MB, peak memory is 1097 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3656 instances
RUN-1001 : 1813 mslices, 1813 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7536 nets
RUN-1001 : 4231 nets have 2 pins
RUN-1001 : 3150 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3654 instances, 3626 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23828, tnet num: 7534, tinst num: 3654, tnode num: 24408, tedge num: 41831.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.255683s wall, 2.343750s user + 0.640625s system = 2.984375s CPU (132.3%)

RUN-1004 : used memory is 846 MB, reserved memory is 1026 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 291 clock pins, and constraint 580 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.866118s wall, 3.062500s user + 0.796875s system = 3.859375s CPU (134.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19868e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.778000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(744): len = 1.50004e+06, overlap = 12
PHY-3002 : Step(745): len = 1.10324e+06, overlap = 51
PHY-3002 : Step(746): len = 909427, overlap = 94.25
PHY-3002 : Step(747): len = 782999, overlap = 122.75
PHY-3002 : Step(748): len = 668812, overlap = 150.25
PHY-3002 : Step(749): len = 573557, overlap = 170.5
PHY-3002 : Step(750): len = 505198, overlap = 187.75
PHY-3002 : Step(751): len = 452062, overlap = 201
PHY-3002 : Step(752): len = 401968, overlap = 211
PHY-3002 : Step(753): len = 354920, overlap = 226
PHY-3002 : Step(754): len = 312897, overlap = 235.5
PHY-3002 : Step(755): len = 286650, overlap = 235.75
PHY-3002 : Step(756): len = 254340, overlap = 240
PHY-3002 : Step(757): len = 237408, overlap = 237.75
PHY-3002 : Step(758): len = 220761, overlap = 244.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82396e-06
PHY-3002 : Step(759): len = 217046, overlap = 243.75
PHY-3002 : Step(760): len = 208157, overlap = 237.75
PHY-3002 : Step(761): len = 210849, overlap = 209
PHY-3002 : Step(762): len = 199063, overlap = 211.75
PHY-3002 : Step(763): len = 191367, overlap = 209
PHY-3002 : Step(764): len = 186667, overlap = 205.75
PHY-3002 : Step(765): len = 180364, overlap = 198.75
PHY-3002 : Step(766): len = 176307, overlap = 193.75
PHY-3002 : Step(767): len = 172734, overlap = 190.5
PHY-3002 : Step(768): len = 172176, overlap = 175.5
PHY-3002 : Step(769): len = 168522, overlap = 171.75
PHY-3002 : Step(770): len = 165036, overlap = 170.25
PHY-3002 : Step(771): len = 164518, overlap = 168
PHY-3002 : Step(772): len = 162296, overlap = 168
PHY-3002 : Step(773): len = 161151, overlap = 167
PHY-3002 : Step(774): len = 159104, overlap = 168
PHY-3002 : Step(775): len = 158404, overlap = 170.25
PHY-3002 : Step(776): len = 158467, overlap = 165
PHY-3002 : Step(777): len = 155020, overlap = 169.75
PHY-3002 : Step(778): len = 152602, overlap = 168
PHY-3002 : Step(779): len = 152806, overlap = 167.5
PHY-3002 : Step(780): len = 151761, overlap = 166.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.64792e-06
PHY-3002 : Step(781): len = 151136, overlap = 163.25
PHY-3002 : Step(782): len = 151640, overlap = 162.75
PHY-3002 : Step(783): len = 152596, overlap = 163.75
PHY-3002 : Step(784): len = 173374, overlap = 117
PHY-3002 : Step(785): len = 173709, overlap = 106.75
PHY-3002 : Step(786): len = 169573, overlap = 111
PHY-3002 : Step(787): len = 166451, overlap = 115
PHY-3002 : Step(788): len = 165423, overlap = 119
PHY-3002 : Step(789): len = 163702, overlap = 117
PHY-3002 : Step(790): len = 163041, overlap = 117.75
PHY-3002 : Step(791): len = 161397, overlap = 118.25
PHY-3002 : Step(792): len = 160927, overlap = 118.75
PHY-3002 : Step(793): len = 159386, overlap = 114.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.29585e-06
PHY-3002 : Step(794): len = 158630, overlap = 114.75
PHY-3002 : Step(795): len = 159310, overlap = 105.75
PHY-3002 : Step(796): len = 159760, overlap = 104.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033004s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 265512, over cnt = 1055(2%), over = 2412, worst = 15
PHY-1002 : len = 289136, over cnt = 738(2%), over = 1358, worst = 8
PHY-1002 : len = 331128, over cnt = 368(1%), over = 592, worst = 6
PHY-1002 : len = 343736, over cnt = 177(0%), over = 283, worst = 6
PHY-1002 : len = 351112, over cnt = 34(0%), over = 43, worst = 2
PHY-1002 : len = 350392, over cnt = 32(0%), over = 38, worst = 2
PHY-1002 : len = 348264, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 347744, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 347736, over cnt = 33(0%), over = 37, worst = 2
PHY-1001 : End global iterations;  5.655526s wall, 5.859375s user + 1.562500s system = 7.421875s CPU (131.2%)

PHY-3001 : End congestion estimation;  6.078720s wall, 6.312500s user + 1.625000s system = 7.937500s CPU (130.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
RUN-1002 : start command "download -bit ..\..\..\..\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit"
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.911255s wall, 1.359375s user + 0.171875s system = 1.531250s CPU (168.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12924e-06
PHY-3002 : Step(797): len = 161371, overlap = 143.5
PHY-3002 : Step(798): len = 160728, overlap = 146
PHY-3002 : Step(799): len = 158825, overlap = 152
PHY-3002 : Step(800): len = 157927, overlap = 156.5
PHY-3002 : Step(801): len = 155743, overlap = 164.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25847e-06
PHY-3002 : Step(802): len = 153701, overlap = 166.5
PHY-3002 : Step(803): len = 153252, overlap = 166.75
PHY-3002 : Step(804): len = 152835, overlap = 167
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51694e-06
PHY-3002 : Step(805): len = 152720, overlap = 164
PHY-3002 : Step(806): len = 153006, overlap = 162.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.02454e-06
PHY-3002 : Step(807): len = 154486, overlap = 146.5
PHY-3002 : Step(808): len = 156600, overlap = 140
PHY-3002 : Step(809): len = 169170, overlap = 114
PHY-3002 : Step(810): len = 178265, overlap = 98.25
PHY-3002 : Step(811): len = 179981, overlap = 98.75
PHY-3002 : Step(812): len = 182028, overlap = 97.5
PHY-3002 : Step(813): len = 181779, overlap = 94.5
PHY-3002 : Step(814): len = 182062, overlap = 91
PHY-3002 : Step(815): len = 182467, overlap = 89.5
PHY-3002 : Step(816): len = 181968, overlap = 90.75
PHY-3002 : Step(817): len = 181852, overlap = 88.25
PHY-3002 : Step(818): len = 182046, overlap = 86.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.60491e-05
PHY-3002 : Step(819): len = 181571, overlap = 88.25
PHY-3002 : Step(820): len = 182240, overlap = 87.25
PHY-3002 : Step(821): len = 184629, overlap = 81.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.20982e-05
PHY-3002 : Step(822): len = 188358, overlap = 75.75
PHY-3002 : Step(823): len = 193631, overlap = 71.25
PHY-3002 : Step(824): len = 205693, overlap = 59.5
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit" in  5.306250s wall, 14.078125s user + 1.984375s system = 16.062500s CPU (302.7%)

RUN-1004 : used memory is 954 MB, reserved memory is 1136 MB, peak memory is 1097 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
PHY-3002 : Step(825): len = 216043, overlap = 49.75
PHY-3002 : Step(826): len = 222242, overlap = 42.25
PHY-3002 : Step(827): len = 228114, overlap = 37
PHY-3002 : Step(828): len = 228779, overlap = 35.75
PHY-3002 : Step(829): len = 228692, overlap = 36.25
PHY-3002 : Step(830): len = 230049, overlap = 43.25
PHY-3002 : Step(831): len = 229753, overlap = 47
PHY-3002 : Step(832): len = 228635, overlap = 51.5
PHY-3002 : Step(833): len = 228625, overlap = 52.75
PHY-3002 : Step(834): len = 227827, overlap = 54.5
PHY-3002 : Step(835): len = 227882, overlap = 54.25
PHY-3002 : Step(836): len = 228210, overlap = 56.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.41963e-05
PHY-3002 : Step(837): len = 230151, overlap = 52.75
PHY-3002 : Step(838): len = 233708, overlap = 50.5
PHY-3002 : Step(839): len = 240851, overlap = 42.25
PHY-3002 : Step(840): len = 240596, overlap = 43.5
PHY-3002 : Step(841): len = 240891, overlap = 43
PHY-3002 : Step(842): len = 241934, overlap = 41
PHY-3002 : Step(843): len = 243224, overlap = 39.25
PHY-3002 : Step(844): len = 245280, overlap = 36.5
PHY-3002 : Step(845): len = 247385, overlap = 37
PHY-3002 : Step(846): len = 248805, overlap = 35.25
PHY-3002 : Step(847): len = 249105, overlap = 37.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128393
PHY-3002 : Step(848): len = 259533, overlap = 24.25
PHY-3002 : Step(849): len = 266399, overlap = 19.25
PHY-3002 : Step(850): len = 268746, overlap = 17.25
PHY-3002 : Step(851): len = 270563, overlap = 17.5
PHY-3002 : Step(852): len = 272309, overlap = 18
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000249195
PHY-3002 : Step(853): len = 281923, overlap = 14.5
PHY-3002 : Step(854): len = 291437, overlap = 12.25
PHY-3002 : Step(855): len = 297308, overlap = 12
PHY-3002 : Step(856): len = 296932, overlap = 10.5
PHY-3002 : Step(857): len = 295900, overlap = 9.75
PHY-3002 : Step(858): len = 295388, overlap = 8.5
PHY-3002 : Step(859): len = 296154, overlap = 9
PHY-3002 : Step(860): len = 296932, overlap = 10
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000498389
PHY-3002 : Step(861): len = 307449, overlap = 9
PHY-3002 : Step(862): len = 313089, overlap = 6.5
PHY-3002 : Step(863): len = 315572, overlap = 5.25
PHY-3002 : Step(864): len = 317777, overlap = 5
PHY-3002 : Step(865): len = 319118, overlap = 5.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000996779
PHY-3002 : Step(866): len = 325415, overlap = 6
PHY-3002 : Step(867): len = 329073, overlap = 6
PHY-3002 : Step(868): len = 331866, overlap = 5.5
PHY-3002 : Step(869): len = 334483, overlap = 5
PHY-3002 : Step(870): len = 336595, overlap = 5.25
PHY-3002 : Step(871): len = 337183, overlap = 6.5
PHY-3002 : Step(872): len = 336255, overlap = 6.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00179435
PHY-3002 : Step(873): len = 341189, overlap = 5.75
PHY-3002 : Step(874): len = 343854, overlap = 5.5
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.949315s wall, 17.453125s user + 3.312500s system = 20.765625s CPU (261.2%)

RUN-1004 : used memory is 984 MB, reserved memory is 1167 MB, peak memory is 1097 MB
PHY-3002 : Step(875): len = 346024, overlap = 5.75
PHY-3002 : Step(876): len = 349361, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 489616, over cnt = 378(1%), over = 502, worst = 3
RUN-1003 : finish command "download -bit ..\..\..\..\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  14.169940s wall, 33.156250s user + 5.562500s system = 38.718750s CPU (273.2%)

RUN-1004 : used memory is 942 MB, reserved memory is 1125 MB, peak memory is 1097 MB
GUI-1001 : Download success!
PHY-1002 : len = 492848, over cnt = 206(0%), over = 260, worst = 3
PHY-1002 : len = 493224, over cnt = 115(0%), over = 140, worst = 3
PHY-1002 : len = 492984, over cnt = 38(0%), over = 46, worst = 3
PHY-1002 : len = 492984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.345509s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (162.8%)

PHY-3001 : End congestion estimation;  0.724032s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (161.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.896729s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (116.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000310798
PHY-3002 : Step(877): len = 330414, overlap = 39.5
PHY-3002 : Step(878): len = 326631, overlap = 35.5
PHY-3002 : Step(879): len = 324547, overlap = 36.25
PHY-3002 : Step(880): len = 322799, overlap = 34
PHY-3002 : Step(881): len = 318297, overlap = 39
PHY-3002 : Step(882): len = 315033, overlap = 39
PHY-3002 : Step(883): len = 313294, overlap = 34.5
PHY-3002 : Step(884): len = 311927, overlap = 36.5
PHY-3002 : Step(885): len = 311223, overlap = 35
PHY-3002 : Step(886): len = 310774, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000621597
PHY-3002 : Step(887): len = 321805, overlap = 32
PHY-3002 : Step(888): len = 324403, overlap = 31
PHY-3002 : Step(889): len = 326535, overlap = 32.5
PHY-3002 : Step(890): len = 328842, overlap = 33
PHY-3002 : Step(891): len = 329650, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124319
PHY-3002 : Step(892): len = 336960, overlap = 29.5
PHY-3002 : Step(893): len = 338278, overlap = 29.75
PHY-3002 : Step(894): len = 341567, overlap = 27.5
PHY-3002 : Step(895): len = 343759, overlap = 25.5
PHY-3002 : Step(896): len = 343661, overlap = 26.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00242402
PHY-3002 : Step(897): len = 348311, overlap = 25
PHY-3002 : Step(898): len = 349651, overlap = 23.5
PHY-3002 : Step(899): len = 353085, overlap = 23.25
PHY-3002 : Step(900): len = 357183, overlap = 22.25
PHY-3002 : Step(901): len = 358042, overlap = 21.75
PHY-3002 : Step(902): len = 357810, overlap = 22.75
PHY-3002 : Step(903): len = 357154, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.589014s wall, 4.171875s user + 3.375000s system = 7.546875s CPU (164.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 544376, over cnt = 122(0%), over = 148, worst = 3
PHY-1002 : len = 544920, over cnt = 60(0%), over = 72, worst = 3
PHY-1002 : len = 544944, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 544848, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 544824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.332723s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (169.1%)

PHY-3001 : End congestion estimation;  0.748421s wall, 0.921875s user + 0.109375s system = 1.031250s CPU (137.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.846989s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000489146
PHY-3002 : Step(904): len = 347771, overlap = 10.75
PHY-3002 : Step(905): len = 346828, overlap = 11.5
PHY-3002 : Step(906): len = 343840, overlap = 16
PHY-3002 : Step(907): len = 341894, overlap = 16
PHY-3002 : Step(908): len = 341451, overlap = 18.75
PHY-3002 : Step(909): len = 341706, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062457s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (150.1%)

PHY-3001 : Legalized: Len = 344695, Over = 0
PHY-3001 : Final: Len = 344695, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 508968, over cnt = 127(0%), over = 170, worst = 3
PHY-1002 : len = 509848, over cnt = 68(0%), over = 87, worst = 2
PHY-1002 : len = 510080, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 510080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 509856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.296093s wall, 0.406250s user + 0.093750s system = 0.500000s CPU (168.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3630 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3654 instances, 3626 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23828, tnet num: 7534, tinst num: 3654, tnode num: 24408, tedge num: 41831.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.579527s wall, 1.593750s user + 0.203125s system = 1.796875s CPU (113.8%)

RUN-1004 : used memory is 936 MB, reserved memory is 1120 MB, peak memory is 1097 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 291 clock pins, and constraint 580 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.092572s wall, 2.109375s user + 0.265625s system = 2.375000s CPU (113.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 344695
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.778000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(910): len = 344695, overlap = 0
PHY-3002 : Step(911): len = 344695, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 508968, over cnt = 127(0%), over = 170, worst = 3
PHY-1002 : len = 509848, over cnt = 68(0%), over = 87, worst = 2
PHY-1002 : len = 510080, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 510080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 509856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297399s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (194.4%)

PHY-3001 : End congestion estimation;  0.631344s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (151.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.866926s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (115.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(912): len = 344695, overlap = 0
PHY-3002 : Step(913): len = 344695, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 508968, over cnt = 127(0%), over = 170, worst = 3
PHY-1002 : len = 509848, over cnt = 68(0%), over = 87, worst = 2
PHY-1002 : len = 510080, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 510080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 509856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.312227s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (185.2%)

PHY-3001 : End congestion estimation;  0.664737s wall, 0.812500s user + 0.125000s system = 0.937500s CPU (141.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.844437s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (118.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(914): len = 344695, overlap = 0
PHY-3002 : Step(915): len = 344695, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026981s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.778000
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 508968, over cnt = 127(0%), over = 170, worst = 3
PHY-1002 : len = 509848, over cnt = 68(0%), over = 87, worst = 2
PHY-1002 : len = 510080, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 510080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 509856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.346014s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (140.0%)

PHY-3001 : End congestion estimation;  0.769035s wall, 0.843750s user + 0.140625s system = 0.984375s CPU (128.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.612812s wall, 1.609375s user + 0.187500s system = 1.796875s CPU (111.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(916): len = 344695, overlap = 0
PHY-3002 : Step(917): len = 344695, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.7%)

PHY-3001 : Legalized: Len = 344695, Over = 0
PHY-3001 : Final: Len = 344695, Over = 0
RUN-1003 : finish command "place -eco" in  8.438806s wall, 9.062500s user + 1.328125s system = 10.390625s CPU (123.1%)

RUN-1004 : used memory is 937 MB, reserved memory is 1121 MB, peak memory is 1097 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  56.651443s wall, 91.078125s user + 21.453125s system = 112.531250s CPU (198.6%)

RUN-1004 : used memory is 934 MB, reserved memory is 1119 MB, peak memory is 1097 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4042 to 3137
PHY-1001 : Pin misalignment score is improved from 3137 to 3096
PHY-1001 : Pin misalignment score is improved from 3096 to 3096
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3656 instances
RUN-1001 : 1813 mslices, 1813 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7536 nets
RUN-1001 : 4231 nets have 2 pins
RUN-1001 : 3150 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 508968, over cnt = 127(0%), over = 170, worst = 3
PHY-1002 : len = 509848, over cnt = 68(0%), over = 87, worst = 2
PHY-1002 : len = 510080, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 510080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 509856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286665s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (141.7%)

PHY-1001 : End global routing;  0.832808s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (129.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047269s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (165.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 736536, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 30.533741s wall, 47.859375s user + 4.609375s system = 52.468750s CPU (171.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 736352, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.101430s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (123.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 736416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 736416
PHY-1001 : End DR Iter 2; 0.089223s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (122.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  36.794111s wall, 53.734375s user + 5.781250s system = 59.515625s CPU (161.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  68.074581s wall, 85.453125s user + 10.734375s system = 96.187500s CPU (141.3%)

RUN-1004 : used memory is 963 MB, reserved memory is 1147 MB, peak memory is 1213 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7248   out of  19600   36.98%
#reg                  237   out of  19600    1.21%
#le                  7248
  #lut only          7011   out of   7248   96.73%
  #reg only             0   out of   7248    0.00%
  #lut&reg            237   out of   7248    3.27%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.957655s wall, 3.671875s user + 0.984375s system = 4.656250s CPU (117.7%)

RUN-1004 : used memory is 963 MB, reserved memory is 1147 MB, peak memory is 1213 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3656
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7536, pip num: 54221
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2917 valid insts, and 193534 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.903148s wall, 67.781250s user + 3.218750s system = 71.000000s CPU (356.7%)

RUN-1004 : used memory is 964 MB, reserved memory is 1147 MB, peak memory is 1213 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.366271s wall, 3.343750s user + 0.359375s system = 3.703125s CPU (110.0%)

RUN-1004 : used memory is 997 MB, reserved memory is 1181 MB, peak memory is 1213 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.169509s wall, 0.796875s user + 1.296875s system = 2.093750s CPU (29.2%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1190 MB, peak memory is 1213 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.349023s wall, 4.500000s user + 1.859375s system = 6.359375s CPU (56.0%)

RUN-1004 : used memory is 964 MB, reserved memory is 1148 MB, peak memory is 1213 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.342379s wall, 3.343750s user + 0.312500s system = 3.656250s CPU (109.4%)

RUN-1004 : used memory is 997 MB, reserved memory is 1181 MB, peak memory is 1213 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.399945s wall, 0.843750s user + 1.734375s system = 2.578125s CPU (34.8%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1190 MB, peak memory is 1213 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.553486s wall, 4.468750s user + 2.250000s system = 6.718750s CPU (58.2%)

RUN-1004 : used memory is 964 MB, reserved memory is 1148 MB, peak memory is 1213 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.286348s wall, 1.328125s user + 0.125000s system = 1.453125s CPU (113.0%)

RUN-1004 : used memory is 951 MB, reserved memory is 1141 MB, peak memory is 1213 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/795 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 498 instances.
SYN-1015 : Optimize round 1, 1471 better
SYN-1014 : Optimize round 2
SYN-1032 : 8723/303 useful/useless nets, 4849/134 useful/useless insts
SYN-1019 : Optimized 1612 mux instances.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5508/1630 useful/useless nets, 3163/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 5496/10 useful/useless nets, 3157/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 14 better
SYN-1014 : Optimize round 5
SYN-1032 : 5484/10 useful/useless nets, 3151/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 5, 14 better
SYN-1014 : Optimize round 6
SYN-1032 : 5472/10 useful/useless nets, 3145/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 6, 14 better
SYN-1014 : Optimize round 7
SYN-1032 : 5460/10 useful/useless nets, 3139/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 7, 14 better
SYN-1014 : Optimize round 8
SYN-1032 : 5448/10 useful/useless nets, 3133/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 8, 14 better
SYN-1014 : Optimize round 9
SYN-1032 : 5436/10 useful/useless nets, 3127/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 9, 14 better
SYN-1014 : Optimize round 10
SYN-1032 : 5424/10 useful/useless nets, 3121/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 10, 14 better
RUN-1003 : finish command "optimize_rtl" in  5.693584s wall, 5.843750s user + 0.562500s system = 6.406250s CPU (112.5%)

RUN-1004 : used memory is 951 MB, reserved memory is 1141 MB, peak memory is 1213 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2560
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2170
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            316

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2291   |269    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.927752s wall, 1.765625s user + 0.453125s system = 2.218750s CPU (115.1%)

RUN-1004 : used memory is 951 MB, reserved memory is 1141 MB, peak memory is 1213 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5472/14 useful/useless nets, 3138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5472/0 useful/useless nets, 3138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5548/12 useful/useless nets, 3232/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5545/0 useful/useless nets, 3229/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10625/97 useful/useless nets, 8309/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 3000 (2.98), #lev = 18 (6.96)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2728 instances into 3054 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10945/0 useful/useless nets, 8629/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2819 adder to BLE ...
SYN-4008 : Packed 2819 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3082 LUT to BLE ...
SYN-4008 : Packed 3082 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2831 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3082/5204 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7262   out of  19600   37.05%
#reg                  253   out of  19600    1.29%
#le                  7262
  #lut only          7009   out of   7262   96.52%
  #reg only             0   out of   7262    0.00%
  #lut&reg            253   out of   7262    3.48%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7262  |7262  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.921610s wall, 14.671875s user + 2.812500s system = 17.484375s CPU (146.7%)

RUN-1004 : used memory is 953 MB, reserved memory is 1141 MB, peak memory is 1213 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.760607s wall, 3.546875s user + 0.734375s system = 4.281250s CPU (113.8%)

RUN-1004 : used memory is 953 MB, reserved memory is 1141 MB, peak memory is 1213 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3662 instances
RUN-1001 : 1816 mslices, 1816 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7550 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3660 instances, 3632 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23950, tnet num: 7548, tinst num: 3660, tnode num: 24580, tedge num: 42046.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.463693s wall, 1.484375s user + 0.125000s system = 1.609375s CPU (110.0%)

RUN-1004 : used memory is 953 MB, reserved memory is 1141 MB, peak memory is 1213 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.990303s wall, 1.984375s user + 0.156250s system = 2.140625s CPU (107.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.29927e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(918): len = 1.56087e+06, overlap = 10.5
PHY-3002 : Step(919): len = 1.15221e+06, overlap = 37.5
PHY-3002 : Step(920): len = 946999, overlap = 78.5
PHY-3002 : Step(921): len = 821048, overlap = 104.5
PHY-3002 : Step(922): len = 705390, overlap = 138
PHY-3002 : Step(923): len = 603485, overlap = 159.5
PHY-3002 : Step(924): len = 524068, overlap = 172
PHY-3002 : Step(925): len = 470234, overlap = 179.25
PHY-3002 : Step(926): len = 421938, overlap = 186.25
PHY-3002 : Step(927): len = 370208, overlap = 197
PHY-3002 : Step(928): len = 332549, overlap = 204.5
PHY-3002 : Step(929): len = 303458, overlap = 204.75
PHY-3002 : Step(930): len = 267627, overlap = 211.75
PHY-3002 : Step(931): len = 251267, overlap = 211.75
PHY-3002 : Step(932): len = 227165, overlap = 219
PHY-3002 : Step(933): len = 211578, overlap = 223
PHY-3002 : Step(934): len = 200117, overlap = 227
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81741e-06
PHY-3002 : Step(935): len = 196288, overlap = 226.5
PHY-3002 : Step(936): len = 189086, overlap = 212.75
PHY-3002 : Step(937): len = 181656, overlap = 196.75
PHY-3002 : Step(938): len = 175041, overlap = 193.75
PHY-3002 : Step(939): len = 169881, overlap = 194.5
PHY-3002 : Step(940): len = 168252, overlap = 186
PHY-3002 : Step(941): len = 165452, overlap = 184.5
PHY-3002 : Step(942): len = 161865, overlap = 178
PHY-3002 : Step(943): len = 161294, overlap = 174.5
PHY-3002 : Step(944): len = 158808, overlap = 172.5
PHY-3002 : Step(945): len = 157186, overlap = 167.5
PHY-3002 : Step(946): len = 155377, overlap = 163.5
PHY-3002 : Step(947): len = 153402, overlap = 161.25
PHY-3002 : Step(948): len = 153363, overlap = 160
PHY-3002 : Step(949): len = 151848, overlap = 159.75
PHY-3002 : Step(950): len = 150436, overlap = 160.25
PHY-3002 : Step(951): len = 150287, overlap = 158.5
PHY-3002 : Step(952): len = 149070, overlap = 158
PHY-3002 : Step(953): len = 148426, overlap = 157
PHY-3002 : Step(954): len = 147725, overlap = 158.75
PHY-3002 : Step(955): len = 147708, overlap = 155
PHY-3002 : Step(956): len = 146445, overlap = 149.5
PHY-3002 : Step(957): len = 142304, overlap = 153.5
PHY-3002 : Step(958): len = 140452, overlap = 155.5
PHY-3002 : Step(959): len = 141584, overlap = 141
PHY-3002 : Step(960): len = 140704, overlap = 137.75
PHY-3002 : Step(961): len = 139731, overlap = 131.75
PHY-3002 : Step(962): len = 139767, overlap = 129
PHY-3002 : Step(963): len = 140469, overlap = 124.5
PHY-3002 : Step(964): len = 139352, overlap = 124.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.63482e-06
PHY-3002 : Step(965): len = 138778, overlap = 125
PHY-3002 : Step(966): len = 138778, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026329s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (178.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 247448, over cnt = 1124(3%), over = 2663, worst = 14
PHY-1002 : len = 274048, over cnt = 946(2%), over = 1719, worst = 8
PHY-1002 : len = 352608, over cnt = 312(0%), over = 484, worst = 6
PHY-1002 : len = 381880, over cnt = 49(0%), over = 53, worst = 2
PHY-1002 : len = 381920, over cnt = 33(0%), over = 33, worst = 1
PHY-1002 : len = 381904, over cnt = 31(0%), over = 31, worst = 1
PHY-1002 : len = 381904, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End global iterations;  3.224280s wall, 3.578125s user + 0.500000s system = 4.078125s CPU (126.5%)

PHY-3001 : End congestion estimation;  3.607595s wall, 4.000000s user + 0.562500s system = 4.562500s CPU (126.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.827726s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (115.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.28778e-07
PHY-3002 : Step(967): len = 141769, overlap = 162
PHY-3002 : Step(968): len = 141518, overlap = 160.25
PHY-3002 : Step(969): len = 141402, overlap = 159
PHY-3002 : Step(970): len = 141387, overlap = 158.75
PHY-3002 : Step(971): len = 139263, overlap = 160.25
PHY-3002 : Step(972): len = 138855, overlap = 159.5
PHY-3002 : Step(973): len = 136988, overlap = 158.5
PHY-3002 : Step(974): len = 136488, overlap = 156.75
PHY-3002 : Step(975): len = 135300, overlap = 155
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65756e-06
PHY-3002 : Step(976): len = 134846, overlap = 155
PHY-3002 : Step(977): len = 134855, overlap = 155
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.31511e-06
PHY-3002 : Step(978): len = 135255, overlap = 153
PHY-3002 : Step(979): len = 135445, overlap = 152.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 230352, over cnt = 1020(2%), over = 2350, worst = 11
PHY-1002 : len = 256160, over cnt = 780(2%), over = 1448, worst = 9
PHY-1002 : len = 303280, over cnt = 312(0%), over = 628, worst = 9
PHY-1002 : len = 341216, over cnt = 42(0%), over = 63, worst = 3
PHY-1002 : len = 341744, over cnt = 27(0%), over = 40, worst = 3
PHY-1002 : len = 342096, over cnt = 28(0%), over = 40, worst = 2
PHY-1002 : len = 341936, over cnt = 28(0%), over = 40, worst = 2
PHY-1002 : len = 341744, over cnt = 28(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  3.597366s wall, 3.750000s user + 0.500000s system = 4.250000s CPU (118.1%)

PHY-3001 : End congestion estimation;  4.097068s wall, 4.234375s user + 0.546875s system = 4.781250s CPU (116.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.805263s wall, 0.953125s user + 0.125000s system = 1.078125s CPU (133.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06378e-05
PHY-3002 : Step(980): len = 135358, overlap = 220
PHY-3002 : Step(981): len = 138503, overlap = 204
PHY-3002 : Step(982): len = 141134, overlap = 191
PHY-3002 : Step(983): len = 142840, overlap = 186
PHY-3002 : Step(984): len = 143982, overlap = 187
PHY-3002 : Step(985): len = 145431, overlap = 186.25
PHY-3002 : Step(986): len = 145661, overlap = 184.25
PHY-3002 : Step(987): len = 146343, overlap = 184.5
PHY-3002 : Step(988): len = 146078, overlap = 177.5
PHY-3002 : Step(989): len = 146420, overlap = 176.25
PHY-3002 : Step(990): len = 146876, overlap = 172.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12756e-05
PHY-3002 : Step(991): len = 148361, overlap = 166.5
PHY-3002 : Step(992): len = 149799, overlap = 163.5
PHY-3002 : Step(993): len = 152912, overlap = 151
PHY-3002 : Step(994): len = 157509, overlap = 141
PHY-3002 : Step(995): len = 161950, overlap = 139
PHY-3002 : Step(996): len = 161315, overlap = 144.5
PHY-3002 : Step(997): len = 161172, overlap = 146.25
PHY-3002 : Step(998): len = 160383, overlap = 151.5
PHY-3002 : Step(999): len = 160041, overlap = 151.75
PHY-3002 : Step(1000): len = 160439, overlap = 147.75
PHY-3002 : Step(1001): len = 161148, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.25513e-05
PHY-3002 : Step(1002): len = 166523, overlap = 134
PHY-3002 : Step(1003): len = 171218, overlap = 122
PHY-3002 : Step(1004): len = 178565, overlap = 112.25
PHY-3002 : Step(1005): len = 183356, overlap = 111.5
PHY-3002 : Step(1006): len = 183788, overlap = 116
PHY-3002 : Step(1007): len = 184493, overlap = 119.75
PHY-3002 : Step(1008): len = 183866, overlap = 119.25
PHY-3002 : Step(1009): len = 184732, overlap = 113.5
PHY-3002 : Step(1010): len = 185522, overlap = 109.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.51025e-05
PHY-3002 : Step(1011): len = 193773, overlap = 99.75
PHY-3002 : Step(1012): len = 201524, overlap = 92
PHY-3002 : Step(1013): len = 208202, overlap = 88.75
PHY-3002 : Step(1014): len = 211318, overlap = 88
PHY-3002 : Step(1015): len = 215790, overlap = 85.75
PHY-3002 : Step(1016): len = 218519, overlap = 83.25
PHY-3002 : Step(1017): len = 221066, overlap = 76.75
PHY-3002 : Step(1018): len = 220789, overlap = 77.5
PHY-3002 : Step(1019): len = 220214, overlap = 80
PHY-3002 : Step(1020): len = 220298, overlap = 82.75
PHY-3002 : Step(1021): len = 223143, overlap = 79.5
PHY-3002 : Step(1022): len = 226950, overlap = 79
PHY-3002 : Step(1023): len = 229338, overlap = 77.25
PHY-3002 : Step(1024): len = 231641, overlap = 74.25
PHY-3002 : Step(1025): len = 234491, overlap = 76.25
PHY-3002 : Step(1026): len = 235180, overlap = 79.5
PHY-3002 : Step(1027): len = 235488, overlap = 81.75
PHY-3002 : Step(1028): len = 234774, overlap = 79.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000170205
PHY-3002 : Step(1029): len = 247256, overlap = 67.25
PHY-3002 : Step(1030): len = 253508, overlap = 64.75
PHY-3002 : Step(1031): len = 258895, overlap = 64.5
PHY-3002 : Step(1032): len = 262243, overlap = 63.75
PHY-3002 : Step(1033): len = 264492, overlap = 63.75
PHY-3002 : Step(1034): len = 265271, overlap = 68.5
PHY-3002 : Step(1035): len = 267321, overlap = 67.25
PHY-3002 : Step(1036): len = 267985, overlap = 63.25
PHY-3002 : Step(1037): len = 267442, overlap = 58
PHY-3002 : Step(1038): len = 267617, overlap = 58.75
PHY-3002 : Step(1039): len = 268878, overlap = 59
PHY-3002 : Step(1040): len = 269429, overlap = 57.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000331225
PHY-3002 : Step(1041): len = 282588, overlap = 47.75
PHY-3002 : Step(1042): len = 287077, overlap = 45.25
PHY-3002 : Step(1043): len = 292159, overlap = 38.75
PHY-3002 : Step(1044): len = 296625, overlap = 40.25
PHY-3002 : Step(1045): len = 299134, overlap = 41.25
PHY-3002 : Step(1046): len = 300262, overlap = 39.5
PHY-3002 : Step(1047): len = 300917, overlap = 41.25
PHY-3002 : Step(1048): len = 301669, overlap = 42
PHY-3002 : Step(1049): len = 303012, overlap = 41.25
PHY-3002 : Step(1050): len = 302990, overlap = 39
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00066245
PHY-3002 : Step(1051): len = 315145, overlap = 32.25
PHY-3002 : Step(1052): len = 317889, overlap = 32.5
PHY-3002 : Step(1053): len = 321497, overlap = 30.5
PHY-3002 : Step(1054): len = 324935, overlap = 29.75
PHY-3002 : Step(1055): len = 325291, overlap = 30.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0013249
PHY-3002 : Step(1056): len = 333249, overlap = 32
PHY-3002 : Step(1057): len = 336653, overlap = 31.75
PHY-3002 : Step(1058): len = 343167, overlap = 31.25
PHY-3002 : Step(1059): len = 349264, overlap = 30.5
PHY-3002 : Step(1060): len = 349195, overlap = 27.5
PHY-3002 : Step(1061): len = 348294, overlap = 29.5
PHY-3002 : Step(1062): len = 349023, overlap = 29
PHY-3002 : Step(1063): len = 350186, overlap = 28.25
PHY-3002 : Step(1064): len = 351898, overlap = 29.25
PHY-3002 : Step(1065): len = 353145, overlap = 28.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0026498
PHY-3002 : Step(1066): len = 359118, overlap = 27.75
PHY-3002 : Step(1067): len = 360555, overlap = 27
PHY-3002 : Step(1068): len = 363282, overlap = 25
PHY-3002 : Step(1069): len = 365064, overlap = 25.5
PHY-3002 : Step(1070): len = 366453, overlap = 24.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0051994
PHY-3002 : Step(1071): len = 369310, overlap = 23.75
PHY-3002 : Step(1072): len = 370709, overlap = 23
PHY-3002 : Step(1073): len = 371972, overlap = 23.5
PHY-3002 : Step(1074): len = 373393, overlap = 22.5
PHY-3002 : Step(1075): len = 374499, overlap = 22.25
PHY-3002 : Step(1076): len = 375547, overlap = 22.5
PHY-3002 : Step(1077): len = 376703, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.039637s wall, 3.906250s user + 2.937500s system = 6.843750s CPU (169.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 567064, over cnt = 104(0%), over = 126, worst = 2
PHY-1002 : len = 567480, over cnt = 66(0%), over = 78, worst = 2
PHY-1002 : len = 567408, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 567320, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 567216, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 567200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.369638s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (131.0%)

PHY-3001 : End congestion estimation;  0.734985s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (125.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.864647s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (113.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000662375
PHY-3002 : Step(1078): len = 361989, overlap = 8.5
PHY-3002 : Step(1079): len = 359419, overlap = 8.75
PHY-3002 : Step(1080): len = 355658, overlap = 10.5
PHY-3002 : Step(1081): len = 353395, overlap = 14.5
PHY-3002 : Step(1082): len = 352952, overlap = 15
PHY-3002 : Step(1083): len = 352508, overlap = 15.75
PHY-3002 : Step(1084): len = 352395, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060652s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.0%)

PHY-3001 : Legalized: Len = 356448, Over = 0
PHY-3001 : Final: Len = 356448, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.356604s wall, 0.531250s user + 0.125000s system = 0.656250s CPU (184.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3636 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3660 instances, 3632 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23950, tnet num: 7548, tinst num: 3660, tnode num: 24580, tedge num: 42046.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.596837s wall, 1.593750s user + 0.156250s system = 1.750000s CPU (109.6%)

RUN-1004 : used memory is 955 MB, reserved memory is 1141 MB, peak memory is 1213 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.144453s wall, 2.171875s user + 0.203125s system = 2.375000s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 356448
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1085): len = 356448, overlap = 0
PHY-3002 : Step(1086): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329261s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (142.4%)

PHY-3001 : End congestion estimation;  0.709619s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (127.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.842817s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (113.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1087): len = 356448, overlap = 0
PHY-3002 : Step(1088): len = 356448, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.324741s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (149.2%)

PHY-3001 : End congestion estimation;  0.668877s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (128.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.852332s wall, 0.843750s user + 0.078125s system = 0.921875s CPU (108.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1089): len = 356448, overlap = 0
PHY-3002 : Step(1090): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.321178s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (170.3%)

PHY-3001 : End congestion estimation;  0.672481s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (137.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.852683s wall, 0.859375s user + 0.125000s system = 0.984375s CPU (115.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1091): len = 356448, overlap = 0
PHY-3002 : Step(1092): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015450s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (202.3%)

PHY-3001 : Legalized: Len = 356448, Over = 0
PHY-3001 : Final: Len = 356448, Over = 0
RUN-1003 : finish command "place -eco" in  7.711392s wall, 8.484375s user + 1.140625s system = 9.625000s CPU (124.8%)

RUN-1004 : used memory is 967 MB, reserved memory is 1154 MB, peak memory is 1213 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  52.365618s wall, 84.734375s user + 17.234375s system = 101.968750s CPU (194.7%)

RUN-1004 : used memory is 967 MB, reserved memory is 1153 MB, peak memory is 1213 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4104 to 3144
PHY-1001 : Pin misalignment score is improved from 3144 to 3096
PHY-1001 : Pin misalignment score is improved from 3096 to 3096
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3662 instances
RUN-1001 : 1816 mslices, 1816 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7550 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320569s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (170.6%)

PHY-1001 : End global routing;  0.897332s wall, 1.093750s user + 0.171875s system = 1.265625s CPU (141.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039096s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (119.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 781200, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 30.313476s wall, 49.062500s user + 4.437500s system = 53.500000s CPU (176.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 781072, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.100769s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (124.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 780896, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 780896
PHY-1001 : End DR Iter 2; 0.118809s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (131.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  36.677877s wall, 55.062500s user + 5.609375s system = 60.671875s CPU (165.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  68.648534s wall, 87.656250s user + 10.078125s system = 97.734375s CPU (142.4%)

RUN-1004 : used memory is 964 MB, reserved memory is 1151 MB, peak memory is 1254 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7262   out of  19600   37.05%
#reg                  253   out of  19600    1.29%
#le                  7262
  #lut only          7009   out of   7262   96.52%
  #reg only             0   out of   7262    0.00%
  #lut&reg            253   out of   7262    3.48%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.900322s wall, 3.484375s user + 0.890625s system = 4.375000s CPU (112.2%)

RUN-1004 : used memory is 965 MB, reserved memory is 1151 MB, peak memory is 1254 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3662
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7550, pip num: 55473
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2942 valid insts, and 196099 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.345759s wall, 68.140625s user + 1.593750s system = 69.734375s CPU (360.5%)

RUN-1004 : used memory is 973 MB, reserved memory is 1158 MB, peak memory is 1254 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.275640s wall, 1.296875s user + 0.171875s system = 1.468750s CPU (115.1%)

RUN-1004 : used memory is 922 MB, reserved memory is 1148 MB, peak memory is 1254 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/795 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 498 instances.
SYN-1015 : Optimize round 1, 1471 better
SYN-1014 : Optimize round 2
SYN-1032 : 8723/303 useful/useless nets, 4849/134 useful/useless insts
SYN-1019 : Optimized 1612 mux instances.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 2, 1822 better
SYN-1014 : Optimize round 3
SYN-1032 : 5508/1630 useful/useless nets, 3163/52 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 85 better
SYN-1014 : Optimize round 4
SYN-1032 : 5496/10 useful/useless nets, 3157/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 14 better
SYN-1014 : Optimize round 5
SYN-1032 : 5484/10 useful/useless nets, 3151/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 5, 14 better
SYN-1014 : Optimize round 6
SYN-1032 : 5472/10 useful/useless nets, 3145/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 6, 14 better
SYN-1014 : Optimize round 7
SYN-1032 : 5460/10 useful/useless nets, 3139/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 7, 14 better
SYN-1014 : Optimize round 8
SYN-1032 : 5448/10 useful/useless nets, 3133/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 8, 14 better
SYN-1014 : Optimize round 9
SYN-1032 : 5436/10 useful/useless nets, 3127/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 9, 14 better
SYN-1014 : Optimize round 10
SYN-1032 : 5424/10 useful/useless nets, 3121/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 10, 14 better
RUN-1003 : finish command "optimize_rtl" in  5.941827s wall, 6.031250s user + 0.734375s system = 6.765625s CPU (113.9%)

RUN-1004 : used memory is 922 MB, reserved memory is 1148 MB, peak memory is 1254 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2560
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2170
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            221
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            316

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2291   |269    |235    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.935123s wall, 1.750000s user + 0.453125s system = 2.203125s CPU (113.8%)

RUN-1004 : used memory is 922 MB, reserved memory is 1148 MB, peak memory is 1254 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5472/14 useful/useless nets, 3138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5472/0 useful/useless nets, 3138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5548/12 useful/useless nets, 3232/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5545/0 useful/useless nets, 3229/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 222 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10625/97 useful/useless nets, 8309/97 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 3000 (2.98), #lev = 18 (6.96)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2728 instances into 3054 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10945/0 useful/useless nets, 8629/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 104 carry chain into lslice
SYN-4007 : Packing 2819 adder to BLE ...
SYN-4008 : Packed 2819 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3082 LUT to BLE ...
SYN-4008 : Packed 3082 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2831 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3082/5204 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7262   out of  19600   37.05%
#reg                  253   out of  19600    1.29%
#le                  7262
  #lut only          7009   out of   7262   96.52%
  #reg only             0   out of   7262    0.00%
  #lut&reg            253   out of   7262    3.48%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7262  |7262  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.659114s wall, 13.328125s user + 2.500000s system = 15.828125s CPU (125.0%)

RUN-1004 : used memory is 930 MB, reserved memory is 1155 MB, peak memory is 1254 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.739138s wall, 3.328125s user + 0.859375s system = 4.187500s CPU (112.0%)

RUN-1004 : used memory is 931 MB, reserved memory is 1156 MB, peak memory is 1254 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3662 instances
RUN-1001 : 1816 mslices, 1816 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7550 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3660 instances, 3632 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23950, tnet num: 7548, tinst num: 3660, tnode num: 24580, tedge num: 42046.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.458545s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (112.5%)

RUN-1004 : used memory is 931 MB, reserved memory is 1156 MB, peak memory is 1254 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.020316s wall, 2.078125s user + 0.234375s system = 2.312500s CPU (114.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.29927e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1093): len = 1.56087e+06, overlap = 10.5
PHY-3002 : Step(1094): len = 1.15221e+06, overlap = 37.5
PHY-3002 : Step(1095): len = 946999, overlap = 78.5
PHY-3002 : Step(1096): len = 821048, overlap = 104.5
PHY-3002 : Step(1097): len = 705390, overlap = 138
PHY-3002 : Step(1098): len = 603485, overlap = 159.5
PHY-3002 : Step(1099): len = 524068, overlap = 172
PHY-3002 : Step(1100): len = 470234, overlap = 179.25
PHY-3002 : Step(1101): len = 421938, overlap = 186.25
PHY-3002 : Step(1102): len = 370208, overlap = 197
PHY-3002 : Step(1103): len = 332549, overlap = 204.5
PHY-3002 : Step(1104): len = 303458, overlap = 204.75
PHY-3002 : Step(1105): len = 267627, overlap = 211.75
PHY-3002 : Step(1106): len = 251267, overlap = 211.75
PHY-3002 : Step(1107): len = 227165, overlap = 219
PHY-3002 : Step(1108): len = 211578, overlap = 223
PHY-3002 : Step(1109): len = 200117, overlap = 227
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81741e-06
PHY-3002 : Step(1110): len = 196288, overlap = 226.5
PHY-3002 : Step(1111): len = 189086, overlap = 212.75
PHY-3002 : Step(1112): len = 181656, overlap = 196.75
PHY-3002 : Step(1113): len = 175041, overlap = 193.75
PHY-3002 : Step(1114): len = 169881, overlap = 194.5
PHY-3002 : Step(1115): len = 168252, overlap = 186
PHY-3002 : Step(1116): len = 165452, overlap = 184.5
PHY-3002 : Step(1117): len = 161865, overlap = 178
PHY-3002 : Step(1118): len = 161294, overlap = 174.5
PHY-3002 : Step(1119): len = 158808, overlap = 172.5
PHY-3002 : Step(1120): len = 157186, overlap = 167.5
PHY-3002 : Step(1121): len = 155377, overlap = 163.5
PHY-3002 : Step(1122): len = 153402, overlap = 161.25
PHY-3002 : Step(1123): len = 153363, overlap = 160
PHY-3002 : Step(1124): len = 151848, overlap = 159.75
PHY-3002 : Step(1125): len = 150436, overlap = 160.25
PHY-3002 : Step(1126): len = 150287, overlap = 158.5
PHY-3002 : Step(1127): len = 149070, overlap = 158
PHY-3002 : Step(1128): len = 148426, overlap = 157
PHY-3002 : Step(1129): len = 147725, overlap = 158.75
PHY-3002 : Step(1130): len = 147708, overlap = 155
PHY-3002 : Step(1131): len = 146445, overlap = 149.5
PHY-3002 : Step(1132): len = 142304, overlap = 153.5
PHY-3002 : Step(1133): len = 140452, overlap = 155.5
PHY-3002 : Step(1134): len = 141584, overlap = 141
PHY-3002 : Step(1135): len = 140704, overlap = 137.75
PHY-3002 : Step(1136): len = 139731, overlap = 131.75
PHY-3002 : Step(1137): len = 139767, overlap = 129
PHY-3002 : Step(1138): len = 140469, overlap = 124.5
PHY-3002 : Step(1139): len = 139352, overlap = 124.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.63482e-06
PHY-3002 : Step(1140): len = 138778, overlap = 125
PHY-3002 : Step(1141): len = 138778, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027838s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (280.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 247448, over cnt = 1124(3%), over = 2663, worst = 14
PHY-1002 : len = 274048, over cnt = 946(2%), over = 1719, worst = 8
PHY-1002 : len = 352608, over cnt = 312(0%), over = 484, worst = 6
PHY-1002 : len = 381880, over cnt = 49(0%), over = 53, worst = 2
PHY-1002 : len = 381920, over cnt = 33(0%), over = 33, worst = 1
PHY-1002 : len = 381904, over cnt = 31(0%), over = 31, worst = 1
PHY-1002 : len = 381904, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End global iterations;  3.050992s wall, 3.250000s user + 0.390625s system = 3.640625s CPU (119.3%)

PHY-3001 : End congestion estimation;  3.455676s wall, 3.656250s user + 0.453125s system = 4.109375s CPU (118.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.786917s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (117.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.28778e-07
PHY-3002 : Step(1142): len = 141769, overlap = 162
PHY-3002 : Step(1143): len = 141518, overlap = 160.25
PHY-3002 : Step(1144): len = 141402, overlap = 159
PHY-3002 : Step(1145): len = 141387, overlap = 158.75
PHY-3002 : Step(1146): len = 139263, overlap = 160.25
PHY-3002 : Step(1147): len = 138855, overlap = 159.5
PHY-3002 : Step(1148): len = 136988, overlap = 158.5
PHY-3002 : Step(1149): len = 136488, overlap = 156.75
PHY-3002 : Step(1150): len = 135300, overlap = 155
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65756e-06
PHY-3002 : Step(1151): len = 134846, overlap = 155
PHY-3002 : Step(1152): len = 134855, overlap = 155
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.31511e-06
PHY-3002 : Step(1153): len = 135255, overlap = 153
PHY-3002 : Step(1154): len = 135445, overlap = 152.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 230352, over cnt = 1020(2%), over = 2350, worst = 11
PHY-1002 : len = 256160, over cnt = 780(2%), over = 1448, worst = 9
PHY-1002 : len = 303280, over cnt = 312(0%), over = 628, worst = 9
PHY-1002 : len = 341216, over cnt = 42(0%), over = 63, worst = 3
PHY-1002 : len = 341744, over cnt = 27(0%), over = 40, worst = 3
PHY-1002 : len = 342096, over cnt = 28(0%), over = 40, worst = 2
PHY-1002 : len = 341936, over cnt = 28(0%), over = 40, worst = 2
PHY-1002 : len = 341744, over cnt = 28(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  3.586880s wall, 3.687500s user + 0.390625s system = 4.078125s CPU (113.7%)

PHY-3001 : End congestion estimation;  4.073405s wall, 4.171875s user + 0.500000s system = 4.671875s CPU (114.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.764403s wall, 0.781250s user + 0.093750s system = 0.875000s CPU (114.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06378e-05
PHY-3002 : Step(1155): len = 135358, overlap = 220
PHY-3002 : Step(1156): len = 138503, overlap = 204
PHY-3002 : Step(1157): len = 141134, overlap = 191
PHY-3002 : Step(1158): len = 142840, overlap = 186
PHY-3002 : Step(1159): len = 143982, overlap = 187
PHY-3002 : Step(1160): len = 145431, overlap = 186.25
PHY-3002 : Step(1161): len = 145661, overlap = 184.25
PHY-3002 : Step(1162): len = 146343, overlap = 184.5
PHY-3002 : Step(1163): len = 146078, overlap = 177.5
PHY-3002 : Step(1164): len = 146420, overlap = 176.25
PHY-3002 : Step(1165): len = 146876, overlap = 172.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12756e-05
PHY-3002 : Step(1166): len = 148361, overlap = 166.5
PHY-3002 : Step(1167): len = 149799, overlap = 163.5
PHY-3002 : Step(1168): len = 152912, overlap = 151
PHY-3002 : Step(1169): len = 157509, overlap = 141
PHY-3002 : Step(1170): len = 161950, overlap = 139
PHY-3002 : Step(1171): len = 161315, overlap = 144.5
PHY-3002 : Step(1172): len = 161172, overlap = 146.25
PHY-3002 : Step(1173): len = 160383, overlap = 151.5
PHY-3002 : Step(1174): len = 160041, overlap = 151.75
PHY-3002 : Step(1175): len = 160439, overlap = 147.75
PHY-3002 : Step(1176): len = 161148, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.25513e-05
PHY-3002 : Step(1177): len = 166523, overlap = 134
PHY-3002 : Step(1178): len = 171218, overlap = 122
PHY-3002 : Step(1179): len = 178565, overlap = 112.25
PHY-3002 : Step(1180): len = 183356, overlap = 111.5
PHY-3002 : Step(1181): len = 183788, overlap = 116
PHY-3002 : Step(1182): len = 184493, overlap = 119.75
PHY-3002 : Step(1183): len = 183866, overlap = 119.25
PHY-3002 : Step(1184): len = 184732, overlap = 113.5
PHY-3002 : Step(1185): len = 185522, overlap = 109.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.51025e-05
PHY-3002 : Step(1186): len = 193773, overlap = 99.75
PHY-3002 : Step(1187): len = 201524, overlap = 92
PHY-3002 : Step(1188): len = 208202, overlap = 88.75
PHY-3002 : Step(1189): len = 211318, overlap = 88
PHY-3002 : Step(1190): len = 215790, overlap = 85.75
PHY-3002 : Step(1191): len = 218519, overlap = 83.25
PHY-3002 : Step(1192): len = 221066, overlap = 76.75
PHY-3002 : Step(1193): len = 220789, overlap = 77.5
PHY-3002 : Step(1194): len = 220214, overlap = 80
PHY-3002 : Step(1195): len = 220298, overlap = 82.75
PHY-3002 : Step(1196): len = 223143, overlap = 79.5
PHY-3002 : Step(1197): len = 226950, overlap = 79
PHY-3002 : Step(1198): len = 229338, overlap = 77.25
PHY-3002 : Step(1199): len = 231641, overlap = 74.25
PHY-3002 : Step(1200): len = 234491, overlap = 76.25
PHY-3002 : Step(1201): len = 235180, overlap = 79.5
PHY-3002 : Step(1202): len = 235488, overlap = 81.75
PHY-3002 : Step(1203): len = 234774, overlap = 79.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000170205
PHY-3002 : Step(1204): len = 247256, overlap = 67.25
PHY-3002 : Step(1205): len = 253508, overlap = 64.75
PHY-3002 : Step(1206): len = 258895, overlap = 64.5
PHY-3002 : Step(1207): len = 262243, overlap = 63.75
PHY-3002 : Step(1208): len = 264492, overlap = 63.75
PHY-3002 : Step(1209): len = 265271, overlap = 68.5
PHY-3002 : Step(1210): len = 267321, overlap = 67.25
PHY-3002 : Step(1211): len = 267985, overlap = 63.25
PHY-3002 : Step(1212): len = 267442, overlap = 58
PHY-3002 : Step(1213): len = 267617, overlap = 58.75
PHY-3002 : Step(1214): len = 268878, overlap = 59
PHY-3002 : Step(1215): len = 269429, overlap = 57.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000331225
PHY-3002 : Step(1216): len = 282588, overlap = 47.75
PHY-3002 : Step(1217): len = 287077, overlap = 45.25
PHY-3002 : Step(1218): len = 292159, overlap = 38.75
PHY-3002 : Step(1219): len = 296625, overlap = 40.25
PHY-3002 : Step(1220): len = 299134, overlap = 41.25
PHY-3002 : Step(1221): len = 300262, overlap = 39.5
PHY-3002 : Step(1222): len = 300917, overlap = 41.25
PHY-3002 : Step(1223): len = 301669, overlap = 42
PHY-3002 : Step(1224): len = 303012, overlap = 41.25
PHY-3002 : Step(1225): len = 302990, overlap = 39
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00066245
PHY-3002 : Step(1226): len = 315145, overlap = 32.25
PHY-3002 : Step(1227): len = 317889, overlap = 32.5
PHY-3002 : Step(1228): len = 321497, overlap = 30.5
PHY-3002 : Step(1229): len = 324935, overlap = 29.75
PHY-3002 : Step(1230): len = 325291, overlap = 30.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0013249
PHY-3002 : Step(1231): len = 333249, overlap = 32
PHY-3002 : Step(1232): len = 336653, overlap = 31.75
PHY-3002 : Step(1233): len = 343167, overlap = 31.25
PHY-3002 : Step(1234): len = 349264, overlap = 30.5
PHY-3002 : Step(1235): len = 349195, overlap = 27.5
PHY-3002 : Step(1236): len = 348294, overlap = 29.5
PHY-3002 : Step(1237): len = 349023, overlap = 29
PHY-3002 : Step(1238): len = 350186, overlap = 28.25
PHY-3002 : Step(1239): len = 351898, overlap = 29.25
PHY-3002 : Step(1240): len = 353145, overlap = 28.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0026498
PHY-3002 : Step(1241): len = 359118, overlap = 27.75
PHY-3002 : Step(1242): len = 360555, overlap = 27
PHY-3002 : Step(1243): len = 363282, overlap = 25
PHY-3002 : Step(1244): len = 365064, overlap = 25.5
PHY-3002 : Step(1245): len = 366453, overlap = 24.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0051994
PHY-3002 : Step(1246): len = 369310, overlap = 23.75
PHY-3002 : Step(1247): len = 370709, overlap = 23
PHY-3002 : Step(1248): len = 371972, overlap = 23.5
PHY-3002 : Step(1249): len = 373393, overlap = 22.5
PHY-3002 : Step(1250): len = 374499, overlap = 22.25
PHY-3002 : Step(1251): len = 375547, overlap = 22.5
PHY-3002 : Step(1252): len = 376703, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.186491s wall, 4.078125s user + 3.187500s system = 7.265625s CPU (173.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 567064, over cnt = 104(0%), over = 126, worst = 2
PHY-1002 : len = 567480, over cnt = 66(0%), over = 78, worst = 2
PHY-1002 : len = 567408, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 567320, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 567216, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 567200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.334696s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (158.7%)

PHY-3001 : End congestion estimation;  0.670147s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (137.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.855016s wall, 0.843750s user + 0.078125s system = 0.921875s CPU (107.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000662375
PHY-3002 : Step(1253): len = 361989, overlap = 8.5
PHY-3002 : Step(1254): len = 359419, overlap = 8.75
PHY-3002 : Step(1255): len = 355658, overlap = 10.5
PHY-3002 : Step(1256): len = 353395, overlap = 14.5
PHY-3002 : Step(1257): len = 352952, overlap = 15
PHY-3002 : Step(1258): len = 352508, overlap = 15.75
PHY-3002 : Step(1259): len = 352395, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.117111s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (120.1%)

PHY-3001 : Legalized: Len = 356448, Over = 0
PHY-3001 : Final: Len = 356448, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.315544s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (168.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3636 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3660 instances, 3632 slices, 222 macros(2090 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23950, tnet num: 7548, tinst num: 3660, tnode num: 24580, tedge num: 42046.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.546342s wall, 1.546875s user + 0.156250s system = 1.703125s CPU (110.1%)

RUN-1004 : used memory is 958 MB, reserved memory is 1185 MB, peak memory is 1254 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.063892s wall, 2.093750s user + 0.234375s system = 2.328125s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 356448
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%, beta_incr = 0.777633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1260): len = 356448, overlap = 0
PHY-3002 : Step(1261): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.321783s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (174.8%)

PHY-3001 : End congestion estimation;  0.655760s wall, 0.843750s user + 0.078125s system = 0.921875s CPU (140.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.855660s wall, 0.859375s user + 0.078125s system = 0.937500s CPU (109.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1262): len = 356448, overlap = 0
PHY-3002 : Step(1263): len = 356448, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.403570s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (143.3%)

PHY-3001 : End congestion estimation;  0.745249s wall, 0.796875s user + 0.125000s system = 0.921875s CPU (123.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.849587s wall, 0.906250s user + 0.125000s system = 1.031250s CPU (121.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1264): len = 356448, overlap = 0
PHY-3002 : Step(1265): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016011s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.777633
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.323406s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (164.3%)

PHY-3001 : End congestion estimation;  0.658021s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (140.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.866135s wall, 0.875000s user + 0.109375s system = 0.984375s CPU (113.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1266): len = 356448, overlap = 0
PHY-3002 : Step(1267): len = 356448, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017182s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (272.8%)

PHY-3001 : Legalized: Len = 356448, Over = 0
PHY-3001 : Final: Len = 356448, Over = 0
RUN-1003 : finish command "place -eco" in  7.631824s wall, 8.531250s user + 1.125000s system = 9.656250s CPU (126.5%)

RUN-1004 : used memory is 985 MB, reserved memory is 1213 MB, peak memory is 1254 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  50.643876s wall, 81.109375s user + 16.437500s system = 97.546875s CPU (192.6%)

RUN-1004 : used memory is 984 MB, reserved memory is 1212 MB, peak memory is 1254 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4104 to 3144
PHY-1001 : Pin misalignment score is improved from 3144 to 3096
PHY-1001 : Pin misalignment score is improved from 3096 to 3096
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3662 instances
RUN-1001 : 1816 mslices, 1816 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7550 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 522696, over cnt = 121(0%), over = 159, worst = 3
PHY-1002 : len = 523416, over cnt = 72(0%), over = 90, worst = 3
PHY-1002 : len = 523688, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 523720, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 523536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 523536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.312903s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (169.8%)

PHY-1001 : End global routing;  0.884441s wall, 1.015625s user + 0.140625s system = 1.156250s CPU (130.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038271s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 781200, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 30.209723s wall, 48.609375s user + 4.390625s system = 53.000000s CPU (175.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 781072, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.103105s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (136.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 780896, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 780896
PHY-1001 : End DR Iter 2; 0.115666s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  36.500999s wall, 54.500000s user + 5.531250s system = 60.031250s CPU (164.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  67.595148s wall, 86.062500s user + 9.890625s system = 95.953125s CPU (142.0%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1234 MB, peak memory is 1262 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7262   out of  19600   37.05%
#reg                  253   out of  19600    1.29%
#le                  7262
  #lut only          7009   out of   7262   96.52%
  #reg only             0   out of   7262    0.00%
  #lut&reg            253   out of   7262    3.48%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.893143s wall, 3.468750s user + 0.890625s system = 4.359375s CPU (112.0%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1234 MB, peak memory is 1262 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3662
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7550, pip num: 55472
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2942 valid insts, and 196097 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.550792s wall, 66.828125s user + 2.781250s system = 69.609375s CPU (356.0%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1237 MB, peak memory is 1262 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.596778s wall, 3.515625s user + 0.421875s system = 3.937500s CPU (109.5%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1298 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.382727s wall, 0.828125s user + 1.671875s system = 2.500000s CPU (33.9%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1328 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.808142s wall, 4.625000s user + 2.343750s system = 6.968750s CPU (59.0%)

RUN-1004 : used memory is 1047 MB, reserved memory is 1286 MB, peak memory is 1262 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit" in  3.476513s wall, 3.421875s user + 0.421875s system = 3.843750s CPU (110.6%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1321 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.376935s wall, 0.734375s user + 1.578125s system = 2.312500s CPU (31.3%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1329 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit ..\..\..\..\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.706440s wall, 4.453125s user + 2.250000s system = 6.703125s CPU (57.3%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1287 MB, peak memory is 1262 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.364892s wall, 3.328125s user + 0.328125s system = 3.656250s CPU (108.7%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1321 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.026309s wall, 0.593750s user + 1.281250s system = 1.875000s CPU (26.7%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1329 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.187578s wall, 4.187500s user + 1.765625s system = 5.953125s CPU (53.2%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1287 MB, peak memory is 1262 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.369103s wall, 3.328125s user + 0.390625s system = 3.718750s CPU (110.4%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1322 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.305262s wall, 0.968750s user + 1.500000s system = 2.468750s CPU (33.8%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1330 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.485760s wall, 4.593750s user + 2.046875s system = 6.640625s CPU (57.8%)

RUN-1004 : used memory is 994 MB, reserved memory is 1288 MB, peak memory is 1262 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.444450s wall, 3.406250s user + 0.359375s system = 3.765625s CPU (109.3%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1322 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.015263s wall, 0.562500s user + 1.312500s system = 1.875000s CPU (26.7%)

RUN-1004 : used memory is 1023 MB, reserved memory is 1330 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.268429s wall, 4.281250s user + 1.859375s system = 6.140625s CPU (54.5%)

RUN-1004 : used memory is 981 MB, reserved memory is 1288 MB, peak memory is 1262 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  5.014507s wall, 3.921875s user + 0.953125s system = 4.875000s CPU (97.2%)

RUN-1004 : used memory is 188 MB, reserved memory is 1320 MB, peak memory is 1262 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.271416s wall, 0.593750s user + 1.281250s system = 1.875000s CPU (25.8%)

RUN-1004 : used memory is 217 MB, reserved memory is 1329 MB, peak memory is 1262 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.210276s wall, 4.781250s user + 2.437500s system = 7.218750s CPU (54.6%)

RUN-1004 : used memory is 175 MB, reserved memory is 1287 MB, peak memory is 1262 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  3.642182s wall, 5.203125s user + 0.125000s system = 5.328125s CPU (146.3%)

RUN-1004 : used memory is 591 MB, reserved memory is 1265 MB, peak memory is 1262 MB
