Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 16 18:24:25 2016
| Host         : eecs-digital-03 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 690 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.974        0.000                      0                 1541        0.081        0.000                      0                 1541     -990.741     -990.741                       1                   697  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.974        0.000                      0                 1541        0.154        0.000                      0                 1541     -990.741     -990.741                       1                   693  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.975        0.000                      0                 1541        0.154        0.000                      0                 1541     -990.741     -990.741                       1                   693  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.974        0.000                      0                 1541        0.081        0.000                      0                 1541  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.974        0.000                      0                 1541        0.081        0.000                      0                 1541  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.373     8.379    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.131ns (43.871%)  route 4.006ns (56.129%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.228    -0.389    myss/clock
    SLICE_X11Y118        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.313    -0.076 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.943     0.867    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.215     1.082 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.949     2.031    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.100     2.131 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.443    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.234     2.677 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.225     2.902    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.444     3.346 r  myCurve/pixelOn_reg_i_82/O[1]
                         net (fo=3, routed)           0.642     3.988    myCurve/dataScreenLocation[2]
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     4.616 r  myCurve/pixelOn_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.616    myCurve/pixelOn_reg_i_46_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.705 r  myCurve/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_30_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.529     5.464    myCurve/pixelOn_reg_i_10_n_6
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.225     5.689 r  myCurve/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     5.689    myCurve/pixelOn_i_14_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.119 r  myCurve/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.406     6.525    myCurve/pixelOn1
    SLICE_X10Y128        LUT2 (Prop_lut2_I1_O)        0.223     6.748 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.748    myCurve/pixelOn0
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.125     8.480    myCurve/clock
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.069     8.822    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.056ns (49.840%)  route 3.076ns (50.160%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.290    -0.327    myed/clock
    SLICE_X6Y116         FDRE                                         r  myed/intermediates_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.361     0.034 r  myed/intermediates_reg[5][4]/Q
                         net (fo=2, routed)           0.700     0.733    myed/intermediates_reg_n_0_[5][4]
    SLICE_X3Y115         LUT3 (Prop_lut3_I0_O)        0.203     0.936 r  myed/smoothedSample[6]_i_34/O
                         net (fo=2, routed)           0.305     1.241    myed/smoothedSample[6]_i_34_n_0
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.239     1.480 r  myed/smoothedSample[6]_i_38/O
                         net (fo=1, routed)           0.000     1.480    myed/smoothedSample[6]_i_38_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.912 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.561     2.473    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.247     2.720 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.413     3.134    myed/smoothedSample[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.240     3.374 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.374    myed/smoothedSample[4]_i_7_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.673 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.673    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.832 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.513     4.344    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.852 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.009 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.584     5.593    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.211     5.804 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.804    myed/smoothedSample[6]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 3.026ns (50.688%)  route 2.944ns (49.312%))
  Logic Levels:           9  (CARRY4=4 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.232    -0.385    myed/clock
    SLICE_X8Y114         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.393     0.008 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.788     0.796    myed/intermediates_reg_n_0_[5][2]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.103     0.899 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.285     1.184    myed/smoothedSample[4]_i_12_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.240     1.424 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.424    myed/smoothedSample[4]_i_15_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.723 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.723    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.882 r  myed/smoothedSample_reg[6]_i_23/O[0]
                         net (fo=2, routed)           0.599     2.482    myed/smoothedSample_reg[6]_i_23_n_7
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.228     2.710 r  myed/smoothedSample[4]_i_5/O
                         net (fo=2, routed)           0.305     3.014    myed/smoothedSample[4]_i_5_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.239     3.253 r  myed/smoothedSample[4]_i_9/O
                         net (fo=1, routed)           0.000     3.253    myed/smoothedSample[4]_i_9_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.685 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.496     4.182    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.893 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.470     5.363    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.222     5.585 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.585    myed/smoothedSample[5]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.366     8.852    
                         clock uncertainty           -0.073     8.779    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.032     8.811    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.011ns (51.745%)  route 2.808ns (48.255%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.295    -0.322    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.313    -0.009 r  myed/intermediates_reg[5][0]/Q
                         net (fo=2, routed)           0.392     0.383    myed/intermediates_reg_n_0_[5][0]
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.219     0.602 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     0.907    myed/smoothedSample[4]_i_14_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.239     1.146 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.146    myed/smoothedSample[4]_i_17_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.578 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.608     2.186    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.232     2.418 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.413     2.831    myed/smoothedSample[0]_i_3_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.240     3.071 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.071    myed/smoothedSample[0]_i_6_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.370 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.529 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.480     4.009    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.517 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.517    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.674 r  myed/smoothedSample_reg[5]_i_2/O[0]
                         net (fo=1, routed)           0.610     5.284    myed/smoothedSample_reg[5]_i_2_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.213     5.497 r  myed/smoothedSample[2]_i_1/O
                         net (fo=1, routed)           0.000     5.497    myed/smoothedSample[2]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[2]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  3.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Buffer2/trigger_address1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram1_addrb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.568    -0.596    Buffer2/clock
    SLICE_X9Y107         FDRE                                         r  Buffer2/trigger_address1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Buffer2/trigger_address1_reg[11]/Q
                         net (fo=1, routed)           0.051    -0.404    Buffer2/trigger_address1_reg_n_0_[11]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  Buffer2/ram1_addrb[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    Buffer2/ram1_addrb[11]_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.295 r  Buffer2/ram1_addrb_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    Buffer2/ram1_addrb[11]
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.839    -0.834    Buffer2/clock
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.449    Buffer2/ram1_addrb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.899%)  route 0.126ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[4][1]/Q
                         net (fo=2, routed)           0.126    -0.305    myed/previousSamples_reg_n_0_[4][1]
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.866    -0.807    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.072    -0.460    myed/intermediates_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.748%)  route 0.112ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y114         FDRE                                         r  myed/previousSamples_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][5]/Q
                         net (fo=2, routed)           0.112    -0.318    myed/previousSamples_reg_n_0_[2][5]
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.078    -0.478    myed/intermediates_reg[4][6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myed/estimatedSlope_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.504%)  route 0.123ns (46.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.565    -0.599    myed/clock
    SLICE_X11Y113        FDRE                                         r  myed/estimatedSlope_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  myed/estimatedSlope_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.336    Buffer2/dataIn[11]
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.835    -0.838    Buffer2/clock
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.066    -0.497    Buffer2/ram0_din_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.108    -0.322    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.863    -0.809    myed/clock
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.070    -0.485    myed/previousSamples_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.477%)  route 0.118ns (38.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.118    -0.346    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.298 r  Buffer/dataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    Buffer/dataOut[1]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.461    Buffer/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line71/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line71/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.977%)  route 0.114ns (38.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.599    -0.565    nolabel_line71/clock
    SLICE_X0Y100         FDRE                                         r  nolabel_line71/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line71/new_reg/Q
                         net (fo=2, routed)           0.114    -0.310    nolabel_line71/new
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 r  nolabel_line71/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.265    nolabel_line71/clean_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.872    -0.801    nolabel_line71/clock
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.429    nolabel_line71/clean_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.110    -0.321    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.071    -0.485    myed/intermediates_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/trigger_address0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.497%)  route 0.062ns (27.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.585    -0.579    Buffer/clock
    SLICE_X6Y126         FDRE                                         r  Buffer/pointer0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Buffer/pointer0_reg[5]/Q
                         net (fo=3, routed)           0.062    -0.353    Buffer/pointer0_reg[5]
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.852    -0.820    Buffer/clock
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.047    -0.519    Buffer/trigger_address0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.687%)  route 0.122ns (39.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.122    -0.342    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.294 r  Buffer/dataOut[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Buffer/dataOut[9]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.461    Buffer/dataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y52     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y52     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y40     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y40     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y22     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y22     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.373     8.380    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.439    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.439    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.439    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.439    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.439    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.131ns (43.871%)  route 4.006ns (56.129%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.228    -0.389    myss/clock
    SLICE_X11Y118        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.313    -0.076 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.943     0.867    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.215     1.082 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.949     2.031    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.100     2.131 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.443    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.234     2.677 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.225     2.902    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.444     3.346 r  myCurve/pixelOn_reg_i_82/O[1]
                         net (fo=3, routed)           0.642     3.988    myCurve/dataScreenLocation[2]
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     4.616 r  myCurve/pixelOn_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.616    myCurve/pixelOn_reg_i_46_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.705 r  myCurve/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_30_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.529     5.464    myCurve/pixelOn_reg_i_10_n_6
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.225     5.689 r  myCurve/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     5.689    myCurve/pixelOn_i_14_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.119 r  myCurve/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.406     6.525    myCurve/pixelOn1
    SLICE_X10Y128        LUT2 (Prop_lut2_I1_O)        0.223     6.748 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.748    myCurve/pixelOn0
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.125     8.480    myCurve/clock
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.072     8.754    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.069     8.823    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.056ns (49.840%)  route 3.076ns (50.160%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.290    -0.327    myed/clock
    SLICE_X6Y116         FDRE                                         r  myed/intermediates_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.361     0.034 r  myed/intermediates_reg[5][4]/Q
                         net (fo=2, routed)           0.700     0.733    myed/intermediates_reg_n_0_[5][4]
    SLICE_X3Y115         LUT3 (Prop_lut3_I0_O)        0.203     0.936 r  myed/smoothedSample[6]_i_34/O
                         net (fo=2, routed)           0.305     1.241    myed/smoothedSample[6]_i_34_n_0
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.239     1.480 r  myed/smoothedSample[6]_i_38/O
                         net (fo=1, routed)           0.000     1.480    myed/smoothedSample[6]_i_38_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.912 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.561     2.473    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.247     2.720 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.413     3.134    myed/smoothedSample[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.240     3.374 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.374    myed/smoothedSample[4]_i_7_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.673 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.673    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.832 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.513     4.344    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.852 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.009 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.584     5.593    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.211     5.804 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.804    myed/smoothedSample[6]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.072     8.760    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.824    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 3.026ns (50.688%)  route 2.944ns (49.312%))
  Logic Levels:           9  (CARRY4=4 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.232    -0.385    myed/clock
    SLICE_X8Y114         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.393     0.008 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.788     0.796    myed/intermediates_reg_n_0_[5][2]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.103     0.899 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.285     1.184    myed/smoothedSample[4]_i_12_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.240     1.424 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.424    myed/smoothedSample[4]_i_15_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.723 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.723    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.882 r  myed/smoothedSample_reg[6]_i_23/O[0]
                         net (fo=2, routed)           0.599     2.482    myed/smoothedSample_reg[6]_i_23_n_7
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.228     2.710 r  myed/smoothedSample[4]_i_5/O
                         net (fo=2, routed)           0.305     3.014    myed/smoothedSample[4]_i_5_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.239     3.253 r  myed/smoothedSample[4]_i_9/O
                         net (fo=1, routed)           0.000     3.253    myed/smoothedSample[4]_i_9_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.685 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.496     4.182    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.893 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.470     5.363    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.222     5.585 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.585    myed/smoothedSample[5]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.366     8.852    
                         clock uncertainty           -0.072     8.780    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.032     8.812    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.011ns (51.745%)  route 2.808ns (48.255%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.295    -0.322    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.313    -0.009 r  myed/intermediates_reg[5][0]/Q
                         net (fo=2, routed)           0.392     0.383    myed/intermediates_reg_n_0_[5][0]
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.219     0.602 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     0.907    myed/smoothedSample[4]_i_14_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.239     1.146 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.146    myed/smoothedSample[4]_i_17_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.578 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.608     2.186    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.232     2.418 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.413     2.831    myed/smoothedSample[0]_i_3_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.240     3.071 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.071    myed/smoothedSample[0]_i_6_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.370 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.529 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.480     4.009    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.517 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.517    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.674 r  myed/smoothedSample_reg[5]_i_2/O[0]
                         net (fo=1, routed)           0.610     5.284    myed/smoothedSample_reg[5]_i_2_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.213     5.497 r  myed/smoothedSample[2]_i_1/O
                         net (fo=1, routed)           0.000     5.497    myed/smoothedSample[2]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.072     8.760    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.824    myed/smoothedSample_reg[2]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  3.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Buffer2/trigger_address1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram1_addrb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.568    -0.596    Buffer2/clock
    SLICE_X9Y107         FDRE                                         r  Buffer2/trigger_address1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Buffer2/trigger_address1_reg[11]/Q
                         net (fo=1, routed)           0.051    -0.404    Buffer2/trigger_address1_reg_n_0_[11]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  Buffer2/ram1_addrb[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    Buffer2/ram1_addrb[11]_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.295 r  Buffer2/ram1_addrb_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    Buffer2/ram1_addrb[11]
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.839    -0.834    Buffer2/clock
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.449    Buffer2/ram1_addrb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.899%)  route 0.126ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[4][1]/Q
                         net (fo=2, routed)           0.126    -0.305    myed/previousSamples_reg_n_0_[4][1]
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.866    -0.807    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.072    -0.460    myed/intermediates_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.748%)  route 0.112ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y114         FDRE                                         r  myed/previousSamples_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][5]/Q
                         net (fo=2, routed)           0.112    -0.318    myed/previousSamples_reg_n_0_[2][5]
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.078    -0.478    myed/intermediates_reg[4][6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myed/estimatedSlope_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.504%)  route 0.123ns (46.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.565    -0.599    myed/clock
    SLICE_X11Y113        FDRE                                         r  myed/estimatedSlope_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  myed/estimatedSlope_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.336    Buffer2/dataIn[11]
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.835    -0.838    Buffer2/clock
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.066    -0.497    Buffer2/ram0_din_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.108    -0.322    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.863    -0.809    myed/clock
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.070    -0.485    myed/previousSamples_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.477%)  route 0.118ns (38.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.118    -0.346    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.298 r  Buffer/dataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    Buffer/dataOut[1]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.461    Buffer/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line71/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line71/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.977%)  route 0.114ns (38.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.599    -0.565    nolabel_line71/clock
    SLICE_X0Y100         FDRE                                         r  nolabel_line71/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line71/new_reg/Q
                         net (fo=2, routed)           0.114    -0.310    nolabel_line71/new
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 r  nolabel_line71/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.265    nolabel_line71/clean_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.872    -0.801    nolabel_line71/clock
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.429    nolabel_line71/clean_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.110    -0.321    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.071    -0.485    myed/intermediates_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/trigger_address0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.497%)  route 0.062ns (27.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.585    -0.579    Buffer/clock
    SLICE_X6Y126         FDRE                                         r  Buffer/pointer0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Buffer/pointer0_reg[5]/Q
                         net (fo=3, routed)           0.062    -0.353    Buffer/pointer0_reg[5]
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.852    -0.820    Buffer/clock
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.047    -0.519    Buffer/trigger_address0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.687%)  route 0.122ns (39.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.122    -0.342    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.294 r  Buffer/dataOut[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Buffer/dataOut[9]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.461    Buffer/dataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y52     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y52     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y40     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y40     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y22     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y22     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.373     8.379    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.131ns (43.871%)  route 4.006ns (56.129%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.228    -0.389    myss/clock
    SLICE_X11Y118        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.313    -0.076 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.943     0.867    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.215     1.082 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.949     2.031    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.100     2.131 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.443    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.234     2.677 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.225     2.902    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.444     3.346 r  myCurve/pixelOn_reg_i_82/O[1]
                         net (fo=3, routed)           0.642     3.988    myCurve/dataScreenLocation[2]
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     4.616 r  myCurve/pixelOn_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.616    myCurve/pixelOn_reg_i_46_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.705 r  myCurve/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_30_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.529     5.464    myCurve/pixelOn_reg_i_10_n_6
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.225     5.689 r  myCurve/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     5.689    myCurve/pixelOn_i_14_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.119 r  myCurve/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.406     6.525    myCurve/pixelOn1
    SLICE_X10Y128        LUT2 (Prop_lut2_I1_O)        0.223     6.748 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.748    myCurve/pixelOn0
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.125     8.480    myCurve/clock
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.069     8.822    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.056ns (49.840%)  route 3.076ns (50.160%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.290    -0.327    myed/clock
    SLICE_X6Y116         FDRE                                         r  myed/intermediates_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.361     0.034 r  myed/intermediates_reg[5][4]/Q
                         net (fo=2, routed)           0.700     0.733    myed/intermediates_reg_n_0_[5][4]
    SLICE_X3Y115         LUT3 (Prop_lut3_I0_O)        0.203     0.936 r  myed/smoothedSample[6]_i_34/O
                         net (fo=2, routed)           0.305     1.241    myed/smoothedSample[6]_i_34_n_0
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.239     1.480 r  myed/smoothedSample[6]_i_38/O
                         net (fo=1, routed)           0.000     1.480    myed/smoothedSample[6]_i_38_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.912 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.561     2.473    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.247     2.720 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.413     3.134    myed/smoothedSample[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.240     3.374 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.374    myed/smoothedSample[4]_i_7_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.673 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.673    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.832 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.513     4.344    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.852 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.009 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.584     5.593    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.211     5.804 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.804    myed/smoothedSample[6]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 3.026ns (50.688%)  route 2.944ns (49.312%))
  Logic Levels:           9  (CARRY4=4 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.232    -0.385    myed/clock
    SLICE_X8Y114         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.393     0.008 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.788     0.796    myed/intermediates_reg_n_0_[5][2]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.103     0.899 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.285     1.184    myed/smoothedSample[4]_i_12_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.240     1.424 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.424    myed/smoothedSample[4]_i_15_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.723 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.723    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.882 r  myed/smoothedSample_reg[6]_i_23/O[0]
                         net (fo=2, routed)           0.599     2.482    myed/smoothedSample_reg[6]_i_23_n_7
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.228     2.710 r  myed/smoothedSample[4]_i_5/O
                         net (fo=2, routed)           0.305     3.014    myed/smoothedSample[4]_i_5_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.239     3.253 r  myed/smoothedSample[4]_i_9/O
                         net (fo=1, routed)           0.000     3.253    myed/smoothedSample[4]_i_9_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.685 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.496     4.182    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.893 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.470     5.363    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.222     5.585 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.585    myed/smoothedSample[5]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.366     8.852    
                         clock uncertainty           -0.073     8.779    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.032     8.811    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.011ns (51.745%)  route 2.808ns (48.255%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.295    -0.322    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.313    -0.009 r  myed/intermediates_reg[5][0]/Q
                         net (fo=2, routed)           0.392     0.383    myed/intermediates_reg_n_0_[5][0]
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.219     0.602 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     0.907    myed/smoothedSample[4]_i_14_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.239     1.146 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.146    myed/smoothedSample[4]_i_17_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.578 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.608     2.186    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.232     2.418 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.413     2.831    myed/smoothedSample[0]_i_3_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.240     3.071 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.071    myed/smoothedSample[0]_i_6_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.370 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.529 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.480     4.009    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.517 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.517    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.674 r  myed/smoothedSample_reg[5]_i_2/O[0]
                         net (fo=1, routed)           0.610     5.284    myed/smoothedSample_reg[5]_i_2_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.213     5.497 r  myed/smoothedSample[2]_i_1/O
                         net (fo=1, routed)           0.000     5.497    myed/smoothedSample[2]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[2]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  3.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Buffer2/trigger_address1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram1_addrb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.568    -0.596    Buffer2/clock
    SLICE_X9Y107         FDRE                                         r  Buffer2/trigger_address1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Buffer2/trigger_address1_reg[11]/Q
                         net (fo=1, routed)           0.051    -0.404    Buffer2/trigger_address1_reg_n_0_[11]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  Buffer2/ram1_addrb[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    Buffer2/ram1_addrb[11]_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.295 r  Buffer2/ram1_addrb_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    Buffer2/ram1_addrb[11]
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.839    -0.834    Buffer2/clock
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.073    -0.510    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.376    Buffer2/ram1_addrb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.899%)  route 0.126ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[4][1]/Q
                         net (fo=2, routed)           0.126    -0.305    myed/previousSamples_reg_n_0_[4][1]
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.866    -0.807    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.073    -0.459    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.072    -0.387    myed/intermediates_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.748%)  route 0.112ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y114         FDRE                                         r  myed/previousSamples_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][5]/Q
                         net (fo=2, routed)           0.112    -0.318    myed/previousSamples_reg_n_0_[2][5]
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/C
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.078    -0.405    myed/intermediates_reg[4][6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myed/estimatedSlope_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.504%)  route 0.123ns (46.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.565    -0.599    myed/clock
    SLICE_X11Y113        FDRE                                         r  myed/estimatedSlope_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  myed/estimatedSlope_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.336    Buffer2/dataIn[11]
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.835    -0.838    Buffer2/clock
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.066    -0.424    Buffer2/ram0_din_reg[11]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.108    -0.322    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.863    -0.809    myed/clock
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.070    -0.412    myed/previousSamples_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.477%)  route 0.118ns (38.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.118    -0.346    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.298 r  Buffer/dataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    Buffer/dataOut[1]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.388    Buffer/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line71/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line71/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.977%)  route 0.114ns (38.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.599    -0.565    nolabel_line71/clock
    SLICE_X0Y100         FDRE                                         r  nolabel_line71/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line71/new_reg/Q
                         net (fo=2, routed)           0.114    -0.310    nolabel_line71/new
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 r  nolabel_line71/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.265    nolabel_line71/clean_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.872    -0.801    nolabel_line71/clock
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.073    -0.476    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.356    nolabel_line71/clean_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.110    -0.321    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/C
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.071    -0.412    myed/intermediates_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/trigger_address0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.497%)  route 0.062ns (27.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.585    -0.579    Buffer/clock
    SLICE_X6Y126         FDRE                                         r  Buffer/pointer0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Buffer/pointer0_reg[5]/Q
                         net (fo=3, routed)           0.062    -0.353    Buffer/pointer0_reg[5]
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.852    -0.820    Buffer/clock
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.073    -0.493    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.047    -0.446    Buffer/trigger_address0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.687%)  route 0.122ns (39.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.122    -0.342    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.294 r  Buffer/dataOut[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Buffer/dataOut[9]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.388    Buffer/dataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X14Y128        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.373     8.379    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDRE (Setup_fdre_C_R)       -0.314     8.438    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.495ns (37.072%)  route 4.235ns (62.928%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.292    -0.325    myss/clock
    SLICE_X1Y115         FDRE                                         r  myss/triggerThreshold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  myss/triggerThreshold_reg[5]/Q
                         net (fo=15, routed)          1.197     1.212    LED_OBUF[7]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.097     1.309 f  mytls_i_34/O
                         net (fo=2, routed)           0.422     1.731    mytls_i_34_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.097     1.828 f  mytls_i_28/O
                         net (fo=2, routed)           0.430     2.258    mytls_i_28_n_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.113     2.371 r  mytls_i_11/O
                         net (fo=1, routed)           0.436     2.808    mytls/pixel[11]_i_79_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.629     3.437 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.437    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.529 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.529    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.752 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.690     4.442    mytls/dataScreenLocation[10]
    SLICE_X4Y122         LUT4 (Prop_lut4_I0_O)        0.216     4.658 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.658    mytls/pixel[11]_i_37_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.070 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.070    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.159 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.159    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.248 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.540     5.787    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.097     5.884 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.521     6.405    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.124     8.479    mytls/clock
    SLICE_X15Y128        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X15Y128        FDSE (Setup_fdse_C_S)       -0.314     8.438    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.131ns (43.871%)  route 4.006ns (56.129%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.228    -0.389    myss/clock
    SLICE_X11Y118        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.313    -0.076 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.943     0.867    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.215     1.082 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.949     2.031    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.100     2.131 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.443    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.234     2.677 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.225     2.902    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.444     3.346 r  myCurve/pixelOn_reg_i_82/O[1]
                         net (fo=3, routed)           0.642     3.988    myCurve/dataScreenLocation[2]
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     4.616 r  myCurve/pixelOn_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.616    myCurve/pixelOn_reg_i_46_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.705 r  myCurve/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_30_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.529     5.464    myCurve/pixelOn_reg_i_10_n_6
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.225     5.689 r  myCurve/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     5.689    myCurve/pixelOn_i_14_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.119 r  myCurve/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.406     6.525    myCurve/pixelOn1
    SLICE_X10Y128        LUT2 (Prop_lut2_I1_O)        0.223     6.748 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.748    myCurve/pixelOn0
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.125     8.480    myCurve/clock
    SLICE_X10Y128        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.069     8.822    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.056ns (49.840%)  route 3.076ns (50.160%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.290    -0.327    myed/clock
    SLICE_X6Y116         FDRE                                         r  myed/intermediates_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.361     0.034 r  myed/intermediates_reg[5][4]/Q
                         net (fo=2, routed)           0.700     0.733    myed/intermediates_reg_n_0_[5][4]
    SLICE_X3Y115         LUT3 (Prop_lut3_I0_O)        0.203     0.936 r  myed/smoothedSample[6]_i_34/O
                         net (fo=2, routed)           0.305     1.241    myed/smoothedSample[6]_i_34_n_0
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.239     1.480 r  myed/smoothedSample[6]_i_38/O
                         net (fo=1, routed)           0.000     1.480    myed/smoothedSample[6]_i_38_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.912 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.561     2.473    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.247     2.720 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.413     3.134    myed/smoothedSample[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.240     3.374 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.374    myed/smoothedSample[4]_i_7_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.673 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.673    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.832 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.513     4.344    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.852 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.009 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.584     5.593    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.211     5.804 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.804    myed/smoothedSample[6]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 3.026ns (50.688%)  route 2.944ns (49.312%))
  Logic Levels:           9  (CARRY4=4 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.232    -0.385    myed/clock
    SLICE_X8Y114         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.393     0.008 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.788     0.796    myed/intermediates_reg_n_0_[5][2]
    SLICE_X3Y114         LUT3 (Prop_lut3_I0_O)        0.103     0.899 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.285     1.184    myed/smoothedSample[4]_i_12_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.240     1.424 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.424    myed/smoothedSample[4]_i_15_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.723 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.723    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.882 r  myed/smoothedSample_reg[6]_i_23/O[0]
                         net (fo=2, routed)           0.599     2.482    myed/smoothedSample_reg[6]_i_23_n_7
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.228     2.710 r  myed/smoothedSample[4]_i_5/O
                         net (fo=2, routed)           0.305     3.014    myed/smoothedSample[4]_i_5_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.239     3.253 r  myed/smoothedSample[4]_i_9/O
                         net (fo=1, routed)           0.000     3.253    myed/smoothedSample[4]_i_9_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.685 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.496     4.182    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.893 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.470     5.363    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.222     5.585 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.585    myed/smoothedSample[5]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.366     8.852    
                         clock uncertainty           -0.073     8.779    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.032     8.811    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.011ns (51.745%)  route 2.808ns (48.255%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.486 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.295    -0.322    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.313    -0.009 r  myed/intermediates_reg[5][0]/Q
                         net (fo=2, routed)           0.392     0.383    myed/intermediates_reg_n_0_[5][0]
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.219     0.602 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     0.907    myed/smoothedSample[4]_i_14_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.239     1.146 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.146    myed/smoothedSample[4]_i_17_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.578 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.608     2.186    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.232     2.418 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.413     2.831    myed/smoothedSample[0]_i_3_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.240     3.071 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.071    myed/smoothedSample[0]_i_6_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.370 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.529 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.480     4.009    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.517 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.517    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.674 r  myed/smoothedSample_reg[5]_i_2/O[0]
                         net (fo=1, routed)           0.610     5.284    myed/smoothedSample_reg[5]_i_2_n_7
    SLICE_X9Y114         LUT3 (Prop_lut3_I1_O)        0.213     5.497 r  myed/smoothedSample[2]_i_1/O
                         net (fo=1, routed)           0.000     5.497    myed/smoothedSample[2]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         1.131     8.486    myed/clock
    SLICE_X9Y114         FDRE                                         r  myed/smoothedSample_reg[2]/C
                         clock pessimism              0.346     8.832    
                         clock uncertainty           -0.073     8.759    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.064     8.823    myed/smoothedSample_reg[2]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  3.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Buffer2/trigger_address1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram1_addrb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.568    -0.596    Buffer2/clock
    SLICE_X9Y107         FDRE                                         r  Buffer2/trigger_address1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Buffer2/trigger_address1_reg[11]/Q
                         net (fo=1, routed)           0.051    -0.404    Buffer2/trigger_address1_reg_n_0_[11]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  Buffer2/ram1_addrb[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    Buffer2/ram1_addrb[11]_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.295 r  Buffer2/ram1_addrb_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    Buffer2/ram1_addrb[11]
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.839    -0.834    Buffer2/clock
    SLICE_X8Y107         FDRE                                         r  Buffer2/ram1_addrb_reg[11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.073    -0.510    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.376    Buffer2/ram1_addrb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.899%)  route 0.126ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[4][1]/Q
                         net (fo=2, routed)           0.126    -0.305    myed/previousSamples_reg_n_0_[4][1]
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.866    -0.807    myed/clock
    SLICE_X3Y113         FDRE                                         r  myed/intermediates_reg[2][2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.073    -0.459    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.072    -0.387    myed/intermediates_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.748%)  route 0.112ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y114         FDRE                                         r  myed/previousSamples_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][5]/Q
                         net (fo=2, routed)           0.112    -0.318    myed/previousSamples_reg_n_0_[2][5]
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y114         FDRE                                         r  myed/intermediates_reg[4][6]/C
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.078    -0.405    myed/intermediates_reg[4][6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myed/estimatedSlope_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.504%)  route 0.123ns (46.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.565    -0.599    myed/clock
    SLICE_X11Y113        FDRE                                         r  myed/estimatedSlope_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  myed/estimatedSlope_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.336    Buffer2/dataIn[11]
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.835    -0.838    Buffer2/clock
    SLICE_X9Y113         FDRE                                         r  Buffer2/ram0_din_reg[11]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.066    -0.424    Buffer2/ram0_din_reg[11]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.108    -0.322    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.863    -0.809    myed/clock
    SLICE_X5Y112         FDRE                                         r  myed/previousSamples_reg[3][0]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.070    -0.412    myed/previousSamples_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.477%)  route 0.118ns (38.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.118    -0.346    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.298 r  Buffer/dataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    Buffer/dataOut[1]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[1]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.388    Buffer/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line71/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line71/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.977%)  route 0.114ns (38.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.599    -0.565    nolabel_line71/clock
    SLICE_X0Y100         FDRE                                         r  nolabel_line71/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line71/new_reg/Q
                         net (fo=2, routed)           0.114    -0.310    nolabel_line71/new
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 r  nolabel_line71/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.265    nolabel_line71/clean_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.872    -0.801    nolabel_line71/clock
    SLICE_X2Y100         FDRE                                         r  nolabel_line71/clean_reg/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.073    -0.476    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.356    nolabel_line71/clean_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.593    -0.571    myed/clock
    SLICE_X7Y113         FDRE                                         r  myed/previousSamples_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myed/previousSamples_reg[2][0]/Q
                         net (fo=2, routed)           0.110    -0.321    myed/previousSamples_reg_n_0_[2][0]
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.862    -0.810    myed/clock
    SLICE_X4Y113         FDRE                                         r  myed/intermediates_reg[4][1]/C
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.071    -0.412    myed/intermediates_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/trigger_address0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.497%)  route 0.062ns (27.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.585    -0.579    Buffer/clock
    SLICE_X6Y126         FDRE                                         r  Buffer/pointer0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Buffer/pointer0_reg[5]/Q
                         net (fo=3, routed)           0.062    -0.353    Buffer/pointer0_reg[5]
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.852    -0.820    Buffer/clock
    SLICE_X7Y126         FDRE                                         r  Buffer/trigger_address0_reg[5]/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.073    -0.493    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.047    -0.446    Buffer/trigger_address0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/dataOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.687%)  route 0.122ns (39.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.559    -0.605    mybs/clock
    SLICE_X9Y128         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mybs/activeBramSelect_reg/Q
                         net (fo=37, routed)          0.122    -0.342    Buffer/activeBramSelect
    SLICE_X8Y128         LUT3 (Prop_lut3_I0_O)        0.048    -0.294 r  Buffer/dataOut[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Buffer/dataOut[9]_i_1_n_0
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=691, routed)         0.828    -0.845    Buffer/clock
    SLICE_X8Y128         FDRE                                         r  Buffer/dataOut_reg[9]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.131    -0.388    Buffer/dataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.094    





