{"vcs1":{"timestamp_begin":1684267356.860468153, "rt":1.50, "ut":0.54, "st":0.25}}
{"vcselab":{"timestamp_begin":1684267358.452873425, "rt":1.27, "ut":0.47, "st":0.14}}
{"link":{"timestamp_begin":1684267359.792351151, "rt":0.50, "ut":0.26, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684267356.176583534}
{"VCS_COMP_START_TIME": 1684267356.176583534}
{"VCS_COMP_END_TIME": 1684267361.865875209}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330860}}
{"stitch_vcselab": {"peak_mem": 221008}}
