static void F_1 ( unsigned * V_1 , unsigned * V_2 ,\r\nunsigned V_3 , unsigned V_4 )\r\n{\r\nunsigned V_5 ;\r\nV_5 = F_2 ( * V_1 , * V_2 ) ;\r\n* V_1 /= V_5 ;\r\n* V_2 /= V_5 ;\r\nif ( * V_1 < V_3 ) {\r\nV_5 = F_3 ( V_3 , * V_1 ) ;\r\n* V_1 *= V_5 ;\r\n* V_2 *= V_5 ;\r\n}\r\nif ( * V_2 < V_4 ) {\r\nV_5 = F_3 ( V_4 , * V_2 ) ;\r\n* V_1 *= V_5 ;\r\n* V_2 *= V_5 ;\r\n}\r\n}\r\nstatic void F_4 ( unsigned V_1 , unsigned V_2 , unsigned V_6 ,\r\nunsigned V_7 , unsigned V_8 ,\r\nunsigned * V_9 , unsigned * V_10 )\r\n{\r\nV_8 = F_5 ( 128 / V_6 , V_8 ) ;\r\n* V_10 = F_5 ( F_6 ( F_7 ( V_2 , V_6 ) , 1u ) , V_8 ) ;\r\n* V_9 = F_7 ( V_1 * * V_10 * V_6 , V_2 ) ;\r\nif ( * V_9 > V_7 ) {\r\n* V_10 = F_7 ( * V_10 * V_7 , * V_9 ) ;\r\n* V_9 = V_7 ;\r\n}\r\n}\r\nvoid F_8 ( struct V_11 * V_12 ,\r\nT_1 V_13 ,\r\nT_1 * V_14 ,\r\nT_1 * V_15 ,\r\nT_1 * V_16 ,\r\nT_1 * V_17 ,\r\nT_1 * V_18 )\r\n{\r\nunsigned V_19 = V_12 -> V_20 & V_21 ?\r\nV_13 : V_13 / 10 ;\r\nunsigned V_22 , V_7 , V_9 ;\r\nunsigned V_23 , V_24 , V_6 ;\r\nunsigned V_25 , V_8 , V_10 ;\r\nunsigned V_26 , V_27 ;\r\nunsigned V_1 , V_2 ;\r\nV_22 = V_12 -> V_28 ;\r\nV_7 = V_12 -> V_29 ;\r\nif ( V_12 -> V_20 & V_21 ) {\r\nV_22 *= 10 ;\r\nV_7 *= 10 ;\r\n}\r\nif ( V_12 -> V_20 & V_30 )\r\nV_25 = V_12 -> V_31 ;\r\nelse\r\nV_25 = V_12 -> V_32 ;\r\nif ( V_12 -> V_20 & V_21 &&\r\nV_12 -> V_20 & V_30 )\r\nV_8 = V_12 -> V_31 ;\r\nelse\r\nV_8 = V_12 -> V_33 ;\r\nif ( V_12 -> V_20 & V_34 ) {\r\nV_23 = V_12 -> V_6 ;\r\nV_24 = V_12 -> V_6 ;\r\n} else {\r\nunsigned V_35 , V_36 ;\r\nif ( V_12 -> V_20 & V_37 ) {\r\nV_35 = V_12 -> V_38 ;\r\nV_36 = V_12 -> V_39 ;\r\n} else {\r\nV_35 = V_12 -> V_40 ;\r\nV_36 = V_12 -> V_41 ;\r\n}\r\nif ( V_12 -> V_20 & V_21 ) {\r\nV_35 *= 10 ;\r\nV_36 *= 10 ;\r\n}\r\nV_23 = V_35 / V_19 ;\r\nif ( ( V_19 * V_23 ) < V_35 )\r\n++ V_23 ;\r\nif ( V_23 < V_12 -> V_42 )\r\nV_23 = V_12 -> V_42 ;\r\nV_24 = V_36 / V_19 ;\r\nif ( ( V_19 * V_24 ) > V_36 )\r\n-- V_24 ;\r\nif ( V_24 > V_12 -> V_43 )\r\nV_24 = V_12 -> V_43 ;\r\n}\r\nV_1 = V_19 ;\r\nV_2 = V_12 -> V_44 ;\r\nF_1 ( & V_1 , & V_2 , V_22 , V_23 ) ;\r\nif ( V_12 -> V_20 & V_45 )\r\nV_26 = V_23 ;\r\nelse\r\nV_26 = V_24 ;\r\nV_27 = ~ 0 ;\r\nfor ( V_6 = V_23 ; V_6 <= V_24 ; ++ V_6 ) {\r\nunsigned V_46 ;\r\nF_4 ( V_1 , V_2 , V_6 , V_7 ,\r\nV_8 , & V_9 , & V_10 ) ;\r\nV_46 = abs ( V_19 - ( V_12 -> V_44 * V_9 ) /\r\n( V_10 * V_6 ) ) ;\r\nif ( V_46 < V_27 || ( V_46 == V_27 &&\r\n! ( V_12 -> V_20 & V_45 ) ) ) {\r\nV_26 = V_6 ;\r\nV_27 = V_46 ;\r\n}\r\n}\r\nV_6 = V_26 ;\r\nF_4 ( V_1 , V_2 , V_6 , V_7 , V_8 ,\r\n& V_9 , & V_10 ) ;\r\nF_1 ( & V_9 , & V_10 , V_22 , V_25 ) ;\r\nif ( V_12 -> V_20 & V_21 && ( V_9 % 10 ) ) {\r\nV_22 = F_6 ( V_22 , ( 9 - ( V_9 % 10 ) ) * 20 + 60 ) ;\r\nif ( V_9 < V_22 ) {\r\nunsigned V_5 = F_3 ( V_22 , V_9 ) ;\r\nV_9 *= V_5 ;\r\nV_10 *= V_5 ;\r\n}\r\n}\r\nif ( V_12 -> V_20 & V_21 ) {\r\n* V_15 = V_9 / 10 ;\r\n* V_16 = V_9 % 10 ;\r\n} else {\r\n* V_15 = V_9 ;\r\n* V_16 = 0 ;\r\n}\r\n* V_14 = ( ( V_12 -> V_44 * * V_15 * 10 ) +\r\n( V_12 -> V_44 * * V_16 ) ) /\r\n( V_10 * V_6 * 10 ) ;\r\n* V_17 = V_10 ;\r\n* V_18 = V_6 ;\r\nF_9 ( L_1 ,\r\nV_13 , * V_14 * 10 , * V_15 , * V_16 ,\r\nV_10 , V_6 ) ;\r\n}\r\nT_1 F_10 ( struct V_47 * V_48 )\r\n{\r\nstruct V_49 * V_50 = V_48 -> V_50 ;\r\nstruct V_47 * V_51 ;\r\nstruct V_52 * V_53 ;\r\nT_1 V_54 = 0 ;\r\nF_11 (test_crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_48 == V_51 )\r\ncontinue;\r\nV_53 = F_12 ( V_51 ) ;\r\nif ( V_53 -> V_55 != V_56 )\r\nV_54 |= ( 1 << V_53 -> V_55 ) ;\r\n}\r\nreturn V_54 ;\r\n}\r\nint F_13 ( struct V_47 * V_48 )\r\n{\r\nstruct V_49 * V_50 = V_48 -> V_50 ;\r\nstruct V_47 * V_51 ;\r\nstruct V_52 * V_53 ;\r\nF_11 (test_crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_48 == V_51 )\r\ncontinue;\r\nV_53 = F_12 ( V_51 ) ;\r\nif ( V_53 -> V_57 &&\r\nF_14 ( F_15 ( V_53 -> V_57 ) ) ) {\r\nif ( V_53 -> V_55 != V_56 )\r\nreturn V_53 -> V_55 ;\r\n}\r\n}\r\nreturn V_56 ;\r\n}\r\nint F_16 ( struct V_47 * V_48 )\r\n{\r\nstruct V_52 * V_52 = F_12 ( V_48 ) ;\r\nstruct V_49 * V_50 = V_48 -> V_50 ;\r\nstruct V_47 * V_51 ;\r\nstruct V_52 * V_53 ;\r\nT_1 V_58 , V_59 ;\r\nV_58 = V_52 -> V_58 ;\r\nif ( V_58 == 0 )\r\nreturn V_56 ;\r\nF_11 (test_crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_48 == V_51 )\r\ncontinue;\r\nV_53 = F_12 ( V_51 ) ;\r\nif ( V_53 -> V_57 &&\r\n! F_14 ( F_15 ( V_53 -> V_57 ) ) ) {\r\nif ( V_53 -> V_60 == V_52 -> V_60 ) {\r\nif ( V_53 -> V_55 != V_56 )\r\nreturn V_53 -> V_55 ;\r\n}\r\nV_59 = V_53 -> V_58 ;\r\nif ( ( V_48 -> V_61 . clock == V_51 -> V_61 . clock ) &&\r\n( V_58 == V_59 ) &&\r\n( V_52 -> V_62 == V_53 -> V_62 ) &&\r\n( V_53 -> V_55 != V_56 ) )\r\nreturn V_53 -> V_55 ;\r\n}\r\n}\r\nreturn V_56 ;\r\n}
