
led_can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a750  0800a750  0001a750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac5c  0800ac5c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac5c  0800ac5c  0001ac5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac64  0800ac64  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac64  0800ac64  0001ac64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac68  0800ac68  0001ac68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ac6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000003a8  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000588  20000588  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013629  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000233d  00000000  00000000  00033839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001168  00000000  00000000  00035b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010a8  00000000  00000000  00036ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003b2a  00000000  00000000  00037d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000140c4  00000000  00000000  0003b8b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddef2  00000000  00000000  0004f976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d868  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006108  00000000  00000000  0012d8b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a738 	.word	0x0800a738

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a738 	.word	0x0800a738

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
 void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	7f1b      	ldrb	r3, [r3, #28]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d114      	bne.n	8001032 <HAL_TIM_IC_CaptureCallback+0x3a>
     {
     	milisec1 = HAL_GetTick();
 8001008:	f001 f866 	bl	80020d8 <HAL_GetTick>
 800100c:	4603      	mov	r3, r0
 800100e:	4a2a      	ldr	r2, [pc, #168]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001010:	6013      	str	r3, [r2, #0]
     	first = milisec1;
 8001012:	4b29      	ldr	r3, [pc, #164]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a29      	ldr	r2, [pc, #164]	; (80010bc <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001018:	6013      	str	r3, [r2, #0]
     	count++;
 800101a:	4b29      	ldr	r3, [pc, #164]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	3301      	adds	r3, #1
 8001020:	4a27      	ldr	r2, [pc, #156]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001022:	6013      	str	r3, [r2, #0]
     	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800102a:	4826      	ldr	r0, [pc, #152]	; (80010c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800102c:	f002 fdb6 	bl	8003b9c <HAL_GPIO_WritePin>
 8001030:	e011      	b.n	8001056 <HAL_TIM_IC_CaptureCallback+0x5e>

     }

     else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7f1b      	ldrb	r3, [r3, #28]
 8001036:	2b02      	cmp	r3, #2
 8001038:	d10d      	bne.n	8001056 <HAL_TIM_IC_CaptureCallback+0x5e>
     	// If the first rising edge is captured, now we will capture the second edge
     {
         count++;
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	3301      	adds	r3, #1
 8001040:	4a1f      	ldr	r2, [pc, #124]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001042:	6013      	str	r3, [r2, #0]
         milisec2 = HAL_GetTick();
 8001044:	f001 f848 	bl	80020d8 <HAL_GetTick>
 8001048:	4603      	mov	r3, r0
 800104a:	4a1f      	ldr	r2, [pc, #124]	; (80010c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800104c:	6013      	str	r3, [r2, #0]

         __HAL_TIM_SET_COUNTER(htim, 0); // reset the counter
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	; 0x24
                                         // set it back to false
     }

     if (count==2)
 8001056:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d128      	bne.n	80010b0 <HAL_TIM_IC_CaptureCallback+0xb8>
     {

         time = milisec2 - first;
 800105e:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	4b16      	ldr	r3, [pc, #88]	; (80010bc <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	4a18      	ldr	r2, [pc, #96]	; (80010cc <HAL_TIM_IC_CaptureCallback+0xd4>)
 800106a:	6013      	str	r3, [r2, #0]

         speed = 20000/time;
 800106c:	4b17      	ldr	r3, [pc, #92]	; (80010cc <HAL_TIM_IC_CaptureCallback+0xd4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001074:	fbb2 f3f3 	udiv	r3, r2, r3
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800107c:	701a      	strb	r2, [r3, #0]

         data1[2]= speed;
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001080:	781a      	ldrb	r2, [r3, #0]
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001084:	709a      	strb	r2, [r3, #2]

        sprintf(irbuf, "speed %u \r\n", data1[2]);
 8001086:	4b13      	ldr	r3, [pc, #76]	; (80010d4 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001088:	789b      	ldrb	r3, [r3, #2]
 800108a:	461a      	mov	r2, r3
 800108c:	4912      	ldr	r1, [pc, #72]	; (80010d8 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800108e:	4813      	ldr	r0, [pc, #76]	; (80010dc <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001090:	f005 fd62 	bl	8006b58 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t *)irbuf, strlen(irbuf), HAL_MAX_DELAY);
 8001094:	4811      	ldr	r0, [pc, #68]	; (80010dc <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001096:	f7ff f89b 	bl	80001d0 <strlen>
 800109a:	4603      	mov	r3, r0
 800109c:	b29a      	uxth	r2, r3
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	490e      	ldr	r1, [pc, #56]	; (80010dc <HAL_TIM_IC_CaptureCallback+0xe4>)
 80010a4:	480e      	ldr	r0, [pc, #56]	; (80010e0 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80010a6:	f004 fb30 	bl	800570a <HAL_UART_Transmit>
        count = 0;
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
     }

}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200004f4 	.word	0x200004f4
 80010bc:	2000056c 	.word	0x2000056c
 80010c0:	20000568 	.word	0x20000568
 80010c4:	40020c00 	.word	0x40020c00
 80010c8:	200004f8 	.word	0x200004f8
 80010cc:	20000500 	.word	0x20000500
 80010d0:	200004fc 	.word	0x200004fc
 80010d4:	200003cc 	.word	0x200003cc
 80010d8:	0800a750 	.word	0x0800a750
 80010dc:	20000504 	.word	0x20000504
 80010e0:	20000350 	.word	0x20000350
 80010e4:	00000000 	.word	0x00000000

080010e8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80010e8:	b5b0      	push	{r4, r5, r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    uint32_t numTicks = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80010f2:	f000 ff8b 	bl	800200c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80010f6:	f000 f929 	bl	800134c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80010fa:	f000 fb1d 	bl	8001738 <MX_GPIO_Init>
    MX_CAN1_Init();
 80010fe:	f000 f9e1 	bl	80014c4 <MX_CAN1_Init>
    MX_USART2_UART_Init();
 8001102:	f000 faef 	bl	80016e4 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 8001106:	f000 f98b 	bl	8001420 <MX_ADC1_Init>
    MX_TIM4_Init();
 800110a:	f000 fa9d 	bl	8001648 <MX_TIM4_Init>
    MX_I2C1_Init();
 800110e:	f000 fa0f 	bl	8001530 <MX_I2C1_Init>
    MX_TIM2_Init();
 8001112:	f000 fa3b 	bl	800158c <MX_TIM2_Init>
    /* USER CODE BEGIN 2 */

    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001116:	2100      	movs	r1, #0
 8001118:	4879      	ldr	r0, [pc, #484]	; (8001300 <main+0x218>)
 800111a:	f003 fbd3 	bl	80048c4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800111e:	2104      	movs	r1, #4
 8001120:	4877      	ldr	r0, [pc, #476]	; (8001300 <main+0x218>)
 8001122:	f003 fbcf 	bl	80048c4 <HAL_TIM_IC_Start_IT>

    HAL_CAN_Start(&hcan1);
 8001126:	4877      	ldr	r0, [pc, #476]	; (8001304 <main+0x21c>)
 8001128:	f001 fde2 	bl	8002cf0 <HAL_CAN_Start>
    HAL_ADC_Start(&hadc1);
 800112c:	4876      	ldr	r0, [pc, #472]	; (8001308 <main+0x220>)
 800112e:	f001 f847 	bl	80021c0 <HAL_ADC_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001132:	2102      	movs	r1, #2
 8001134:	4873      	ldr	r0, [pc, #460]	; (8001304 <main+0x21c>)
 8001136:	f002 f80c 	bl	8003152 <HAL_CAN_ActivateNotification>

    TxHeader1.DLC = 8;
 800113a:	4b74      	ldr	r3, [pc, #464]	; (800130c <main+0x224>)
 800113c:	2208      	movs	r2, #8
 800113e:	611a      	str	r2, [r3, #16]
    TxHeader1.IDE = CAN_ID_STD;
 8001140:	4b72      	ldr	r3, [pc, #456]	; (800130c <main+0x224>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
    TxHeader1.RTR = CAN_RTR_DATA;
 8001146:	4b71      	ldr	r3, [pc, #452]	; (800130c <main+0x224>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
    TxHeader1.StdId = 0x0AA;
 800114c:	4b6f      	ldr	r3, [pc, #444]	; (800130c <main+0x224>)
 800114e:	22aa      	movs	r2, #170	; 0xaa
 8001150:	601a      	str	r2, [r3, #0]
    TxHeader1.ExtId = 0;
 8001152:	4b6e      	ldr	r3, [pc, #440]	; (800130c <main+0x224>)
 8001154:	2200      	movs	r2, #0
 8001156:	605a      	str	r2, [r3, #4]

    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001158:	4b6d      	ldr	r3, [pc, #436]	; (8001310 <main+0x228>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterIdHigh = 0x00A8 << 5;
 800115e:	4b6c      	ldr	r3, [pc, #432]	; (8001310 <main+0x228>)
 8001160:	f44f 52a8 	mov.w	r2, #5376	; 0x1500
 8001164:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8001166:	4b6a      	ldr	r3, [pc, #424]	; (8001310 <main+0x228>)
 8001168:	2200      	movs	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x07F8 << 5;
 800116c:	4b68      	ldr	r3, [pc, #416]	; (8001310 <main+0x228>)
 800116e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8001172:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8001174:	4b66      	ldr	r3, [pc, #408]	; (8001310 <main+0x228>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800117a:	4b65      	ldr	r3, [pc, #404]	; (8001310 <main+0x228>)
 800117c:	2201      	movs	r2, #1
 800117e:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterActivation = ENABLE;
 8001180:	4b63      	ldr	r3, [pc, #396]	; (8001310 <main+0x228>)
 8001182:	2201      	movs	r2, #1
 8001184:	621a      	str	r2, [r3, #32]
    HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001186:	4962      	ldr	r1, [pc, #392]	; (8001310 <main+0x228>)
 8001188:	485e      	ldr	r0, [pc, #376]	; (8001304 <main+0x21c>)
 800118a:	f001 fcd1 	bl	8002b30 <HAL_CAN_ConfigFilter>

    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    sprintf(str, "WELCOME\r\n");
 800118e:	4961      	ldr	r1, [pc, #388]	; (8001314 <main+0x22c>)
 8001190:	4861      	ldr	r0, [pc, #388]	; (8001318 <main+0x230>)
 8001192:	f005 fce1 	bl	8006b58 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001196:	4860      	ldr	r0, [pc, #384]	; (8001318 <main+0x230>)
 8001198:	f7ff f81a 	bl	80001d0 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f04f 33ff 	mov.w	r3, #4294967295
 80011a4:	495c      	ldr	r1, [pc, #368]	; (8001318 <main+0x230>)
 80011a6:	485d      	ldr	r0, [pc, #372]	; (800131c <main+0x234>)
 80011a8:	f004 faaf 	bl	800570a <HAL_UART_Transmit>
    HAL_Delay(1000);
 80011ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b0:	f000 ff9e 	bl	80020f0 <HAL_Delay>
    while (1)
    {

        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80011b4:	2200      	movs	r2, #0
 80011b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ba:	4859      	ldr	r0, [pc, #356]	; (8001320 <main+0x238>)
 80011bc:	f002 fcee 	bl	8003b9c <HAL_GPIO_WritePin>
        	  usDelay(3);
 80011c0:	2003      	movs	r0, #3
 80011c2:	f000 fba7 	bl	8001914 <usDelay>

        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 80011c6:	2201      	movs	r2, #1
 80011c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011cc:	4854      	ldr	r0, [pc, #336]	; (8001320 <main+0x238>)
 80011ce:	f002 fce5 	bl	8003b9c <HAL_GPIO_WritePin>
        	  usDelay(10);
 80011d2:	200a      	movs	r0, #10
 80011d4:	f000 fb9e 	bl	8001914 <usDelay>
        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011de:	4850      	ldr	r0, [pc, #320]	; (8001320 <main+0x238>)
 80011e0:	f002 fcdc 	bl	8003b9c <HAL_GPIO_WritePin>

        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET);
 80011e4:	bf00      	nop
 80011e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ea:	484d      	ldr	r0, [pc, #308]	; (8001320 <main+0x238>)
 80011ec:	f002 fcbe 	bl	8003b6c <HAL_GPIO_ReadPin>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f7      	beq.n	80011e6 <main+0xfe>
        	  numTicks = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]

        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 80011fa:	e005      	b.n	8001208 <main+0x120>
        	  	  		{
        	  	  			numTicks++;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	3301      	adds	r3, #1
 8001200:	60fb      	str	r3, [r7, #12]
        	  	  			usDelay(2); //2.8usec
 8001202:	2002      	movs	r0, #2
 8001204:	f000 fb86 	bl	8001914 <usDelay>
        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8001208:	f44f 7100 	mov.w	r1, #512	; 0x200
 800120c:	4844      	ldr	r0, [pc, #272]	; (8001320 <main+0x238>)
 800120e:	f002 fcad 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	2b01      	cmp	r3, #1
 8001216:	d0f1      	beq.n	80011fc <main+0x114>
        	  	  		};
        	  distance = (numTicks + 0.0f)*2.8*speedOfSound;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	ee07 3a90 	vmov	s15, r3
 800121e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001222:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001324 <main+0x23c>
 8001226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800122a:	ee17 0a90 	vmov	r0, s15
 800122e:	f7ff f98b 	bl	8000548 <__aeabi_f2d>
 8001232:	a331      	add	r3, pc, #196	; (adr r3, 80012f8 <main+0x210>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	f7ff f9de 	bl	80005f8 <__aeabi_dmul>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4614      	mov	r4, r2
 8001242:	461d      	mov	r5, r3
 8001244:	4b38      	ldr	r3, [pc, #224]	; (8001328 <main+0x240>)
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f97e 	bl	8000548 <__aeabi_f2d>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4620      	mov	r0, r4
 8001252:	4629      	mov	r1, r5
 8001254:	f7ff f9d0 	bl	80005f8 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fcc2 	bl	8000be8 <__aeabi_d2f>
 8001264:	4603      	mov	r3, r0
 8001266:	4a31      	ldr	r2, [pc, #196]	; (800132c <main+0x244>)
 8001268:	6013      	str	r3, [r2, #0]

        	  data1[0]=  distance;
 800126a:	4b30      	ldr	r3, [pc, #192]	; (800132c <main+0x244>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001274:	edc7 7a01 	vstr	s15, [r7, #4]
 8001278:	793b      	ldrb	r3, [r7, #4]
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b2c      	ldr	r3, [pc, #176]	; (8001330 <main+0x248>)
 800127e:	701a      	strb	r2, [r3, #0]
        	  sprintf(uartBuf, " Distance (cm)  = %.d\r\n ", data1[0]);
 8001280:	4b2b      	ldr	r3, [pc, #172]	; (8001330 <main+0x248>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	492b      	ldr	r1, [pc, #172]	; (8001334 <main+0x24c>)
 8001288:	482b      	ldr	r0, [pc, #172]	; (8001338 <main+0x250>)
 800128a:	f005 fc65 	bl	8006b58 <siprintf>
//        	  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
        	  HAL_Delay(2000);
 800128e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001292:	f000 ff2d 	bl	80020f0 <HAL_Delay>

        	  HAL_ADC_Start(&hadc1);
 8001296:	481c      	ldr	r0, [pc, #112]	; (8001308 <main+0x220>)
 8001298:	f000 ff92 	bl	80021c0 <HAL_ADC_Start>
        	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800129c:	f04f 31ff 	mov.w	r1, #4294967295
 80012a0:	4819      	ldr	r0, [pc, #100]	; (8001308 <main+0x220>)
 80012a2:	f001 f892 	bl	80023ca <HAL_ADC_PollForConversion>
        	  adcvalue = HAL_ADC_GetValue(&hadc1);
 80012a6:	4818      	ldr	r0, [pc, #96]	; (8001308 <main+0x220>)
 80012a8:	f001 f91a 	bl	80024e0 <HAL_ADC_GetValue>
 80012ac:	60b8      	str	r0, [r7, #8]
        	  HAL_ADC_Stop(&hadc1);
 80012ae:	4816      	ldr	r0, [pc, #88]	; (8001308 <main+0x220>)
 80012b0:	f001 f858 	bl	8002364 <HAL_ADC_Stop>
        	  //tempvolt=(adcvalue *0.0732 );
        	  data1[1]= adcvalue;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <main+0x248>)
 80012ba:	705a      	strb	r2, [r3, #1]
        	  sprintf(adcBuf, "Temp (celcius)  = %.d\r\n", data1[1]);
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <main+0x248>)
 80012be:	785b      	ldrb	r3, [r3, #1]
 80012c0:	461a      	mov	r2, r3
 80012c2:	491e      	ldr	r1, [pc, #120]	; (800133c <main+0x254>)
 80012c4:	481e      	ldr	r0, [pc, #120]	; (8001340 <main+0x258>)
 80012c6:	f005 fc47 	bl	8006b58 <siprintf>
//        	  HAL_UART_Transmit(&huart2, (uint8_t *)adcBuf, strlen(uartBuf), 100);
        	  HAL_Delay(2000);
 80012ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012ce:	f000 ff0f 	bl	80020f0 <HAL_Delay>

         	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80012d2:	2201      	movs	r2, #1
 80012d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012d8:	481a      	ldr	r0, [pc, #104]	; (8001344 <main+0x25c>)
 80012da:	f002 fc5f 	bl	8003b9c <HAL_GPIO_WritePin>
             HAL_CAN_AddTxMessage(&hcan1, &TxHeader1, data1, &TxMailbox1);
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <main+0x260>)
 80012e0:	4a13      	ldr	r2, [pc, #76]	; (8001330 <main+0x248>)
 80012e2:	490a      	ldr	r1, [pc, #40]	; (800130c <main+0x224>)
 80012e4:	4807      	ldr	r0, [pc, #28]	; (8001304 <main+0x21c>)
 80012e6:	f001 fd47 	bl	8002d78 <HAL_CAN_AddTxMessage>
        	 HAL_Delay(2000);
 80012ea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012ee:	f000 feff 	bl	80020f0 <HAL_Delay>
        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80012f2:	e75f      	b.n	80011b4 <main+0xcc>
 80012f4:	f3af 8000 	nop.w
 80012f8:	66666666 	.word	0x66666666
 80012fc:	40066666 	.word	0x40066666
 8001300:	200002c0 	.word	0x200002c0
 8001304:	20000244 	.word	0x20000244
 8001308:	200001fc 	.word	0x200001fc
 800130c:	20000394 	.word	0x20000394
 8001310:	200003e0 	.word	0x200003e0
 8001314:	0800a75c 	.word	0x0800a75c
 8001318:	20000408 	.word	0x20000408
 800131c:	20000350 	.word	0x20000350
 8001320:	40020000 	.word	0x40020000
 8001324:	00000000 	.word	0x00000000
 8001328:	3c8c7e28 	.word	0x3c8c7e28
 800132c:	20000428 	.word	0x20000428
 8001330:	200003cc 	.word	0x200003cc
 8001334:	0800a768 	.word	0x0800a768
 8001338:	2000042c 	.word	0x2000042c
 800133c:	0800a784 	.word	0x0800a784
 8001340:	20000490 	.word	0x20000490
 8001344:	40020c00 	.word	0x40020c00
 8001348:	200003c8 	.word	0x200003c8

0800134c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b094      	sub	sp, #80	; 0x50
 8001350:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	2230      	movs	r2, #48	; 0x30
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f004 fd74 	bl	8005e48 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001370:	2300      	movs	r3, #0
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	4b28      	ldr	r3, [pc, #160]	; (8001418 <SystemClock_Config+0xcc>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	4a27      	ldr	r2, [pc, #156]	; (8001418 <SystemClock_Config+0xcc>)
 800137a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137e:	6413      	str	r3, [r2, #64]	; 0x40
 8001380:	4b25      	ldr	r3, [pc, #148]	; (8001418 <SystemClock_Config+0xcc>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800138c:	2300      	movs	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	4b22      	ldr	r3, [pc, #136]	; (800141c <SystemClock_Config+0xd0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a21      	ldr	r2, [pc, #132]	; (800141c <SystemClock_Config+0xd0>)
 8001396:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4b1f      	ldr	r3, [pc, #124]	; (800141c <SystemClock_Config+0xd0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a8:	2302      	movs	r3, #2
 80013aa:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ac:	2301      	movs	r3, #1
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b0:	2310      	movs	r3, #16
 80013b2:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b4:	2302      	movs	r3, #2
 80013b6:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b8:	2300      	movs	r3, #0
 80013ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 80013bc:	2308      	movs	r3, #8
 80013be:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 168;
 80013c0:	23a8      	movs	r3, #168	; 0xa8
 80013c2:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 80013c8:	2307      	movs	r3, #7
 80013ca:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013cc:	f107 0320 	add.w	r3, r7, #32
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 fd41 	bl	8003e58 <HAL_RCC_OscConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <SystemClock_Config+0x94>
    {
        Error_Handler();
 80013dc:	f000 facc 	bl	8001978 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013e0:	230f      	movs	r3, #15
 80013e2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e4:	2302      	movs	r3, #2
 80013e6:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013f0:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f6:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	2105      	movs	r1, #5
 80013fe:	4618      	mov	r0, r3
 8001400:	f002 ffa2 	bl	8004348 <HAL_RCC_ClockConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0xc2>
    {
        Error_Handler();
 800140a:	f000 fab5 	bl	8001978 <Error_Handler>
    }
}
 800140e:	bf00      	nop
 8001410:	3750      	adds	r7, #80	; 0x50
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800
 800141c:	40007000 	.word	0x40007000

08001420 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 8001426:	463b      	mov	r3, r7
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 8001432:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001434:	4a21      	ldr	r2, [pc, #132]	; (80014bc <MX_ADC1_Init+0x9c>)
 8001436:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001438:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <MX_ADC1_Init+0x98>)
 800143a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800143e:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001440:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8001446:	4b1c      	ldr	r3, [pc, #112]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800144c:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <MX_ADC1_Init+0x98>)
 800144e:	2200      	movs	r2, #0
 8001450:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001452:	4b19      	ldr	r3, [pc, #100]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001454:	2200      	movs	r2, #0
 8001456:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <MX_ADC1_Init+0x98>)
 800145c:	2200      	movs	r2, #0
 800145e:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001462:	4a17      	ldr	r2, [pc, #92]	; (80014c0 <MX_ADC1_Init+0xa0>)
 8001464:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <MX_ADC1_Init+0x98>)
 800146e:	2201      	movs	r2, #1
 8001470:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001474:	2200      	movs	r2, #0
 8001476:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <MX_ADC1_Init+0x98>)
 800147c:	2201      	movs	r2, #1
 800147e:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001480:	480d      	ldr	r0, [pc, #52]	; (80014b8 <MX_ADC1_Init+0x98>)
 8001482:	f000 fe59 	bl	8002138 <HAL_ADC_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_ADC1_Init+0x70>
    {
        Error_Handler();
 800148c:	f000 fa74 	bl	8001978 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_0;
 8001490:	2300      	movs	r3, #0
 8001492:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8001494:	2301      	movs	r3, #1
 8001496:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800149c:	463b      	mov	r3, r7
 800149e:	4619      	mov	r1, r3
 80014a0:	4805      	ldr	r0, [pc, #20]	; (80014b8 <MX_ADC1_Init+0x98>)
 80014a2:	f001 f82b 	bl	80024fc <HAL_ADC_ConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_ADC1_Init+0x90>
    {
        Error_Handler();
 80014ac:	f000 fa64 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */
}
 80014b0:	bf00      	nop
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200001fc 	.word	0x200001fc
 80014bc:	40012000 	.word	0x40012000
 80014c0:	0f000001 	.word	0x0f000001

080014c4 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 80014c8:	4b17      	ldr	r3, [pc, #92]	; (8001528 <MX_CAN1_Init+0x64>)
 80014ca:	4a18      	ldr	r2, [pc, #96]	; (800152c <MX_CAN1_Init+0x68>)
 80014cc:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 21;
 80014ce:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MX_CAN1_Init+0x64>)
 80014d0:	2215      	movs	r2, #21
 80014d2:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_CAN1_Init+0x64>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_CAN1_Init+0x64>)
 80014dc:	2200      	movs	r2, #0
 80014de:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_CAN1_Init+0x64>)
 80014e2:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80014e6:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_CAN1_Init+0x64>)
 80014ea:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80014ee:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 80014f0:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <MX_CAN1_Init+0x64>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = DISABLE;
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_CAN1_Init+0x64>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <MX_CAN1_Init+0x64>)
 80014fe:	2200      	movs	r2, #0
 8001500:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_CAN1_Init+0x64>)
 8001504:	2200      	movs	r2, #0
 8001506:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001508:	4b07      	ldr	r3, [pc, #28]	; (8001528 <MX_CAN1_Init+0x64>)
 800150a:	2200      	movs	r2, #0
 800150c:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_CAN1_Init+0x64>)
 8001510:	2200      	movs	r2, #0
 8001512:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	; (8001528 <MX_CAN1_Init+0x64>)
 8001516:	f001 fa0f 	bl	8002938 <HAL_CAN_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_CAN1_Init+0x60>
    {
        Error_Handler();
 8001520:	f000 fa2a 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000244 	.word	0x20000244
 800152c:	40006400 	.word	0x40006400

08001530 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8001534:	4b12      	ldr	r3, [pc, #72]	; (8001580 <MX_I2C1_Init+0x50>)
 8001536:	4a13      	ldr	r2, [pc, #76]	; (8001584 <MX_I2C1_Init+0x54>)
 8001538:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 800153a:	4b11      	ldr	r3, [pc, #68]	; (8001580 <MX_I2C1_Init+0x50>)
 800153c:	4a12      	ldr	r2, [pc, #72]	; (8001588 <MX_I2C1_Init+0x58>)
 800153e:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <MX_I2C1_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8001546:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <MX_I2C1_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MX_I2C1_Init+0x50>)
 800154e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001552:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <MX_I2C1_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <MX_I2C1_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <MX_I2C1_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <MX_I2C1_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	; (8001580 <MX_I2C1_Init+0x50>)
 800156e:	f002 fb2f 	bl	8003bd0 <HAL_I2C_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_I2C1_Init+0x4c>
    {
        Error_Handler();
 8001578:	f000 f9fe 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	2000026c 	.word	0x2000026c
 8001584:	40005400 	.word	0x40005400
 8001588:	000186a0 	.word	0x000186a0

0800158c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
    TIM_IC_InitTypeDef sConfigIC = {0};
 800159c:	463b      	mov	r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 80015a8:	4b26      	ldr	r3, [pc, #152]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ae:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 84 - 1;
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015b2:	2253      	movs	r2, #83	; 0x53
 80015b4:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b23      	ldr	r3, [pc, #140]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 4294967295;
 80015bc:	4b21      	ldr	r3, [pc, #132]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015be:	f04f 32ff 	mov.w	r2, #4294967295
 80015c2:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ca:	4b1e      	ldr	r3, [pc, #120]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80015d0:	481c      	ldr	r0, [pc, #112]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015d2:	f003 f928 	bl	8004826 <HAL_TIM_IC_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x54>
    {
        Error_Handler();
 80015dc:	f000 f9cc 	bl	8001978 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4619      	mov	r1, r3
 80015ee:	4815      	ldr	r0, [pc, #84]	; (8001644 <MX_TIM2_Init+0xb8>)
 80015f0:	f003 ffae 	bl	8005550 <HAL_TIMEx_MasterConfigSynchronization>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM2_Init+0x72>
    {
        Error_Handler();
 80015fa:	f000 f9bd 	bl	8001978 <Error_Handler>
    }
    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015fe:	2300      	movs	r3, #0
 8001600:	603b      	str	r3, [r7, #0]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001602:	2301      	movs	r3, #1
 8001604:	607b      	str	r3, [r7, #4]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICFilter = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
    if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800160e:	463b      	mov	r3, r7
 8001610:	2200      	movs	r2, #0
 8001612:	4619      	mov	r1, r3
 8001614:	480b      	ldr	r0, [pc, #44]	; (8001644 <MX_TIM2_Init+0xb8>)
 8001616:	f003 fb85 	bl	8004d24 <HAL_TIM_IC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM2_Init+0x98>
    {
        Error_Handler();
 8001620:	f000 f9aa 	bl	8001978 <Error_Handler>
    }
    if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001624:	463b      	mov	r3, r7
 8001626:	2204      	movs	r2, #4
 8001628:	4619      	mov	r1, r3
 800162a:	4806      	ldr	r0, [pc, #24]	; (8001644 <MX_TIM2_Init+0xb8>)
 800162c:	f003 fb7a 	bl	8004d24 <HAL_TIM_IC_ConfigChannel>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_TIM2_Init+0xae>
    {
        Error_Handler();
 8001636:	f000 f99f 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
}
 800163a:	bf00      	nop
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200002c0 	.word	0x200002c0

08001648 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM4_Init 0 */

    /* USER CODE END TIM4_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164e:	f107 0308 	add.w	r3, r7, #8
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165c:	463b      	mov	r3, r7
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM4_Init 1 */

    /* USER CODE END TIM4_Init 1 */
    htim4.Instance = TIM4;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_TIM4_Init+0x94>)
 8001666:	4a1e      	ldr	r2, [pc, #120]	; (80016e0 <MX_TIM4_Init+0x98>)
 8001668:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 168 - 1;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_TIM4_Init+0x94>)
 800166c:	22a7      	movs	r2, #167	; 0xa7
 800166e:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_TIM4_Init+0x94>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 65535;
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <MX_TIM4_Init+0x94>)
 8001678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800167c:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <MX_TIM4_Init+0x94>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_TIM4_Init+0x94>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800168a:	4814      	ldr	r0, [pc, #80]	; (80016dc <MX_TIM4_Init+0x94>)
 800168c:	f003 f87c 	bl	8004788 <HAL_TIM_Base_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM4_Init+0x52>
    {
        Error_Handler();
 8001696:	f000 f96f 	bl	8001978 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169e:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	4619      	mov	r1, r3
 80016a6:	480d      	ldr	r0, [pc, #52]	; (80016dc <MX_TIM4_Init+0x94>)
 80016a8:	f003 fbd8 	bl	8004e5c <HAL_TIM_ConfigClockSource>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_TIM4_Init+0x6e>
    {
        Error_Handler();
 80016b2:	f000 f961 	bl	8001978 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b6:	2300      	movs	r3, #0
 80016b8:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016be:	463b      	mov	r3, r7
 80016c0:	4619      	mov	r1, r3
 80016c2:	4806      	ldr	r0, [pc, #24]	; (80016dc <MX_TIM4_Init+0x94>)
 80016c4:	f003 ff44 	bl	8005550 <HAL_TIMEx_MasterConfigSynchronization>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_TIM4_Init+0x8a>
    {
        Error_Handler();
 80016ce:	f000 f953 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */

    /* USER CODE END TIM4_Init 2 */
}
 80016d2:	bf00      	nop
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000308 	.word	0x20000308
 80016e0:	40000800 	.word	0x40000800

080016e4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <MX_USART2_UART_Init+0x50>)
 80016ec:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 80016f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016f4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 8001704:	2200      	movs	r2, #0
 8001706:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 800170a:	220c      	movs	r2, #12
 800170c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800171a:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_USART2_UART_Init+0x4c>)
 800171c:	f003 ffa8 	bl	8005670 <HAL_UART_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8001726:	f000 f927 	bl	8001978 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000350 	.word	0x20000350
 8001734:	40004400 	.word	0x40004400

08001738 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08c      	sub	sp, #48	; 0x30
 800173c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 031c 	add.w	r3, r7, #28
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	4b6a      	ldr	r3, [pc, #424]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a69      	ldr	r2, [pc, #420]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b67      	ldr	r3, [pc, #412]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	61bb      	str	r3, [r7, #24]
 8001768:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	4b63      	ldr	r3, [pc, #396]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a62      	ldr	r2, [pc, #392]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b60      	ldr	r3, [pc, #384]	; (80018fc <MX_GPIO_Init+0x1c4>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	4b5c      	ldr	r3, [pc, #368]	; (80018fc <MX_GPIO_Init+0x1c4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a5b      	ldr	r2, [pc, #364]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b59      	ldr	r3, [pc, #356]	; (80018fc <MX_GPIO_Init+0x1c4>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b55      	ldr	r3, [pc, #340]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a54      	ldr	r2, [pc, #336]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b52      	ldr	r3, [pc, #328]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	4b4e      	ldr	r3, [pc, #312]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a4d      	ldr	r2, [pc, #308]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017c8:	f043 0302 	orr.w	r3, r3, #2
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b4b      	ldr	r3, [pc, #300]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4b47      	ldr	r3, [pc, #284]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a46      	ldr	r2, [pc, #280]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b44      	ldr	r3, [pc, #272]	; (80018fc <MX_GPIO_Init+0x1c4>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | E_Pin, GPIO_PIN_SET);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2106      	movs	r1, #6
 80017fa:	4841      	ldr	r0, [pc, #260]	; (8001900 <MX_GPIO_Init+0x1c8>)
 80017fc:	f002 f9ce 	bl	8003b9c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 | TRIG_Pin, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	f44f 7181 	mov.w	r1, #258	; 0x102
 8001806:	483f      	ldr	r0, [pc, #252]	; (8001904 <MX_GPIO_Init+0x1cc>)
 8001808:	f002 f9c8 	bl	8003b9c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, D0_Pin | D1_Pin | D2_Pin | D3_Pin, GPIO_PIN_RESET);
 800180c:	2200      	movs	r2, #0
 800180e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001812:	483d      	ldr	r0, [pc, #244]	; (8001908 <MX_GPIO_Init+0x1d0>)
 8001814:	f002 f9c2 	bl	8003b9c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, D4_Pin | D5_Pin | D6_Pin | D7_Pin | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8001818:	2200      	movs	r2, #0
 800181a:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800181e:	483b      	ldr	r0, [pc, #236]	; (800190c <MX_GPIO_Init+0x1d4>)
 8001820:	f002 f9bc 	bl	8003b9c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	2101      	movs	r1, #1
 8001828:	4835      	ldr	r0, [pc, #212]	; (8001900 <MX_GPIO_Init+0x1c8>)
 800182a:	f002 f9b7 	bl	8003b9c <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE2 E_Pin */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | E_Pin;
 800182e:	2306      	movs	r3, #6
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001832:	2311      	movs	r3, #17
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800183a:	2301      	movs	r3, #1
 800183c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800183e:	f107 031c 	add.w	r3, r7, #28
 8001842:	4619      	mov	r1, r3
 8001844:	482e      	ldr	r0, [pc, #184]	; (8001900 <MX_GPIO_Init+0x1c8>)
 8001846:	f001 fff5 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pin : Button_Pin */
    GPIO_InitStruct.Pin = Button_Pin;
 800184a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001850:	2300      	movs	r3, #0
 8001852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	4619      	mov	r1, r3
 800185e:	482c      	ldr	r0, [pc, #176]	; (8001910 <MX_GPIO_Init+0x1d8>)
 8001860:	f001 ffe8 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA1 TRIG_Pin */
    GPIO_InitStruct.Pin = GPIO_PIN_1 | TRIG_Pin;
 8001864:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4619      	mov	r1, r3
 800187c:	4821      	ldr	r0, [pc, #132]	; (8001904 <MX_GPIO_Init+0x1cc>)
 800187e:	f001 ffd9 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin */
    GPIO_InitStruct.Pin = D0_Pin | D1_Pin | D2_Pin | D3_Pin;
 8001882:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2301      	movs	r3, #1
 800188a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	2300      	movs	r3, #0
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	4619      	mov	r1, r3
 800189a:	481b      	ldr	r0, [pc, #108]	; (8001908 <MX_GPIO_Init+0x1d0>)
 800189c:	f001 ffca 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                             PD12 PD13 PD14 PD15 */
    GPIO_InitStruct.Pin = D4_Pin | D5_Pin | D6_Pin | D7_Pin | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80018a0:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80018a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a6:	2301      	movs	r3, #1
 80018a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b2:	f107 031c 	add.w	r3, r7, #28
 80018b6:	4619      	mov	r1, r3
 80018b8:	4814      	ldr	r0, [pc, #80]	; (800190c <MX_GPIO_Init+0x1d4>)
 80018ba:	f001 ffbb 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pin : ECHO_Pin */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80018be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	4619      	mov	r1, r3
 80018d2:	480c      	ldr	r0, [pc, #48]	; (8001904 <MX_GPIO_Init+0x1cc>)
 80018d4:	f001 ffae 	bl	8003834 <HAL_GPIO_Init>

    /*Configure GPIO pin : RS_Pin */
    GPIO_InitStruct.Pin = RS_Pin;
 80018d8:	2301      	movs	r3, #1
 80018da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018dc:	2301      	movs	r3, #1
 80018de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(RS_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 031c 	add.w	r3, r7, #28
 80018ec:	4619      	mov	r1, r3
 80018ee:	4804      	ldr	r0, [pc, #16]	; (8001900 <MX_GPIO_Init+0x1c8>)
 80018f0:	f001 ffa0 	bl	8003834 <HAL_GPIO_Init>
}
 80018f4:	bf00      	nop
 80018f6:	3730      	adds	r7, #48	; 0x30
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40023800 	.word	0x40023800
 8001900:	40021000 	.word	0x40021000
 8001904:	40020000 	.word	0x40020000
 8001908:	40020400 	.word	0x40020400
 800190c:	40020c00 	.word	0x40020c00
 8001910:	40020800 	.word	0x40020800

08001914 <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    if (uSec < 2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d801      	bhi.n	8001926 <usDelay+0x12>
        uSec = 2;
 8001922:	2302      	movs	r3, #2
 8001924:	607b      	str	r3, [r7, #4]
    usTIM->ARR = uSec - 1; /*sets the value in the auto-reload register*/
 8001926:	4a13      	ldr	r2, [pc, #76]	; (8001974 <usDelay+0x60>)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3b01      	subs	r3, #1
 800192c:	62d3      	str	r3, [r2, #44]	; 0x2c
    usTIM->EGR = 1;        /*Re-initialises the timer*/
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <usDelay+0x60>)
 8001930:	2201      	movs	r2, #1
 8001932:	615a      	str	r2, [r3, #20]
    usTIM->SR &= ~1;       // Resets the flag
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <usDelay+0x60>)
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	4a0e      	ldr	r2, [pc, #56]	; (8001974 <usDelay+0x60>)
 800193a:	f023 0301 	bic.w	r3, r3, #1
 800193e:	6113      	str	r3, [r2, #16]
    usTIM->CR1 |= 1;       // Enables the counter
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <usDelay+0x60>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <usDelay+0x60>)
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	6013      	str	r3, [r2, #0]
    while ((usTIM->SR & 0x0001) != 1)
 800194c:	bf00      	nop
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <usDelay+0x60>)
 8001950:	691b      	ldr	r3, [r3, #16]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b01      	cmp	r3, #1
 8001958:	d1f9      	bne.n	800194e <usDelay+0x3a>
        ;
    usTIM->SR &= ~(0x0001);
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <usDelay+0x60>)
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	4a05      	ldr	r2, [pc, #20]	; (8001974 <usDelay+0x60>)
 8001960:	f023 0301 	bic.w	r3, r3, #1
 8001964:	6113      	str	r3, [r2, #16]
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40000800 	.word	0x40000800

08001978 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800197c:	b672      	cpsid	i
}
 800197e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001980:	e7fe      	b.n	8001980 <Error_Handler+0x8>
	...

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <HAL_MspInit+0x4c>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <HAL_MspInit+0x4c>)
 8001994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001998:	6453      	str	r3, [r2, #68]	; 0x44
 800199a:	4b0d      	ldr	r3, [pc, #52]	; (80019d0 <HAL_MspInit+0x4c>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <HAL_MspInit+0x4c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <HAL_MspInit+0x4c>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b4:	6413      	str	r3, [r2, #64]	; 0x40
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_MspInit+0x4c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019c2:	2007      	movs	r0, #7
 80019c4:	f001 fef4 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	; 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a17      	ldr	r2, [pc, #92]	; (8001a50 <HAL_ADC_MspInit+0x7c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d127      	bne.n	8001a46 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a15      	ldr	r2, [pc, #84]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 8001a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a0e      	ldr	r2, [pc, #56]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <HAL_ADC_MspInit+0x80>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a32:	2303      	movs	r3, #3
 8001a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4805      	ldr	r0, [pc, #20]	; (8001a58 <HAL_ADC_MspInit+0x84>)
 8001a42:	f001 fef7 	bl	8003834 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	; 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40012000 	.word	0x40012000
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40020000 	.word	0x40020000

08001a5c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08a      	sub	sp, #40	; 0x28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <HAL_CAN_MspInit+0xa4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d13c      	bne.n	8001af8 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	4a1f      	ldr	r2, [pc, #124]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001a88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a8e:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	4b19      	ldr	r3, [pc, #100]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a18      	ldr	r2, [pc, #96]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b16      	ldr	r3, [pc, #88]	; (8001b04 <HAL_CAN_MspInit+0xa8>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ab6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ac8:	2309      	movs	r3, #9
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480d      	ldr	r0, [pc, #52]	; (8001b08 <HAL_CAN_MspInit+0xac>)
 8001ad4:	f001 feae 	bl	8003834 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 2);
 8001ad8:	2202      	movs	r2, #2
 8001ada:	2100      	movs	r1, #0
 8001adc:	2014      	movs	r0, #20
 8001ade:	f001 fe72 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ae2:	2014      	movs	r0, #20
 8001ae4:	f001 fe8b 	bl	80037fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2100      	movs	r1, #0
 8001aec:	2015      	movs	r0, #21
 8001aee:	f001 fe6a 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001af2:	2015      	movs	r0, #21
 8001af4:	f001 fe83 	bl	80037fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001af8:	bf00      	nop
 8001afa:	3728      	adds	r7, #40	; 0x28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40006400 	.word	0x40006400
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40020400 	.word	0x40020400

08001b0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	; 0x28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a19      	ldr	r2, [pc, #100]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d12b      	bne.n	8001b86 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	4b18      	ldr	r3, [pc, #96]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	4a17      	ldr	r2, [pc, #92]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3e:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b4a:	23c0      	movs	r3, #192	; 0xc0
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b4e:	2312      	movs	r3, #18
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <HAL_I2C_MspInit+0x8c>)
 8001b66:	f001 fe65 	bl	8003834 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b09      	ldr	r3, [pc, #36]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a08      	ldr	r2, [pc, #32]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b86:	bf00      	nop
 8001b88:	3728      	adds	r7, #40	; 0x28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40005400 	.word	0x40005400
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020400 	.word	0x40020400

08001b9c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	; 0x28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
 8001bb2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bbc:	d151      	bne.n	8001c62 <HAL_TIM_IC_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	4b2a      	ldr	r3, [pc, #168]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	4a29      	ldr	r2, [pc, #164]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bce:	4b27      	ldr	r3, [pc, #156]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a22      	ldr	r2, [pc, #136]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a1b      	ldr	r2, [pc, #108]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001c00:	f043 0302 	orr.w	r3, r3, #2
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b19      	ldr	r3, [pc, #100]	; (8001c6c <HAL_TIM_IC_MspInit+0xd0>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c12:	2320      	movs	r3, #32
 8001c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c22:	2301      	movs	r3, #1
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4810      	ldr	r0, [pc, #64]	; (8001c70 <HAL_TIM_IC_MspInit+0xd4>)
 8001c2e:	f001 fe01 	bl	8003834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c32:	2308      	movs	r3, #8
 8001c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c36:	2302      	movs	r3, #2
 8001c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c42:	2301      	movs	r3, #1
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c46:	f107 0314 	add.w	r3, r7, #20
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4809      	ldr	r0, [pc, #36]	; (8001c74 <HAL_TIM_IC_MspInit+0xd8>)
 8001c4e:	f001 fdf1 	bl	8003834 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	201c      	movs	r0, #28
 8001c58:	f001 fdb5 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c5c:	201c      	movs	r0, #28
 8001c5e:	f001 fdce 	bl	80037fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	; 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020000 	.word	0x40020000
 8001c74:	40020400 	.word	0x40020400

08001c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0b      	ldr	r2, [pc, #44]	; (8001cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d10d      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_TIM_Base_MspInit+0x40>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a09      	ldr	r2, [pc, #36]	; (8001cb8 <HAL_TIM_Base_MspInit+0x40>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <HAL_TIM_Base_MspInit+0x40>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40000800 	.word	0x40000800
 8001cb8:	40023800 	.word	0x40023800

08001cbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	; 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a19      	ldr	r2, [pc, #100]	; (8001d40 <HAL_UART_MspInit+0x84>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d12b      	bne.n	8001d36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	4b18      	ldr	r3, [pc, #96]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	4a17      	ldr	r2, [pc, #92]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cec:	6413      	str	r3, [r2, #64]	; 0x40
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a10      	ldr	r2, [pc, #64]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <HAL_UART_MspInit+0x88>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d16:	230c      	movs	r3, #12
 8001d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d26:	2307      	movs	r3, #7
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4805      	ldr	r0, [pc, #20]	; (8001d48 <HAL_UART_MspInit+0x8c>)
 8001d32:	f001 fd7f 	bl	8003834 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	; 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40004400 	.word	0x40004400
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020000 	.word	0x40020000

08001d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d50:	e7fe      	b.n	8001d50 <NMI_Handler+0x4>

08001d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d56:	e7fe      	b.n	8001d56 <HardFault_Handler+0x4>

08001d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d5c:	e7fe      	b.n	8001d5c <MemManage_Handler+0x4>

08001d5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d62:	e7fe      	b.n	8001d62 <BusFault_Handler+0x4>

08001d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d68:	e7fe      	b.n	8001d68 <UsageFault_Handler+0x4>

08001d6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d98:	f000 f98a 	bl	80020b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001da4:	4809      	ldr	r0, [pc, #36]	; (8001dcc <CAN1_RX0_IRQHandler+0x2c>)
 8001da6:	f001 f9fa 	bl	800319e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13,GPIO_PIN_SET);
 8001daa:	2201      	movs	r2, #1
 8001dac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001db0:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <CAN1_RX0_IRQHandler+0x30>)
 8001db2:	f001 fef3 	bl	8003b9c <HAL_GPIO_WritePin>
 HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader1, rxdata);
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <CAN1_RX0_IRQHandler+0x34>)
 8001db8:	4a07      	ldr	r2, [pc, #28]	; (8001dd8 <CAN1_RX0_IRQHandler+0x38>)
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4803      	ldr	r0, [pc, #12]	; (8001dcc <CAN1_RX0_IRQHandler+0x2c>)
 8001dbe:	f001 f8b6 	bl	8002f2e <HAL_CAN_GetRxMessage>
 some = 1;
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <CAN1_RX0_IRQHandler+0x3c>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]



  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000244 	.word	0x20000244
 8001dd0:	40020c00 	.word	0x40020c00
 8001dd4:	200003d4 	.word	0x200003d4
 8001dd8:	200003ac 	.word	0x200003ac
 8001ddc:	200003dc 	.word	0x200003dc

08001de0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001de4:	4802      	ldr	r0, [pc, #8]	; (8001df0 <CAN1_RX1_IRQHandler+0x10>)
 8001de6:	f001 f9da 	bl	800319e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
 // HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO1, &pRxHeader2, &r2);

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000244 	.word	0x20000244

08001df4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001df8:	4802      	ldr	r0, [pc, #8]	; (8001e04 <TIM2_IRQHandler+0x10>)
 8001dfa:	f002 fe8b 	bl	8004b14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200002c0 	.word	0x200002c0

08001e08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
	return 1;
 8001e0c:	2301      	movs	r3, #1
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_kill>:

int _kill(int pid, int sig)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e22:	f003 ffe7 	bl	8005df4 <__errno>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2216      	movs	r2, #22
 8001e2a:	601a      	str	r2, [r3, #0]
	return -1;
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_exit>:

void _exit (int status)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e40:	f04f 31ff 	mov.w	r1, #4294967295
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ffe7 	bl	8001e18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e4a:	e7fe      	b.n	8001e4a <_exit+0x12>

08001e4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	e00a      	b.n	8001e74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e5e:	f3af 8000 	nop.w
 8001e62:	4601      	mov	r1, r0
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	60ba      	str	r2, [r7, #8]
 8001e6a:	b2ca      	uxtb	r2, r1
 8001e6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	3301      	adds	r3, #1
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697a      	ldr	r2, [r7, #20]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	dbf0      	blt.n	8001e5e <_read+0x12>
	}

return len;
 8001e7c:	687b      	ldr	r3, [r7, #4]
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b086      	sub	sp, #24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	60f8      	str	r0, [r7, #12]
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e009      	b.n	8001eac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	60ba      	str	r2, [r7, #8]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	dbf1      	blt.n	8001e98 <_write+0x12>
	}
	return len;
 8001eb4:	687b      	ldr	r3, [r7, #4]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <_close>:

int _close(int file)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
	return -1;
 8001ec6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ee6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <_isatty>:

int _isatty(int file)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
	return 1;
 8001efe:	2301      	movs	r3, #1
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
	return 0;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3714      	adds	r7, #20
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
	...

08001f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f30:	4a14      	ldr	r2, [pc, #80]	; (8001f84 <_sbrk+0x5c>)
 8001f32:	4b15      	ldr	r3, [pc, #84]	; (8001f88 <_sbrk+0x60>)
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f3c:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <_sbrk+0x64>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d102      	bne.n	8001f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f44:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <_sbrk+0x64>)
 8001f46:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <_sbrk+0x68>)
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <_sbrk+0x64>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d207      	bcs.n	8001f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f58:	f003 ff4c 	bl	8005df4 <__errno>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	220c      	movs	r2, #12
 8001f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
 8001f66:	e009      	b.n	8001f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f68:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6e:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <_sbrk+0x64>)
 8001f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20020000 	.word	0x20020000
 8001f88:	00000400 	.word	0x00000400
 8001f8c:	20000570 	.word	0x20000570
 8001f90:	20000588 	.word	0x20000588

08001f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <SystemInit+0x20>)
 8001f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9e:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <SystemInit+0x20>)
 8001fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fbc:	480d      	ldr	r0, [pc, #52]	; (8001ff4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fbe:	490e      	ldr	r1, [pc, #56]	; (8001ff8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fc0:	4a0e      	ldr	r2, [pc, #56]	; (8001ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fd4:	4c0b      	ldr	r4, [pc, #44]	; (8002004 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fe2:	f7ff ffd7 	bl	8001f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fe6:	f003 ff0b 	bl	8005e00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fea:	f7ff f87d 	bl	80010e8 <main>
  bx  lr    
 8001fee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ff0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ffc:	0800ac6c 	.word	0x0800ac6c
  ldr r2, =_sbss
 8002000:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002004:	20000588 	.word	0x20000588

08002008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	; (800204c <HAL_Init+0x40>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800201a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	; (800204c <HAL_Init+0x40>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002026:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	; (800204c <HAL_Init+0x40>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002032:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f001 fbbb 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f808 	bl	8002050 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002040:	f7ff fca0 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023c00 	.word	0x40023c00

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f001 fbd3 	bl	800381a <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f001 fb9b 	bl	80037c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	; (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000008 	.word	0x20000008
 80020ac:	20000004 	.word	0x20000004

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008
 80020d4:	20000574 	.word	0x20000574

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	20000574 	.word	0x20000574

080020f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff ffee 	bl	80020d8 <HAL_GetTick>
 80020fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002108:	d005      	beq.n	8002116 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800210a:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <HAL_Delay+0x44>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002116:	bf00      	nop
 8002118:	f7ff ffde 	bl	80020d8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8f7      	bhi.n	8002118 <HAL_Delay+0x28>
  {
  }
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000008 	.word	0x20000008

08002138 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e033      	b.n	80021b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	2b00      	cmp	r3, #0
 8002154:	d109      	bne.n	800216a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff fc3c 	bl	80019d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 0310 	and.w	r3, r3, #16
 8002172:	2b00      	cmp	r3, #0
 8002174:	d118      	bne.n	80021a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800217e:	f023 0302 	bic.w	r3, r3, #2
 8002182:	f043 0202 	orr.w	r2, r3, #2
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fad8 	bl	8002740 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f023 0303 	bic.w	r3, r3, #3
 800219e:	f043 0201 	orr.w	r2, r3, #1
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	641a      	str	r2, [r3, #64]	; 0x40
 80021a6:	e001      	b.n	80021ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d101      	bne.n	80021da <HAL_ADC_Start+0x1a>
 80021d6:	2302      	movs	r3, #2
 80021d8:	e0b2      	b.n	8002340 <HAL_ADC_Start+0x180>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d018      	beq.n	8002222 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002200:	4b52      	ldr	r3, [pc, #328]	; (800234c <HAL_ADC_Start+0x18c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a52      	ldr	r2, [pc, #328]	; (8002350 <HAL_ADC_Start+0x190>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9a      	lsrs	r2, r3, #18
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002214:	e002      	b.n	800221c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	3b01      	subs	r3, #1
 800221a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f9      	bne.n	8002216 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b01      	cmp	r3, #1
 800222e:	d17a      	bne.n	8002326 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224e:	2b00      	cmp	r3, #0
 8002250:	d007      	beq.n	8002262 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800225a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800226e:	d106      	bne.n	800227e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002274:	f023 0206 	bic.w	r2, r3, #6
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	645a      	str	r2, [r3, #68]	; 0x44
 800227c:	e002      	b.n	8002284 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800228c:	4b31      	ldr	r3, [pc, #196]	; (8002354 <HAL_ADC_Start+0x194>)
 800228e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002298:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d12a      	bne.n	80022fc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a2b      	ldr	r2, [pc, #172]	; (8002358 <HAL_ADC_Start+0x198>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d015      	beq.n	80022dc <HAL_ADC_Start+0x11c>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a29      	ldr	r2, [pc, #164]	; (800235c <HAL_ADC_Start+0x19c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d105      	bne.n	80022c6 <HAL_ADC_Start+0x106>
 80022ba:	4b26      	ldr	r3, [pc, #152]	; (8002354 <HAL_ADC_Start+0x194>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 031f 	and.w	r3, r3, #31
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a25      	ldr	r2, [pc, #148]	; (8002360 <HAL_ADC_Start+0x1a0>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d136      	bne.n	800233e <HAL_ADC_Start+0x17e>
 80022d0:	4b20      	ldr	r3, [pc, #128]	; (8002354 <HAL_ADC_Start+0x194>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d130      	bne.n	800233e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d129      	bne.n	800233e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	e020      	b.n	800233e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a15      	ldr	r2, [pc, #84]	; (8002358 <HAL_ADC_Start+0x198>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d11b      	bne.n	800233e <HAL_ADC_Start+0x17e>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d114      	bne.n	800233e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	e00b      	b.n	800233e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f043 0210 	orr.w	r2, r3, #16
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002336:	f043 0201 	orr.w	r2, r3, #1
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	20000000 	.word	0x20000000
 8002350:	431bde83 	.word	0x431bde83
 8002354:	40012300 	.word	0x40012300
 8002358:	40012000 	.word	0x40012000
 800235c:	40012100 	.word	0x40012100
 8002360:	40012200 	.word	0x40012200

08002364 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_ADC_Stop+0x16>
 8002376:	2302      	movs	r3, #2
 8002378:	e021      	b.n	80023be <HAL_ADC_Stop+0x5a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 0201 	bic.w	r2, r2, #1
 8002390:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b00      	cmp	r3, #0
 800239e:	d109      	bne.n	80023b4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023a8:	f023 0301 	bic.w	r3, r3, #1
 80023ac:	f043 0201 	orr.w	r2, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023e6:	d113      	bne.n	8002410 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023f6:	d10b      	bne.n	8002410 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f043 0220 	orr.w	r2, r3, #32
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e063      	b.n	80024d8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002410:	f7ff fe62 	bl	80020d8 <HAL_GetTick>
 8002414:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002416:	e021      	b.n	800245c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241e:	d01d      	beq.n	800245c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d007      	beq.n	8002436 <HAL_ADC_PollForConversion+0x6c>
 8002426:	f7ff fe57 	bl	80020d8 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d212      	bcs.n	800245c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b02      	cmp	r3, #2
 8002442:	d00b      	beq.n	800245c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f043 0204 	orr.w	r2, r3, #4
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e03d      	b.n	80024d8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b02      	cmp	r3, #2
 8002468:	d1d6      	bne.n	8002418 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f06f 0212 	mvn.w	r2, #18
 8002472:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d123      	bne.n	80024d6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002492:	2b00      	cmp	r3, #0
 8002494:	d11f      	bne.n	80024d6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d006      	beq.n	80024b2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d111      	bne.n	80024d6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d105      	bne.n	80024d6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	f043 0201 	orr.w	r2, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_ADC_ConfigChannel+0x1c>
 8002514:	2302      	movs	r3, #2
 8002516:	e105      	b.n	8002724 <HAL_ADC_ConfigChannel+0x228>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b09      	cmp	r3, #9
 8002526:	d925      	bls.n	8002574 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68d9      	ldr	r1, [r3, #12]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	b29b      	uxth	r3, r3
 8002534:	461a      	mov	r2, r3
 8002536:	4613      	mov	r3, r2
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	4413      	add	r3, r2
 800253c:	3b1e      	subs	r3, #30
 800253e:	2207      	movs	r2, #7
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43da      	mvns	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	400a      	ands	r2, r1
 800254c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68d9      	ldr	r1, [r3, #12]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	b29b      	uxth	r3, r3
 800255e:	4618      	mov	r0, r3
 8002560:	4603      	mov	r3, r0
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4403      	add	r3, r0
 8002566:	3b1e      	subs	r3, #30
 8002568:	409a      	lsls	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	60da      	str	r2, [r3, #12]
 8002572:	e022      	b.n	80025ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6919      	ldr	r1, [r3, #16]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	b29b      	uxth	r3, r3
 8002580:	461a      	mov	r2, r3
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	2207      	movs	r2, #7
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43da      	mvns	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	400a      	ands	r2, r1
 8002596:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6919      	ldr	r1, [r3, #16]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	689a      	ldr	r2, [r3, #8]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	4603      	mov	r3, r0
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	4403      	add	r3, r0
 80025b0:	409a      	lsls	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b06      	cmp	r3, #6
 80025c0:	d824      	bhi.n	800260c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	3b05      	subs	r3, #5
 80025d4:	221f      	movs	r2, #31
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	400a      	ands	r2, r1
 80025e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	4618      	mov	r0, r3
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	3b05      	subs	r3, #5
 80025fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	635a      	str	r2, [r3, #52]	; 0x34
 800260a:	e04c      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2b0c      	cmp	r3, #12
 8002612:	d824      	bhi.n	800265e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	3b23      	subs	r3, #35	; 0x23
 8002626:	221f      	movs	r2, #31
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43da      	mvns	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	400a      	ands	r2, r1
 8002634:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	b29b      	uxth	r3, r3
 8002642:	4618      	mov	r0, r3
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b23      	subs	r3, #35	; 0x23
 8002650:	fa00 f203 	lsl.w	r2, r0, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	631a      	str	r2, [r3, #48]	; 0x30
 800265c:	e023      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	3b41      	subs	r3, #65	; 0x41
 8002670:	221f      	movs	r2, #31
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	400a      	ands	r2, r1
 800267e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	b29b      	uxth	r3, r3
 800268c:	4618      	mov	r0, r3
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	3b41      	subs	r3, #65	; 0x41
 800269a:	fa00 f203 	lsl.w	r2, r0, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <HAL_ADC_ConfigChannel+0x234>)
 80026a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a21      	ldr	r2, [pc, #132]	; (8002734 <HAL_ADC_ConfigChannel+0x238>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d109      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x1cc>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b12      	cmp	r3, #18
 80026ba:	d105      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a19      	ldr	r2, [pc, #100]	; (8002734 <HAL_ADC_ConfigChannel+0x238>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d123      	bne.n	800271a <HAL_ADC_ConfigChannel+0x21e>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b10      	cmp	r3, #16
 80026d8:	d003      	beq.n	80026e2 <HAL_ADC_ConfigChannel+0x1e6>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b11      	cmp	r3, #17
 80026e0:	d11b      	bne.n	800271a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d111      	bne.n	800271a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026f6:	4b10      	ldr	r3, [pc, #64]	; (8002738 <HAL_ADC_ConfigChannel+0x23c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_ADC_ConfigChannel+0x240>)
 80026fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002700:	0c9a      	lsrs	r2, r3, #18
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800270c:	e002      	b.n	8002714 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	3b01      	subs	r3, #1
 8002712:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f9      	bne.n	800270e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	40012300 	.word	0x40012300
 8002734:	40012000 	.word	0x40012000
 8002738:	20000000 	.word	0x20000000
 800273c:	431bde83 	.word	0x431bde83

08002740 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002748:	4b79      	ldr	r3, [pc, #484]	; (8002930 <ADC_Init+0x1f0>)
 800274a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	431a      	orrs	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002774:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6859      	ldr	r1, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	021a      	lsls	r2, r3, #8
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002798:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6859      	ldr	r1, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6899      	ldr	r1, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d2:	4a58      	ldr	r2, [pc, #352]	; (8002934 <ADC_Init+0x1f4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d022      	beq.n	800281e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6899      	ldr	r1, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	689a      	ldr	r2, [r3, #8]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002808:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6899      	ldr	r1, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	e00f      	b.n	800283e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800282c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800283c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 0202 	bic.w	r2, r2, #2
 800284c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6899      	ldr	r1, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	7e1b      	ldrb	r3, [r3, #24]
 8002858:	005a      	lsls	r2, r3, #1
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01b      	beq.n	80028a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800287a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800288a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6859      	ldr	r1, [r3, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002896:	3b01      	subs	r3, #1
 8002898:	035a      	lsls	r2, r3, #13
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	e007      	b.n	80028b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80028c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	051a      	lsls	r2, r3, #20
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6899      	ldr	r1, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028f6:	025a      	lsls	r2, r3, #9
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800290e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6899      	ldr	r1, [r3, #8]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	029a      	lsls	r2, r3, #10
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	609a      	str	r2, [r3, #8]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	40012300 	.word	0x40012300
 8002934:	0f000001 	.word	0x0f000001

08002938 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e0ed      	b.n	8002b26 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7ff f880 	bl	8001a5c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800296c:	f7ff fbb4 	bl	80020d8 <HAL_GetTick>
 8002970:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002972:	e012      	b.n	800299a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002974:	f7ff fbb0 	bl	80020d8 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b0a      	cmp	r3, #10
 8002980:	d90b      	bls.n	800299a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2205      	movs	r2, #5
 8002992:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0c5      	b.n	8002b26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0e5      	beq.n	8002974 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0202 	bic.w	r2, r2, #2
 80029b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029b8:	f7ff fb8e 	bl	80020d8 <HAL_GetTick>
 80029bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029be:	e012      	b.n	80029e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029c0:	f7ff fb8a 	bl	80020d8 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b0a      	cmp	r3, #10
 80029cc:	d90b      	bls.n	80029e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2205      	movs	r2, #5
 80029de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e09f      	b.n	8002b26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1e5      	bne.n	80029c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	7e1b      	ldrb	r3, [r3, #24]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d108      	bne.n	8002a0e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	e007      	b.n	8002a1e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	7e5b      	ldrb	r3, [r3, #25]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d108      	bne.n	8002a38 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e007      	b.n	8002a48 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a46:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7e9b      	ldrb	r3, [r3, #26]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d108      	bne.n	8002a62 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0220 	orr.w	r2, r2, #32
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e007      	b.n	8002a72 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0220 	bic.w	r2, r2, #32
 8002a70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7edb      	ldrb	r3, [r3, #27]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d108      	bne.n	8002a8c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0210 	bic.w	r2, r2, #16
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e007      	b.n	8002a9c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0210 	orr.w	r2, r2, #16
 8002a9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	7f1b      	ldrb	r3, [r3, #28]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d108      	bne.n	8002ab6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0208 	orr.w	r2, r2, #8
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e007      	b.n	8002ac6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0208 	bic.w	r2, r2, #8
 8002ac4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	7f5b      	ldrb	r3, [r3, #29]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d108      	bne.n	8002ae0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f042 0204 	orr.w	r2, r2, #4
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	e007      	b.n	8002af0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0204 	bic.w	r2, r2, #4
 8002aee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	431a      	orrs	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	ea42 0103 	orr.w	r1, r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	1e5a      	subs	r2, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b46:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b48:	7cfb      	ldrb	r3, [r7, #19]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d003      	beq.n	8002b56 <HAL_CAN_ConfigFilter+0x26>
 8002b4e:	7cfb      	ldrb	r3, [r7, #19]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	f040 80be 	bne.w	8002cd2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002b56:	4b65      	ldr	r3, [pc, #404]	; (8002cec <HAL_CAN_ConfigFilter+0x1bc>)
 8002b58:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b60:	f043 0201 	orr.w	r2, r3, #1
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b70:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	431a      	orrs	r2, r3
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	2201      	movs	r2, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	401a      	ands	r2, r3
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d123      	bne.n	8002c00 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bda:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	3248      	adds	r2, #72	; 0x48
 8002be0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bf4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bf6:	6979      	ldr	r1, [r7, #20]
 8002bf8:	3348      	adds	r3, #72	; 0x48
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	440b      	add	r3, r1
 8002bfe:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d122      	bne.n	8002c4e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	431a      	orrs	r2, r3
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c28:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	3248      	adds	r2, #72	; 0x48
 8002c2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c42:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c44:	6979      	ldr	r1, [r7, #20]
 8002c46:	3348      	adds	r3, #72	; 0x48
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	440b      	add	r3, r1
 8002c4c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	401a      	ands	r2, r3
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c68:	e007      	b.n	8002c7a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d109      	bne.n	8002c96 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	401a      	ands	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c94:	e007      	b.n	8002ca6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d107      	bne.n	8002cbe <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cc4:	f023 0201 	bic.w	r2, r3, #1
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e006      	b.n	8002ce0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
  }
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	371c      	adds	r7, #28
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	40006400 	.word	0x40006400

08002cf0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d12e      	bne.n	8002d62 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d1c:	f7ff f9dc 	bl	80020d8 <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d22:	e012      	b.n	8002d4a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d24:	f7ff f9d8 	bl	80020d8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b0a      	cmp	r3, #10
 8002d30:	d90b      	bls.n	8002d4a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2205      	movs	r2, #5
 8002d42:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e012      	b.n	8002d70 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1e5      	bne.n	8002d24 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e006      	b.n	8002d70 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
  }
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b089      	sub	sp, #36	; 0x24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d8c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d96:	7ffb      	ldrb	r3, [r7, #31]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d003      	beq.n	8002da4 <HAL_CAN_AddTxMessage+0x2c>
 8002d9c:	7ffb      	ldrb	r3, [r7, #31]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	f040 80b8 	bne.w	8002f14 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10a      	bne.n	8002dc4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d105      	bne.n	8002dc4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 80a0 	beq.w	8002f04 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	0e1b      	lsrs	r3, r3, #24
 8002dc8:	f003 0303 	and.w	r3, r3, #3
 8002dcc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d907      	bls.n	8002de4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e09e      	b.n	8002f22 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002de4:	2201      	movs	r2, #1
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	409a      	lsls	r2, r3
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10d      	bne.n	8002e12 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e00:	68f9      	ldr	r1, [r7, #12]
 8002e02:	6809      	ldr	r1, [r1, #0]
 8002e04:	431a      	orrs	r2, r3
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	3318      	adds	r3, #24
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	440b      	add	r3, r1
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	e00f      	b.n	8002e32 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e1c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e22:	68f9      	ldr	r1, [r7, #12]
 8002e24:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e26:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	3318      	adds	r3, #24
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	440b      	add	r3, r1
 8002e30:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6819      	ldr	r1, [r3, #0]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	3318      	adds	r3, #24
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	440b      	add	r3, r1
 8002e42:	3304      	adds	r3, #4
 8002e44:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	7d1b      	ldrb	r3, [r3, #20]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d111      	bne.n	8002e72 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	3318      	adds	r3, #24
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	4413      	add	r3, r2
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	6811      	ldr	r1, [r2, #0]
 8002e62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	3318      	adds	r3, #24
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	440b      	add	r3, r1
 8002e6e:	3304      	adds	r3, #4
 8002e70:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3307      	adds	r3, #7
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	061a      	lsls	r2, r3, #24
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3306      	adds	r3, #6
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	041b      	lsls	r3, r3, #16
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3305      	adds	r3, #5
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	3204      	adds	r2, #4
 8002e92:	7812      	ldrb	r2, [r2, #0]
 8002e94:	4610      	mov	r0, r2
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	6811      	ldr	r1, [r2, #0]
 8002e9a:	ea43 0200 	orr.w	r2, r3, r0
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	440b      	add	r3, r1
 8002ea4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002ea8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3303      	adds	r3, #3
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	061a      	lsls	r2, r3, #24
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3302      	adds	r3, #2
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	041b      	lsls	r3, r3, #16
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	021b      	lsls	r3, r3, #8
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	4610      	mov	r0, r2
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	6811      	ldr	r1, [r2, #0]
 8002ed0:	ea43 0200 	orr.w	r2, r3, r0
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	440b      	add	r3, r1
 8002eda:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002ede:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	3318      	adds	r3, #24
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	4413      	add	r3, r2
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	6811      	ldr	r1, [r2, #0]
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	3318      	adds	r3, #24
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	440b      	add	r3, r1
 8002efe:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	e00e      	b.n	8002f22 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e006      	b.n	8002f22 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3724      	adds	r7, #36	; 0x24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b087      	sub	sp, #28
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f42:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f44:	7dfb      	ldrb	r3, [r7, #23]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d003      	beq.n	8002f52 <HAL_CAN_GetRxMessage+0x24>
 8002f4a:	7dfb      	ldrb	r3, [r7, #23]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	f040 80f3 	bne.w	8003138 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10e      	bne.n	8002f76 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d116      	bne.n	8002f94 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e0e7      	b.n	8003146 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	f003 0303 	and.w	r3, r3, #3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d107      	bne.n	8002f94 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0d8      	b.n	8003146 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	331b      	adds	r3, #27
 8002f9c:	011b      	lsls	r3, r3, #4
 8002f9e:	4413      	add	r3, r2
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0204 	and.w	r2, r3, #4
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10c      	bne.n	8002fcc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	331b      	adds	r3, #27
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	4413      	add	r3, r2
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	0d5b      	lsrs	r3, r3, #21
 8002fc2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	601a      	str	r2, [r3, #0]
 8002fca:	e00b      	b.n	8002fe4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	331b      	adds	r3, #27
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	4413      	add	r3, r2
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	08db      	lsrs	r3, r3, #3
 8002fdc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	331b      	adds	r3, #27
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	4413      	add	r3, r2
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0202 	and.w	r2, r3, #2
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	331b      	adds	r3, #27
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	4413      	add	r3, r2
 8003006:	3304      	adds	r3, #4
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 020f 	and.w	r2, r3, #15
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	331b      	adds	r3, #27
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4413      	add	r3, r2
 800301e:	3304      	adds	r3, #4
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	0a1b      	lsrs	r3, r3, #8
 8003024:	b2da      	uxtb	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	331b      	adds	r3, #27
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	4413      	add	r3, r2
 8003036:	3304      	adds	r3, #4
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	0c1b      	lsrs	r3, r3, #16
 800303c:	b29a      	uxth	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	4413      	add	r3, r2
 800304c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	4413      	add	r3, r2
 8003062:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	0a1a      	lsrs	r2, r3, #8
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	3301      	adds	r3, #1
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	4413      	add	r3, r2
 800307c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	0c1a      	lsrs	r2, r3, #16
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	3302      	adds	r3, #2
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	4413      	add	r3, r2
 8003096:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	0e1a      	lsrs	r2, r3, #24
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	3303      	adds	r3, #3
 80030a2:	b2d2      	uxtb	r2, r2
 80030a4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	011b      	lsls	r3, r3, #4
 80030ae:	4413      	add	r3, r2
 80030b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	3304      	adds	r3, #4
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	0a1a      	lsrs	r2, r3, #8
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	3305      	adds	r3, #5
 80030d4:	b2d2      	uxtb	r2, r2
 80030d6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	4413      	add	r3, r2
 80030e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	0c1a      	lsrs	r2, r3, #16
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	3306      	adds	r3, #6
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0e1a      	lsrs	r2, r3, #24
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	3307      	adds	r3, #7
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d108      	bne.n	8003124 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68da      	ldr	r2, [r3, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0220 	orr.w	r2, r2, #32
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	e007      	b.n	8003134 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0220 	orr.w	r2, r2, #32
 8003132:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	e006      	b.n	8003146 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
  }
}
 8003146:	4618      	mov	r0, r3
 8003148:	371c      	adds	r7, #28
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003152:	b480      	push	{r7}
 8003154:	b085      	sub	sp, #20
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003162:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d002      	beq.n	8003170 <HAL_CAN_ActivateNotification+0x1e>
 800316a:	7bfb      	ldrb	r3, [r7, #15]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d109      	bne.n	8003184 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6959      	ldr	r1, [r3, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003180:	2300      	movs	r3, #0
 8003182:	e006      	b.n	8003192 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
  }
}
 8003192:	4618      	mov	r0, r3
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b08a      	sub	sp, #40	; 0x28
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80031a6:	2300      	movs	r3, #0
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80031da:	6a3b      	ldr	r3, [r7, #32]
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d07c      	beq.n	80032de <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d023      	beq.n	8003236 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2201      	movs	r2, #1
 80031f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d003      	beq.n	8003208 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f983 	bl	800350c <HAL_CAN_TxMailbox0CompleteCallback>
 8003206:	e016      	b.n	8003236 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	f003 0304 	and.w	r3, r3, #4
 800320e:	2b00      	cmp	r3, #0
 8003210:	d004      	beq.n	800321c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
 800321a:	e00c      	b.n	8003236 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d004      	beq.n	8003230 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800322c:	627b      	str	r3, [r7, #36]	; 0x24
 800322e:	e002      	b.n	8003236 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f989 	bl	8003548 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323c:	2b00      	cmp	r3, #0
 800323e:	d024      	beq.n	800328a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003248:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f963 	bl	8003520 <HAL_CAN_TxMailbox1CompleteCallback>
 800325a:	e016      	b.n	800328a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003262:	2b00      	cmp	r3, #0
 8003264:	d004      	beq.n	8003270 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
 800326e:	e00c      	b.n	800328a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003276:	2b00      	cmp	r3, #0
 8003278:	d004      	beq.n	8003284 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
 8003282:	e002      	b.n	800328a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f969 	bl	800355c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d024      	beq.n	80032de <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800329c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f943 	bl	8003534 <HAL_CAN_TxMailbox2CompleteCallback>
 80032ae:	e016      	b.n	80032de <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d004      	beq.n	80032c4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24
 80032c2:	e00c      	b.n	80032de <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d004      	beq.n	80032d8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
 80032d6:	e002      	b.n	80032de <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f949 	bl	8003570 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00c      	beq.n	8003302 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	f003 0310 	and.w	r3, r3, #16
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d007      	beq.n	8003302 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032f8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2210      	movs	r2, #16
 8003300:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003302:	6a3b      	ldr	r3, [r7, #32]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d006      	beq.n	8003324 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2208      	movs	r2, #8
 800331c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f93a 	bl	8003598 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003324:	6a3b      	ldr	r3, [r7, #32]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d009      	beq.n	8003342 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d002      	beq.n	8003342 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f921 	bl	8003584 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00c      	beq.n	8003366 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b00      	cmp	r3, #0
 8003354:	d007      	beq.n	8003366 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800335c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2210      	movs	r2, #16
 8003364:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00b      	beq.n	8003388 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f003 0308 	and.w	r3, r3, #8
 8003376:	2b00      	cmp	r3, #0
 8003378:	d006      	beq.n	8003388 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2208      	movs	r2, #8
 8003380:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f91c 	bl	80035c0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	f003 0310 	and.w	r3, r3, #16
 800338e:	2b00      	cmp	r3, #0
 8003390:	d009      	beq.n	80033a6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f903 	bl	80035ac <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00b      	beq.n	80033c8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d006      	beq.n	80033c8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2210      	movs	r2, #16
 80033c0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f906 	bl	80035d4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00b      	beq.n	80033ea <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d006      	beq.n	80033ea <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2208      	movs	r2, #8
 80033e2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f8ff 	bl	80035e8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80033ea:	6a3b      	ldr	r3, [r7, #32]
 80033ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d07b      	beq.n	80034ec <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d072      	beq.n	80034e4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033fe:	6a3b      	ldr	r3, [r7, #32]
 8003400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003420:	2b00      	cmp	r3, #0
 8003422:	d008      	beq.n	8003436 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003430:	f043 0302 	orr.w	r3, r3, #2
 8003434:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003436:	6a3b      	ldr	r3, [r7, #32]
 8003438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800343c:	2b00      	cmp	r3, #0
 800343e:	d008      	beq.n	8003452 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	f043 0304 	orr.w	r3, r3, #4
 8003450:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003452:	6a3b      	ldr	r3, [r7, #32]
 8003454:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003458:	2b00      	cmp	r3, #0
 800345a:	d043      	beq.n	80034e4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003462:	2b00      	cmp	r3, #0
 8003464:	d03e      	beq.n	80034e4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800346c:	2b60      	cmp	r3, #96	; 0x60
 800346e:	d02b      	beq.n	80034c8 <HAL_CAN_IRQHandler+0x32a>
 8003470:	2b60      	cmp	r3, #96	; 0x60
 8003472:	d82e      	bhi.n	80034d2 <HAL_CAN_IRQHandler+0x334>
 8003474:	2b50      	cmp	r3, #80	; 0x50
 8003476:	d022      	beq.n	80034be <HAL_CAN_IRQHandler+0x320>
 8003478:	2b50      	cmp	r3, #80	; 0x50
 800347a:	d82a      	bhi.n	80034d2 <HAL_CAN_IRQHandler+0x334>
 800347c:	2b40      	cmp	r3, #64	; 0x40
 800347e:	d019      	beq.n	80034b4 <HAL_CAN_IRQHandler+0x316>
 8003480:	2b40      	cmp	r3, #64	; 0x40
 8003482:	d826      	bhi.n	80034d2 <HAL_CAN_IRQHandler+0x334>
 8003484:	2b30      	cmp	r3, #48	; 0x30
 8003486:	d010      	beq.n	80034aa <HAL_CAN_IRQHandler+0x30c>
 8003488:	2b30      	cmp	r3, #48	; 0x30
 800348a:	d822      	bhi.n	80034d2 <HAL_CAN_IRQHandler+0x334>
 800348c:	2b10      	cmp	r3, #16
 800348e:	d002      	beq.n	8003496 <HAL_CAN_IRQHandler+0x2f8>
 8003490:	2b20      	cmp	r3, #32
 8003492:	d005      	beq.n	80034a0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003494:	e01d      	b.n	80034d2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	f043 0308 	orr.w	r3, r3, #8
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800349e:	e019      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	f043 0310 	orr.w	r3, r3, #16
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034a8:	e014      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80034aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ac:	f043 0320 	orr.w	r3, r3, #32
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034b2:	e00f      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80034b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034bc:	e00a      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80034be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034c6:	e005      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034d0:	e000      	b.n	80034d4 <HAL_CAN_IRQHandler+0x336>
            break;
 80034d2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699a      	ldr	r2, [r3, #24]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80034e2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2204      	movs	r2, #4
 80034ea:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d008      	beq.n	8003504 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f87c 	bl	80035fc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003504:	bf00      	nop
 8003506:	3728      	adds	r7, #40	; 0x28
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003620:	4b0c      	ldr	r3, [pc, #48]	; (8003654 <__NVIC_SetPriorityGrouping+0x44>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800362c:	4013      	ands	r3, r2
 800362e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003638:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800363c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003642:	4a04      	ldr	r2, [pc, #16]	; (8003654 <__NVIC_SetPriorityGrouping+0x44>)
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	60d3      	str	r3, [r2, #12]
}
 8003648:	bf00      	nop
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800365c:	4b04      	ldr	r3, [pc, #16]	; (8003670 <__NVIC_GetPriorityGrouping+0x18>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	0a1b      	lsrs	r3, r3, #8
 8003662:	f003 0307 	and.w	r3, r3, #7
}
 8003666:	4618      	mov	r0, r3
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	e000ed00 	.word	0xe000ed00

08003674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003682:	2b00      	cmp	r3, #0
 8003684:	db0b      	blt.n	800369e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	f003 021f 	and.w	r2, r3, #31
 800368c:	4907      	ldr	r1, [pc, #28]	; (80036ac <__NVIC_EnableIRQ+0x38>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	2001      	movs	r0, #1
 8003696:	fa00 f202 	lsl.w	r2, r0, r2
 800369a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000e100 	.word	0xe000e100

080036b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	6039      	str	r1, [r7, #0]
 80036ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	db0a      	blt.n	80036da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	490c      	ldr	r1, [pc, #48]	; (80036fc <__NVIC_SetPriority+0x4c>)
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	0112      	lsls	r2, r2, #4
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	440b      	add	r3, r1
 80036d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d8:	e00a      	b.n	80036f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	4908      	ldr	r1, [pc, #32]	; (8003700 <__NVIC_SetPriority+0x50>)
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	3b04      	subs	r3, #4
 80036e8:	0112      	lsls	r2, r2, #4
 80036ea:	b2d2      	uxtb	r2, r2
 80036ec:	440b      	add	r3, r1
 80036ee:	761a      	strb	r2, [r3, #24]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	e000e100 	.word	0xe000e100
 8003700:	e000ed00 	.word	0xe000ed00

08003704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003704:	b480      	push	{r7}
 8003706:	b089      	sub	sp, #36	; 0x24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	f1c3 0307 	rsb	r3, r3, #7
 800371e:	2b04      	cmp	r3, #4
 8003720:	bf28      	it	cs
 8003722:	2304      	movcs	r3, #4
 8003724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3304      	adds	r3, #4
 800372a:	2b06      	cmp	r3, #6
 800372c:	d902      	bls.n	8003734 <NVIC_EncodePriority+0x30>
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	3b03      	subs	r3, #3
 8003732:	e000      	b.n	8003736 <NVIC_EncodePriority+0x32>
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003738:	f04f 32ff 	mov.w	r2, #4294967295
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43da      	mvns	r2, r3
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	401a      	ands	r2, r3
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800374c:	f04f 31ff 	mov.w	r1, #4294967295
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	fa01 f303 	lsl.w	r3, r1, r3
 8003756:	43d9      	mvns	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800375c:	4313      	orrs	r3, r2
         );
}
 800375e:	4618      	mov	r0, r3
 8003760:	3724      	adds	r7, #36	; 0x24
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800377c:	d301      	bcc.n	8003782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377e:	2301      	movs	r3, #1
 8003780:	e00f      	b.n	80037a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003782:	4a0a      	ldr	r2, [pc, #40]	; (80037ac <SysTick_Config+0x40>)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3b01      	subs	r3, #1
 8003788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378a:	210f      	movs	r1, #15
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f7ff ff8e 	bl	80036b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <SysTick_Config+0x40>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379a:	4b04      	ldr	r3, [pc, #16]	; (80037ac <SysTick_Config+0x40>)
 800379c:	2207      	movs	r2, #7
 800379e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	e000e010 	.word	0xe000e010

080037b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff29 	bl	8003610 <__NVIC_SetPriorityGrouping>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	4603      	mov	r3, r0
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d8:	f7ff ff3e 	bl	8003658 <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff8e 	bl	8003704 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5d 	bl	80036b0 <__NVIC_SetPriority>
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff31 	bl	8003674 <__NVIC_EnableIRQ>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff ffa2 	bl	800376c <SysTick_Config>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	; 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003846:	2300      	movs	r3, #0
 8003848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e16b      	b.n	8003b28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003850:	2201      	movs	r2, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	429a      	cmp	r2, r3
 800386a:	f040 815a 	bne.w	8003b22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d005      	beq.n	8003886 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003882:	2b02      	cmp	r3, #2
 8003884:	d130      	bne.n	80038e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	2203      	movs	r2, #3
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	4013      	ands	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038bc:	2201      	movs	r2, #1
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 0201 	and.w	r2, r3, #1
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d017      	beq.n	8003924 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 0303 	and.w	r3, r3, #3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d123      	bne.n	8003978 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	08da      	lsrs	r2, r3, #3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3208      	adds	r2, #8
 8003938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	220f      	movs	r2, #15
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	08da      	lsrs	r2, r3, #3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3208      	adds	r2, #8
 8003972:	69b9      	ldr	r1, [r7, #24]
 8003974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	2203      	movs	r2, #3
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4013      	ands	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0203 	and.w	r2, r3, #3
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80b4 	beq.w	8003b22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	4b60      	ldr	r3, [pc, #384]	; (8003b40 <HAL_GPIO_Init+0x30c>)
 80039c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c2:	4a5f      	ldr	r2, [pc, #380]	; (8003b40 <HAL_GPIO_Init+0x30c>)
 80039c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039c8:	6453      	str	r3, [r2, #68]	; 0x44
 80039ca:	4b5d      	ldr	r3, [pc, #372]	; (8003b40 <HAL_GPIO_Init+0x30c>)
 80039cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039d2:	60fb      	str	r3, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039d6:	4a5b      	ldr	r2, [pc, #364]	; (8003b44 <HAL_GPIO_Init+0x310>)
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	089b      	lsrs	r3, r3, #2
 80039dc:	3302      	adds	r3, #2
 80039de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	220f      	movs	r2, #15
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a52      	ldr	r2, [pc, #328]	; (8003b48 <HAL_GPIO_Init+0x314>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d02b      	beq.n	8003a5a <HAL_GPIO_Init+0x226>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a51      	ldr	r2, [pc, #324]	; (8003b4c <HAL_GPIO_Init+0x318>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d025      	beq.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a50      	ldr	r2, [pc, #320]	; (8003b50 <HAL_GPIO_Init+0x31c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d01f      	beq.n	8003a52 <HAL_GPIO_Init+0x21e>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a4f      	ldr	r2, [pc, #316]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d019      	beq.n	8003a4e <HAL_GPIO_Init+0x21a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a4e      	ldr	r2, [pc, #312]	; (8003b58 <HAL_GPIO_Init+0x324>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d013      	beq.n	8003a4a <HAL_GPIO_Init+0x216>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a4d      	ldr	r2, [pc, #308]	; (8003b5c <HAL_GPIO_Init+0x328>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d00d      	beq.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a4c      	ldr	r2, [pc, #304]	; (8003b60 <HAL_GPIO_Init+0x32c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d007      	beq.n	8003a42 <HAL_GPIO_Init+0x20e>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a4b      	ldr	r2, [pc, #300]	; (8003b64 <HAL_GPIO_Init+0x330>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d101      	bne.n	8003a3e <HAL_GPIO_Init+0x20a>
 8003a3a:	2307      	movs	r3, #7
 8003a3c:	e00e      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a3e:	2308      	movs	r3, #8
 8003a40:	e00c      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a42:	2306      	movs	r3, #6
 8003a44:	e00a      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a46:	2305      	movs	r3, #5
 8003a48:	e008      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a4a:	2304      	movs	r3, #4
 8003a4c:	e006      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e004      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e002      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <HAL_GPIO_Init+0x228>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	69fa      	ldr	r2, [r7, #28]
 8003a5e:	f002 0203 	and.w	r2, r2, #3
 8003a62:	0092      	lsls	r2, r2, #2
 8003a64:	4093      	lsls	r3, r2
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a6c:	4935      	ldr	r1, [pc, #212]	; (8003b44 <HAL_GPIO_Init+0x310>)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	089b      	lsrs	r3, r3, #2
 8003a72:	3302      	adds	r3, #2
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a7a:	4b3b      	ldr	r3, [pc, #236]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	43db      	mvns	r3, r3
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	4013      	ands	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a9e:	4a32      	ldr	r2, [pc, #200]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003aa4:	4b30      	ldr	r3, [pc, #192]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac8:	4a27      	ldr	r2, [pc, #156]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ace:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4013      	ands	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003af2:	4a1d      	ldr	r2, [pc, #116]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af8:	4b1b      	ldr	r3, [pc, #108]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	43db      	mvns	r3, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b1c:	4a12      	ldr	r2, [pc, #72]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	3301      	adds	r3, #1
 8003b26:	61fb      	str	r3, [r7, #28]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	2b0f      	cmp	r3, #15
 8003b2c:	f67f ae90 	bls.w	8003850 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b30:	bf00      	nop
 8003b32:	bf00      	nop
 8003b34:	3724      	adds	r7, #36	; 0x24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40013800 	.word	0x40013800
 8003b48:	40020000 	.word	0x40020000
 8003b4c:	40020400 	.word	0x40020400
 8003b50:	40020800 	.word	0x40020800
 8003b54:	40020c00 	.word	0x40020c00
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40021400 	.word	0x40021400
 8003b60:	40021800 	.word	0x40021800
 8003b64:	40021c00 	.word	0x40021c00
 8003b68:	40013c00 	.word	0x40013c00

08003b6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	887b      	ldrh	r3, [r7, #2]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
 8003b88:	e001      	b.n	8003b8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	807b      	strh	r3, [r7, #2]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bac:	787b      	ldrb	r3, [r7, #1]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bb2:	887a      	ldrh	r2, [r7, #2]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bb8:	e003      	b.n	8003bc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bba:	887b      	ldrh	r3, [r7, #2]
 8003bbc:	041a      	lsls	r2, r3, #16
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	619a      	str	r2, [r3, #24]
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e12b      	b.n	8003e3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d106      	bne.n	8003bfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fd ff88 	bl	8001b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2224      	movs	r2, #36	; 0x24
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0201 	bic.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c34:	f000 fd80 	bl	8004738 <HAL_RCC_GetPCLK1Freq>
 8003c38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	4a81      	ldr	r2, [pc, #516]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d807      	bhi.n	8003c54 <HAL_I2C_Init+0x84>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4a80      	ldr	r2, [pc, #512]	; (8003e48 <HAL_I2C_Init+0x278>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	bf94      	ite	ls
 8003c4c:	2301      	movls	r3, #1
 8003c4e:	2300      	movhi	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e006      	b.n	8003c62 <HAL_I2C_Init+0x92>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4a7d      	ldr	r2, [pc, #500]	; (8003e4c <HAL_I2C_Init+0x27c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	bf94      	ite	ls
 8003c5c:	2301      	movls	r3, #1
 8003c5e:	2300      	movhi	r3, #0
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e0e7      	b.n	8003e3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4a78      	ldr	r2, [pc, #480]	; (8003e50 <HAL_I2C_Init+0x280>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0c9b      	lsrs	r3, r3, #18
 8003c74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	4a6a      	ldr	r2, [pc, #424]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d802      	bhi.n	8003ca4 <HAL_I2C_Init+0xd4>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	e009      	b.n	8003cb8 <HAL_I2C_Init+0xe8>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003caa:	fb02 f303 	mul.w	r3, r2, r3
 8003cae:	4a69      	ldr	r2, [pc, #420]	; (8003e54 <HAL_I2C_Init+0x284>)
 8003cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb4:	099b      	lsrs	r3, r3, #6
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	495c      	ldr	r1, [pc, #368]	; (8003e44 <HAL_I2C_Init+0x274>)
 8003cd4:	428b      	cmp	r3, r1
 8003cd6:	d819      	bhi.n	8003d0c <HAL_I2C_Init+0x13c>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	1e59      	subs	r1, r3, #1
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce6:	1c59      	adds	r1, r3, #1
 8003ce8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003cec:	400b      	ands	r3, r1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <HAL_I2C_Init+0x138>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	1e59      	subs	r1, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d00:	3301      	adds	r3, #1
 8003d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d06:	e051      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d08:	2304      	movs	r3, #4
 8003d0a:	e04f      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d111      	bne.n	8003d38 <HAL_I2C_Init+0x168>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	1e58      	subs	r0, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6859      	ldr	r1, [r3, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	440b      	add	r3, r1
 8003d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d26:	3301      	adds	r3, #1
 8003d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	e012      	b.n	8003d5e <HAL_I2C_Init+0x18e>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1e58      	subs	r0, r3, #1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6859      	ldr	r1, [r3, #4]
 8003d40:	460b      	mov	r3, r1
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	0099      	lsls	r1, r3, #2
 8003d48:	440b      	add	r3, r1
 8003d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <HAL_I2C_Init+0x196>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e022      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10e      	bne.n	8003d8c <HAL_I2C_Init+0x1bc>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	1e58      	subs	r0, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6859      	ldr	r1, [r3, #4]
 8003d76:	460b      	mov	r3, r1
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	440b      	add	r3, r1
 8003d7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d80:	3301      	adds	r3, #1
 8003d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d8a:	e00f      	b.n	8003dac <HAL_I2C_Init+0x1dc>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1e58      	subs	r0, r3, #1
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6859      	ldr	r1, [r3, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	0099      	lsls	r1, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da2:	3301      	adds	r3, #1
 8003da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dac:	6879      	ldr	r1, [r7, #4]
 8003dae:	6809      	ldr	r1, [r1, #0]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6911      	ldr	r1, [r2, #16]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	68d2      	ldr	r2, [r2, #12]
 8003de6:	4311      	orrs	r1, r2
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6812      	ldr	r2, [r2, #0]
 8003dec:	430b      	orrs	r3, r1
 8003dee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	000186a0 	.word	0x000186a0
 8003e48:	001e847f 	.word	0x001e847f
 8003e4c:	003d08ff 	.word	0x003d08ff
 8003e50:	431bde83 	.word	0x431bde83
 8003e54:	10624dd3 	.word	0x10624dd3

08003e58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e267      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d075      	beq.n	8003f62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e76:	4b88      	ldr	r3, [pc, #544]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 030c 	and.w	r3, r3, #12
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d00c      	beq.n	8003e9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e82:	4b85      	ldr	r3, [pc, #532]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e8a:	2b08      	cmp	r3, #8
 8003e8c:	d112      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e8e:	4b82      	ldr	r3, [pc, #520]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e9a:	d10b      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e9c:	4b7e      	ldr	r3, [pc, #504]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d05b      	beq.n	8003f60 <HAL_RCC_OscConfig+0x108>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d157      	bne.n	8003f60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e242      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ebc:	d106      	bne.n	8003ecc <HAL_RCC_OscConfig+0x74>
 8003ebe:	4b76      	ldr	r3, [pc, #472]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a75      	ldr	r2, [pc, #468]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec8:	6013      	str	r3, [r2, #0]
 8003eca:	e01d      	b.n	8003f08 <HAL_RCC_OscConfig+0xb0>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x98>
 8003ed6:	4b70      	ldr	r3, [pc, #448]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a6f      	ldr	r2, [pc, #444]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	4b6d      	ldr	r3, [pc, #436]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a6c      	ldr	r2, [pc, #432]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	e00b      	b.n	8003f08 <HAL_RCC_OscConfig+0xb0>
 8003ef0:	4b69      	ldr	r3, [pc, #420]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a68      	ldr	r2, [pc, #416]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	4b66      	ldr	r3, [pc, #408]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a65      	ldr	r2, [pc, #404]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d013      	beq.n	8003f38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f10:	f7fe f8e2 	bl	80020d8 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f18:	f7fe f8de 	bl	80020d8 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	; 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e207      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2a:	4b5b      	ldr	r3, [pc, #364]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0f0      	beq.n	8003f18 <HAL_RCC_OscConfig+0xc0>
 8003f36:	e014      	b.n	8003f62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f38:	f7fe f8ce 	bl	80020d8 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f40:	f7fe f8ca 	bl	80020d8 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b64      	cmp	r3, #100	; 0x64
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e1f3      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f52:	4b51      	ldr	r3, [pc, #324]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0xe8>
 8003f5e:	e000      	b.n	8003f62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d063      	beq.n	8004036 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f6e:	4b4a      	ldr	r3, [pc, #296]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 030c 	and.w	r3, r3, #12
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00b      	beq.n	8003f92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f7a:	4b47      	ldr	r3, [pc, #284]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d11c      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f86:	4b44      	ldr	r3, [pc, #272]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d116      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f92:	4b41      	ldr	r3, [pc, #260]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_RCC_OscConfig+0x152>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d001      	beq.n	8003faa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e1c7      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003faa:	4b3b      	ldr	r3, [pc, #236]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	4937      	ldr	r1, [pc, #220]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fbe:	e03a      	b.n	8004036 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d020      	beq.n	800400a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fc8:	4b34      	ldr	r3, [pc, #208]	; (800409c <HAL_RCC_OscConfig+0x244>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fce:	f7fe f883 	bl	80020d8 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fd6:	f7fe f87f 	bl	80020d8 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e1a8      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe8:	4b2b      	ldr	r3, [pc, #172]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0f0      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff4:	4b28      	ldr	r3, [pc, #160]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4925      	ldr	r1, [pc, #148]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 8004004:	4313      	orrs	r3, r2
 8004006:	600b      	str	r3, [r1, #0]
 8004008:	e015      	b.n	8004036 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800400a:	4b24      	ldr	r3, [pc, #144]	; (800409c <HAL_RCC_OscConfig+0x244>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004010:	f7fe f862 	bl	80020d8 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004018:	f7fe f85e 	bl	80020d8 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e187      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800402a:	4b1b      	ldr	r3, [pc, #108]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0308 	and.w	r3, r3, #8
 800403e:	2b00      	cmp	r3, #0
 8004040:	d036      	beq.n	80040b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d016      	beq.n	8004078 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800404a:	4b15      	ldr	r3, [pc, #84]	; (80040a0 <HAL_RCC_OscConfig+0x248>)
 800404c:	2201      	movs	r2, #1
 800404e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004050:	f7fe f842 	bl	80020d8 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004058:	f7fe f83e 	bl	80020d8 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e167      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800406a:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <HAL_RCC_OscConfig+0x240>)
 800406c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d0f0      	beq.n	8004058 <HAL_RCC_OscConfig+0x200>
 8004076:	e01b      	b.n	80040b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004078:	4b09      	ldr	r3, [pc, #36]	; (80040a0 <HAL_RCC_OscConfig+0x248>)
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800407e:	f7fe f82b 	bl	80020d8 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004084:	e00e      	b.n	80040a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004086:	f7fe f827 	bl	80020d8 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d907      	bls.n	80040a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e150      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
 8004098:	40023800 	.word	0x40023800
 800409c:	42470000 	.word	0x42470000
 80040a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a4:	4b88      	ldr	r3, [pc, #544]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80040a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1ea      	bne.n	8004086 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f000 8097 	beq.w	80041ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040be:	2300      	movs	r3, #0
 80040c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c2:	4b81      	ldr	r3, [pc, #516]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10f      	bne.n	80040ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	4b7d      	ldr	r3, [pc, #500]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	4a7c      	ldr	r2, [pc, #496]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80040d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040dc:	6413      	str	r3, [r2, #64]	; 0x40
 80040de:	4b7a      	ldr	r3, [pc, #488]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e6:	60bb      	str	r3, [r7, #8]
 80040e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ea:	2301      	movs	r3, #1
 80040ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ee:	4b77      	ldr	r3, [pc, #476]	; (80042cc <HAL_RCC_OscConfig+0x474>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d118      	bne.n	800412c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040fa:	4b74      	ldr	r3, [pc, #464]	; (80042cc <HAL_RCC_OscConfig+0x474>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a73      	ldr	r2, [pc, #460]	; (80042cc <HAL_RCC_OscConfig+0x474>)
 8004100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004104:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004106:	f7fd ffe7 	bl	80020d8 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	e008      	b.n	8004120 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410e:	f7fd ffe3 	bl	80020d8 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d901      	bls.n	8004120 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e10c      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004120:	4b6a      	ldr	r3, [pc, #424]	; (80042cc <HAL_RCC_OscConfig+0x474>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0f0      	beq.n	800410e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d106      	bne.n	8004142 <HAL_RCC_OscConfig+0x2ea>
 8004134:	4b64      	ldr	r3, [pc, #400]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004138:	4a63      	ldr	r2, [pc, #396]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800413a:	f043 0301 	orr.w	r3, r3, #1
 800413e:	6713      	str	r3, [r2, #112]	; 0x70
 8004140:	e01c      	b.n	800417c <HAL_RCC_OscConfig+0x324>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2b05      	cmp	r3, #5
 8004148:	d10c      	bne.n	8004164 <HAL_RCC_OscConfig+0x30c>
 800414a:	4b5f      	ldr	r3, [pc, #380]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800414c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414e:	4a5e      	ldr	r2, [pc, #376]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004150:	f043 0304 	orr.w	r3, r3, #4
 8004154:	6713      	str	r3, [r2, #112]	; 0x70
 8004156:	4b5c      	ldr	r3, [pc, #368]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800415a:	4a5b      	ldr	r2, [pc, #364]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800415c:	f043 0301 	orr.w	r3, r3, #1
 8004160:	6713      	str	r3, [r2, #112]	; 0x70
 8004162:	e00b      	b.n	800417c <HAL_RCC_OscConfig+0x324>
 8004164:	4b58      	ldr	r3, [pc, #352]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004168:	4a57      	ldr	r2, [pc, #348]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	6713      	str	r3, [r2, #112]	; 0x70
 8004170:	4b55      	ldr	r3, [pc, #340]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004174:	4a54      	ldr	r2, [pc, #336]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004176:	f023 0304 	bic.w	r3, r3, #4
 800417a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d015      	beq.n	80041b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004184:	f7fd ffa8 	bl	80020d8 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800418a:	e00a      	b.n	80041a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800418c:	f7fd ffa4 	bl	80020d8 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	f241 3288 	movw	r2, #5000	; 0x1388
 800419a:	4293      	cmp	r3, r2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e0cb      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a2:	4b49      	ldr	r3, [pc, #292]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0ee      	beq.n	800418c <HAL_RCC_OscConfig+0x334>
 80041ae:	e014      	b.n	80041da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041b0:	f7fd ff92 	bl	80020d8 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041b6:	e00a      	b.n	80041ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041b8:	f7fd ff8e 	bl	80020d8 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e0b5      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ce:	4b3e      	ldr	r3, [pc, #248]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80041d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1ee      	bne.n	80041b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041da:	7dfb      	ldrb	r3, [r7, #23]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d105      	bne.n	80041ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e0:	4b39      	ldr	r3, [pc, #228]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80041e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e4:	4a38      	ldr	r2, [pc, #224]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80041e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 80a1 	beq.w	8004338 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041f6:	4b34      	ldr	r3, [pc, #208]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f003 030c 	and.w	r3, r3, #12
 80041fe:	2b08      	cmp	r3, #8
 8004200:	d05c      	beq.n	80042bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	2b02      	cmp	r3, #2
 8004208:	d141      	bne.n	800428e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420a:	4b31      	ldr	r3, [pc, #196]	; (80042d0 <HAL_RCC_OscConfig+0x478>)
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004210:	f7fd ff62 	bl	80020d8 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004218:	f7fd ff5e 	bl	80020d8 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e087      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422a:	4b27      	ldr	r3, [pc, #156]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f0      	bne.n	8004218 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69da      	ldr	r2, [r3, #28]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	019b      	lsls	r3, r3, #6
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424c:	085b      	lsrs	r3, r3, #1
 800424e:	3b01      	subs	r3, #1
 8004250:	041b      	lsls	r3, r3, #16
 8004252:	431a      	orrs	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004258:	061b      	lsls	r3, r3, #24
 800425a:	491b      	ldr	r1, [pc, #108]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 800425c:	4313      	orrs	r3, r2
 800425e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004260:	4b1b      	ldr	r3, [pc, #108]	; (80042d0 <HAL_RCC_OscConfig+0x478>)
 8004262:	2201      	movs	r2, #1
 8004264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004266:	f7fd ff37 	bl	80020d8 <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800426c:	e008      	b.n	8004280 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800426e:	f7fd ff33 	bl	80020d8 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e05c      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004280:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0f0      	beq.n	800426e <HAL_RCC_OscConfig+0x416>
 800428c:	e054      	b.n	8004338 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428e:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <HAL_RCC_OscConfig+0x478>)
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004294:	f7fd ff20 	bl	80020d8 <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800429c:	f7fd ff1c 	bl	80020d8 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e045      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <HAL_RCC_OscConfig+0x470>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1f0      	bne.n	800429c <HAL_RCC_OscConfig+0x444>
 80042ba:	e03d      	b.n	8004338 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d107      	bne.n	80042d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e038      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40007000 	.word	0x40007000
 80042d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042d4:	4b1b      	ldr	r3, [pc, #108]	; (8004344 <HAL_RCC_OscConfig+0x4ec>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d028      	beq.n	8004334 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d121      	bne.n	8004334 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d11a      	bne.n	8004334 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004304:	4013      	ands	r3, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800430a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800430c:	4293      	cmp	r3, r2
 800430e:	d111      	bne.n	8004334 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431a:	085b      	lsrs	r3, r3, #1
 800431c:	3b01      	subs	r3, #1
 800431e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004320:	429a      	cmp	r2, r3
 8004322:	d107      	bne.n	8004334 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004330:	429a      	cmp	r2, r3
 8004332:	d001      	beq.n	8004338 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40023800 	.word	0x40023800

08004348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0cc      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800435c:	4b68      	ldr	r3, [pc, #416]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	429a      	cmp	r2, r3
 8004368:	d90c      	bls.n	8004384 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800436a:	4b65      	ldr	r3, [pc, #404]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004372:	4b63      	ldr	r3, [pc, #396]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0307 	and.w	r3, r3, #7
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e0b8      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d020      	beq.n	80043d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0304 	and.w	r3, r3, #4
 8004398:	2b00      	cmp	r3, #0
 800439a:	d005      	beq.n	80043a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800439c:	4b59      	ldr	r3, [pc, #356]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	4a58      	ldr	r2, [pc, #352]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0308 	and.w	r3, r3, #8
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d005      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043b4:	4b53      	ldr	r3, [pc, #332]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	4a52      	ldr	r2, [pc, #328]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043c0:	4b50      	ldr	r3, [pc, #320]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	494d      	ldr	r1, [pc, #308]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d044      	beq.n	8004468 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d107      	bne.n	80043f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043e6:	4b47      	ldr	r3, [pc, #284]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d119      	bne.n	8004426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e07f      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d003      	beq.n	8004406 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004402:	2b03      	cmp	r3, #3
 8004404:	d107      	bne.n	8004416 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004406:	4b3f      	ldr	r3, [pc, #252]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d109      	bne.n	8004426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e06f      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004416:	4b3b      	ldr	r3, [pc, #236]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e067      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004426:	4b37      	ldr	r3, [pc, #220]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f023 0203 	bic.w	r2, r3, #3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	4934      	ldr	r1, [pc, #208]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	4313      	orrs	r3, r2
 8004436:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004438:	f7fd fe4e 	bl	80020d8 <HAL_GetTick>
 800443c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443e:	e00a      	b.n	8004456 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004440:	f7fd fe4a 	bl	80020d8 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	f241 3288 	movw	r2, #5000	; 0x1388
 800444e:	4293      	cmp	r3, r2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e04f      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004456:	4b2b      	ldr	r3, [pc, #172]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 020c 	and.w	r2, r3, #12
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	429a      	cmp	r2, r3
 8004466:	d1eb      	bne.n	8004440 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004468:	4b25      	ldr	r3, [pc, #148]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0307 	and.w	r3, r3, #7
 8004470:	683a      	ldr	r2, [r7, #0]
 8004472:	429a      	cmp	r2, r3
 8004474:	d20c      	bcs.n	8004490 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004476:	4b22      	ldr	r3, [pc, #136]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800447e:	4b20      	ldr	r3, [pc, #128]	; (8004500 <HAL_RCC_ClockConfig+0x1b8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0307 	and.w	r3, r3, #7
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	429a      	cmp	r2, r3
 800448a:	d001      	beq.n	8004490 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e032      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800449c:	4b19      	ldr	r3, [pc, #100]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	4916      	ldr	r1, [pc, #88]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0308 	and.w	r3, r3, #8
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d009      	beq.n	80044ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044ba:	4b12      	ldr	r3, [pc, #72]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	490e      	ldr	r1, [pc, #56]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044ce:	f000 f821 	bl	8004514 <HAL_RCC_GetSysClockFreq>
 80044d2:	4602      	mov	r2, r0
 80044d4:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	091b      	lsrs	r3, r3, #4
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	490a      	ldr	r1, [pc, #40]	; (8004508 <HAL_RCC_ClockConfig+0x1c0>)
 80044e0:	5ccb      	ldrb	r3, [r1, r3]
 80044e2:	fa22 f303 	lsr.w	r3, r2, r3
 80044e6:	4a09      	ldr	r2, [pc, #36]	; (800450c <HAL_RCC_ClockConfig+0x1c4>)
 80044e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044ea:	4b09      	ldr	r3, [pc, #36]	; (8004510 <HAL_RCC_ClockConfig+0x1c8>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fd fdae 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	40023c00 	.word	0x40023c00
 8004504:	40023800 	.word	0x40023800
 8004508:	0800a79c 	.word	0x0800a79c
 800450c:	20000000 	.word	0x20000000
 8004510:	20000004 	.word	0x20000004

08004514 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004518:	b094      	sub	sp, #80	; 0x50
 800451a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800451c:	2300      	movs	r3, #0
 800451e:	647b      	str	r3, [r7, #68]	; 0x44
 8004520:	2300      	movs	r3, #0
 8004522:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004524:	2300      	movs	r3, #0
 8004526:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800452c:	4b79      	ldr	r3, [pc, #484]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f003 030c 	and.w	r3, r3, #12
 8004534:	2b08      	cmp	r3, #8
 8004536:	d00d      	beq.n	8004554 <HAL_RCC_GetSysClockFreq+0x40>
 8004538:	2b08      	cmp	r3, #8
 800453a:	f200 80e1 	bhi.w	8004700 <HAL_RCC_GetSysClockFreq+0x1ec>
 800453e:	2b00      	cmp	r3, #0
 8004540:	d002      	beq.n	8004548 <HAL_RCC_GetSysClockFreq+0x34>
 8004542:	2b04      	cmp	r3, #4
 8004544:	d003      	beq.n	800454e <HAL_RCC_GetSysClockFreq+0x3a>
 8004546:	e0db      	b.n	8004700 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004548:	4b73      	ldr	r3, [pc, #460]	; (8004718 <HAL_RCC_GetSysClockFreq+0x204>)
 800454a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800454c:	e0db      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800454e:	4b73      	ldr	r3, [pc, #460]	; (800471c <HAL_RCC_GetSysClockFreq+0x208>)
 8004550:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004552:	e0d8      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004554:	4b6f      	ldr	r3, [pc, #444]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800455c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800455e:	4b6d      	ldr	r3, [pc, #436]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d063      	beq.n	8004632 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800456a:	4b6a      	ldr	r3, [pc, #424]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	099b      	lsrs	r3, r3, #6
 8004570:	2200      	movs	r2, #0
 8004572:	63bb      	str	r3, [r7, #56]	; 0x38
 8004574:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800457c:	633b      	str	r3, [r7, #48]	; 0x30
 800457e:	2300      	movs	r3, #0
 8004580:	637b      	str	r3, [r7, #52]	; 0x34
 8004582:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004586:	4622      	mov	r2, r4
 8004588:	462b      	mov	r3, r5
 800458a:	f04f 0000 	mov.w	r0, #0
 800458e:	f04f 0100 	mov.w	r1, #0
 8004592:	0159      	lsls	r1, r3, #5
 8004594:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004598:	0150      	lsls	r0, r2, #5
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4621      	mov	r1, r4
 80045a0:	1a51      	subs	r1, r2, r1
 80045a2:	6139      	str	r1, [r7, #16]
 80045a4:	4629      	mov	r1, r5
 80045a6:	eb63 0301 	sbc.w	r3, r3, r1
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	f04f 0300 	mov.w	r3, #0
 80045b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045b8:	4659      	mov	r1, fp
 80045ba:	018b      	lsls	r3, r1, #6
 80045bc:	4651      	mov	r1, sl
 80045be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045c2:	4651      	mov	r1, sl
 80045c4:	018a      	lsls	r2, r1, #6
 80045c6:	4651      	mov	r1, sl
 80045c8:	ebb2 0801 	subs.w	r8, r2, r1
 80045cc:	4659      	mov	r1, fp
 80045ce:	eb63 0901 	sbc.w	r9, r3, r1
 80045d2:	f04f 0200 	mov.w	r2, #0
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045e6:	4690      	mov	r8, r2
 80045e8:	4699      	mov	r9, r3
 80045ea:	4623      	mov	r3, r4
 80045ec:	eb18 0303 	adds.w	r3, r8, r3
 80045f0:	60bb      	str	r3, [r7, #8]
 80045f2:	462b      	mov	r3, r5
 80045f4:	eb49 0303 	adc.w	r3, r9, r3
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	f04f 0200 	mov.w	r2, #0
 80045fe:	f04f 0300 	mov.w	r3, #0
 8004602:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004606:	4629      	mov	r1, r5
 8004608:	024b      	lsls	r3, r1, #9
 800460a:	4621      	mov	r1, r4
 800460c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004610:	4621      	mov	r1, r4
 8004612:	024a      	lsls	r2, r1, #9
 8004614:	4610      	mov	r0, r2
 8004616:	4619      	mov	r1, r3
 8004618:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800461a:	2200      	movs	r2, #0
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
 800461e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004620:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004624:	f7fc fb30 	bl	8000c88 <__aeabi_uldivmod>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4613      	mov	r3, r2
 800462e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004630:	e058      	b.n	80046e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004632:	4b38      	ldr	r3, [pc, #224]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	099b      	lsrs	r3, r3, #6
 8004638:	2200      	movs	r2, #0
 800463a:	4618      	mov	r0, r3
 800463c:	4611      	mov	r1, r2
 800463e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004642:	623b      	str	r3, [r7, #32]
 8004644:	2300      	movs	r3, #0
 8004646:	627b      	str	r3, [r7, #36]	; 0x24
 8004648:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800464c:	4642      	mov	r2, r8
 800464e:	464b      	mov	r3, r9
 8004650:	f04f 0000 	mov.w	r0, #0
 8004654:	f04f 0100 	mov.w	r1, #0
 8004658:	0159      	lsls	r1, r3, #5
 800465a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800465e:	0150      	lsls	r0, r2, #5
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
 8004664:	4641      	mov	r1, r8
 8004666:	ebb2 0a01 	subs.w	sl, r2, r1
 800466a:	4649      	mov	r1, r9
 800466c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800467c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004680:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004684:	ebb2 040a 	subs.w	r4, r2, sl
 8004688:	eb63 050b 	sbc.w	r5, r3, fp
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	00eb      	lsls	r3, r5, #3
 8004696:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800469a:	00e2      	lsls	r2, r4, #3
 800469c:	4614      	mov	r4, r2
 800469e:	461d      	mov	r5, r3
 80046a0:	4643      	mov	r3, r8
 80046a2:	18e3      	adds	r3, r4, r3
 80046a4:	603b      	str	r3, [r7, #0]
 80046a6:	464b      	mov	r3, r9
 80046a8:	eb45 0303 	adc.w	r3, r5, r3
 80046ac:	607b      	str	r3, [r7, #4]
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046ba:	4629      	mov	r1, r5
 80046bc:	028b      	lsls	r3, r1, #10
 80046be:	4621      	mov	r1, r4
 80046c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046c4:	4621      	mov	r1, r4
 80046c6:	028a      	lsls	r2, r1, #10
 80046c8:	4610      	mov	r0, r2
 80046ca:	4619      	mov	r1, r3
 80046cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ce:	2200      	movs	r2, #0
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	61fa      	str	r2, [r7, #28]
 80046d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046d8:	f7fc fad6 	bl	8000c88 <__aeabi_uldivmod>
 80046dc:	4602      	mov	r2, r0
 80046de:	460b      	mov	r3, r1
 80046e0:	4613      	mov	r3, r2
 80046e2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046e4:	4b0b      	ldr	r3, [pc, #44]	; (8004714 <HAL_RCC_GetSysClockFreq+0x200>)
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	0c1b      	lsrs	r3, r3, #16
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	3301      	adds	r3, #1
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80046f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046fe:	e002      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004700:	4b05      	ldr	r3, [pc, #20]	; (8004718 <HAL_RCC_GetSysClockFreq+0x204>)
 8004702:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004704:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004706:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004708:	4618      	mov	r0, r3
 800470a:	3750      	adds	r7, #80	; 0x50
 800470c:	46bd      	mov	sp, r7
 800470e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004712:	bf00      	nop
 8004714:	40023800 	.word	0x40023800
 8004718:	00f42400 	.word	0x00f42400
 800471c:	007a1200 	.word	0x007a1200

08004720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004724:	4b03      	ldr	r3, [pc, #12]	; (8004734 <HAL_RCC_GetHCLKFreq+0x14>)
 8004726:	681b      	ldr	r3, [r3, #0]
}
 8004728:	4618      	mov	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	20000000 	.word	0x20000000

08004738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800473c:	f7ff fff0 	bl	8004720 <HAL_RCC_GetHCLKFreq>
 8004740:	4602      	mov	r2, r0
 8004742:	4b05      	ldr	r3, [pc, #20]	; (8004758 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	0a9b      	lsrs	r3, r3, #10
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	4903      	ldr	r1, [pc, #12]	; (800475c <HAL_RCC_GetPCLK1Freq+0x24>)
 800474e:	5ccb      	ldrb	r3, [r1, r3]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	0800a7ac 	.word	0x0800a7ac

08004760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004764:	f7ff ffdc 	bl	8004720 <HAL_RCC_GetHCLKFreq>
 8004768:	4602      	mov	r2, r0
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <HAL_RCC_GetPCLK2Freq+0x20>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	0b5b      	lsrs	r3, r3, #13
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	4903      	ldr	r1, [pc, #12]	; (8004784 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004776:	5ccb      	ldrb	r3, [r1, r3]
 8004778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800477c:	4618      	mov	r0, r3
 800477e:	bd80      	pop	{r7, pc}
 8004780:	40023800 	.word	0x40023800
 8004784:	0800a7ac 	.word	0x0800a7ac

08004788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e041      	b.n	800481e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fd fa62 	bl	8001c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4619      	mov	r1, r3
 80047c6:	4610      	mov	r0, r2
 80047c8:	f000 fc38 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b082      	sub	sp, #8
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e041      	b.n	80048bc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b00      	cmp	r3, #0
 8004842:	d106      	bne.n	8004852 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7fd f9a5 	bl	8001b9c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2202      	movs	r2, #2
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	3304      	adds	r3, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f000 fbe9 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d104      	bne.n	80048e2 <HAL_TIM_IC_Start_IT+0x1e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	e013      	b.n	800490a <HAL_TIM_IC_Start_IT+0x46>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d104      	bne.n	80048f2 <HAL_TIM_IC_Start_IT+0x2e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	e00b      	b.n	800490a <HAL_TIM_IC_Start_IT+0x46>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d104      	bne.n	8004902 <HAL_TIM_IC_Start_IT+0x3e>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e003      	b.n	800490a <HAL_TIM_IC_Start_IT+0x46>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004908:	b2db      	uxtb	r3, r3
 800490a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d104      	bne.n	800491c <HAL_TIM_IC_Start_IT+0x58>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004918:	b2db      	uxtb	r3, r3
 800491a:	e013      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x80>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b04      	cmp	r3, #4
 8004920:	d104      	bne.n	800492c <HAL_TIM_IC_Start_IT+0x68>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004928:	b2db      	uxtb	r3, r3
 800492a:	e00b      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x80>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b08      	cmp	r3, #8
 8004930:	d104      	bne.n	800493c <HAL_TIM_IC_Start_IT+0x78>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004938:	b2db      	uxtb	r3, r3
 800493a:	e003      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x80>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004942:	b2db      	uxtb	r3, r3
 8004944:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	7bbb      	ldrb	r3, [r7, #14]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d102      	bne.n	8004952 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800494c:	7b7b      	ldrb	r3, [r7, #13]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d001      	beq.n	8004956 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e0cc      	b.n	8004af0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <HAL_TIM_IC_Start_IT+0xa2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004964:	e013      	b.n	800498e <HAL_TIM_IC_Start_IT+0xca>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d104      	bne.n	8004976 <HAL_TIM_IC_Start_IT+0xb2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004974:	e00b      	b.n	800498e <HAL_TIM_IC_Start_IT+0xca>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b08      	cmp	r3, #8
 800497a:	d104      	bne.n	8004986 <HAL_TIM_IC_Start_IT+0xc2>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004984:	e003      	b.n	800498e <HAL_TIM_IC_Start_IT+0xca>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2202      	movs	r2, #2
 800498a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d104      	bne.n	800499e <HAL_TIM_IC_Start_IT+0xda>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2202      	movs	r2, #2
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800499c:	e013      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0x102>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	d104      	bne.n	80049ae <HAL_TIM_IC_Start_IT+0xea>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ac:	e00b      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0x102>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d104      	bne.n	80049be <HAL_TIM_IC_Start_IT+0xfa>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049bc:	e003      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0x102>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2202      	movs	r2, #2
 80049c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b0c      	cmp	r3, #12
 80049ca:	d841      	bhi.n	8004a50 <HAL_TIM_IC_Start_IT+0x18c>
 80049cc:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <HAL_TIM_IC_Start_IT+0x110>)
 80049ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d2:	bf00      	nop
 80049d4:	08004a09 	.word	0x08004a09
 80049d8:	08004a51 	.word	0x08004a51
 80049dc:	08004a51 	.word	0x08004a51
 80049e0:	08004a51 	.word	0x08004a51
 80049e4:	08004a1b 	.word	0x08004a1b
 80049e8:	08004a51 	.word	0x08004a51
 80049ec:	08004a51 	.word	0x08004a51
 80049f0:	08004a51 	.word	0x08004a51
 80049f4:	08004a2d 	.word	0x08004a2d
 80049f8:	08004a51 	.word	0x08004a51
 80049fc:	08004a51 	.word	0x08004a51
 8004a00:	08004a51 	.word	0x08004a51
 8004a04:	08004a3f 	.word	0x08004a3f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0202 	orr.w	r2, r2, #2
 8004a16:	60da      	str	r2, [r3, #12]
      break;
 8004a18:	e01d      	b.n	8004a56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68da      	ldr	r2, [r3, #12]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f042 0204 	orr.w	r2, r2, #4
 8004a28:	60da      	str	r2, [r3, #12]
      break;
 8004a2a:	e014      	b.n	8004a56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0208 	orr.w	r2, r2, #8
 8004a3a:	60da      	str	r2, [r3, #12]
      break;
 8004a3c:	e00b      	b.n	8004a56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68da      	ldr	r2, [r3, #12]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f042 0210 	orr.w	r2, r2, #16
 8004a4c:	60da      	str	r2, [r3, #12]
      break;
 8004a4e:	e002      	b.n	8004a56 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d148      	bne.n	8004aee <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2201      	movs	r2, #1
 8004a62:	6839      	ldr	r1, [r7, #0]
 8004a64:	4618      	mov	r0, r3
 8004a66:	f000 fd4d 	bl	8005504 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a22      	ldr	r2, [pc, #136]	; (8004af8 <HAL_TIM_IC_Start_IT+0x234>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d022      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a7c:	d01d      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a1e      	ldr	r2, [pc, #120]	; (8004afc <HAL_TIM_IC_Start_IT+0x238>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d018      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a1c      	ldr	r2, [pc, #112]	; (8004b00 <HAL_TIM_IC_Start_IT+0x23c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d013      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a1b      	ldr	r2, [pc, #108]	; (8004b04 <HAL_TIM_IC_Start_IT+0x240>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d00e      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	; (8004b08 <HAL_TIM_IC_Start_IT+0x244>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d009      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a18      	ldr	r2, [pc, #96]	; (8004b0c <HAL_TIM_IC_Start_IT+0x248>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_TIM_IC_Start_IT+0x1f6>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a16      	ldr	r2, [pc, #88]	; (8004b10 <HAL_TIM_IC_Start_IT+0x24c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d111      	bne.n	8004ade <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b06      	cmp	r3, #6
 8004aca:	d010      	beq.n	8004aee <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004adc:	e007      	b.n	8004aee <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f042 0201 	orr.w	r2, r2, #1
 8004aec:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40010000 	.word	0x40010000
 8004afc:	40000400 	.word	0x40000400
 8004b00:	40000800 	.word	0x40000800
 8004b04:	40000c00 	.word	0x40000c00
 8004b08:	40010400 	.word	0x40010400
 8004b0c:	40014000 	.word	0x40014000
 8004b10:	40001800 	.word	0x40001800

08004b14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d122      	bne.n	8004b70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d11b      	bne.n	8004b70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f06f 0202 	mvn.w	r2, #2
 8004b40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	f003 0303 	and.w	r3, r3, #3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7fc fa4e 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
 8004b5c:	e005      	b.n	8004b6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fa4d 	bl	8004ffe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 fa54 	bl	8005012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	f003 0304 	and.w	r3, r3, #4
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d122      	bne.n	8004bc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d11b      	bne.n	8004bc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f06f 0204 	mvn.w	r2, #4
 8004b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2202      	movs	r2, #2
 8004b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc fa24 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
 8004bb0:	e005      	b.n	8004bbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 fa23 	bl	8004ffe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 fa2a 	bl	8005012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d122      	bne.n	8004c18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	f003 0308 	and.w	r3, r3, #8
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d11b      	bne.n	8004c18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f06f 0208 	mvn.w	r2, #8
 8004be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2204      	movs	r2, #4
 8004bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7fc f9fa 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
 8004c04:	e005      	b.n	8004c12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f9f9 	bl	8004ffe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fa00 	bl	8005012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	f003 0310 	and.w	r3, r3, #16
 8004c22:	2b10      	cmp	r3, #16
 8004c24:	d122      	bne.n	8004c6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	f003 0310 	and.w	r3, r3, #16
 8004c30:	2b10      	cmp	r3, #16
 8004c32:	d11b      	bne.n	8004c6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0210 	mvn.w	r2, #16
 8004c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2208      	movs	r2, #8
 8004c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc f9d0 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
 8004c58:	e005      	b.n	8004c66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f9cf 	bl	8004ffe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 f9d6 	bl	8005012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d10e      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d107      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f06f 0201 	mvn.w	r2, #1
 8004c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f9a9 	bl	8004fea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca2:	2b80      	cmp	r3, #128	; 0x80
 8004ca4:	d10e      	bne.n	8004cc4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb0:	2b80      	cmp	r3, #128	; 0x80
 8004cb2:	d107      	bne.n	8004cc4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 fccc 	bl	800565c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cce:	2b40      	cmp	r3, #64	; 0x40
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cdc:	2b40      	cmp	r3, #64	; 0x40
 8004cde:	d107      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f99b 	bl	8005026 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	f003 0320 	and.w	r3, r3, #32
 8004cfa:	2b20      	cmp	r3, #32
 8004cfc:	d10e      	bne.n	8004d1c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f003 0320 	and.w	r3, r3, #32
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d107      	bne.n	8004d1c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f06f 0220 	mvn.w	r2, #32
 8004d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fc96 	bl	8005648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d1c:	bf00      	nop
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d101      	bne.n	8004d42 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d3e:	2302      	movs	r3, #2
 8004d40:	e088      	b.n	8004e54 <HAL_TIM_IC_ConfigChannel+0x130>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d11b      	bne.n	8004d88 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	6819      	ldr	r1, [r3, #0]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f000 fa0c 	bl	800517c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	699a      	ldr	r2, [r3, #24]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 020c 	bic.w	r2, r2, #12
 8004d72:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6999      	ldr	r1, [r3, #24]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	619a      	str	r2, [r3, #24]
 8004d86:	e060      	b.n	8004e4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b04      	cmp	r3, #4
 8004d8c:	d11c      	bne.n	8004dc8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6818      	ldr	r0, [r3, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	6819      	ldr	r1, [r3, #0]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f000 fa90 	bl	80052c2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	699a      	ldr	r2, [r3, #24]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004db0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6999      	ldr	r1, [r3, #24]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	021a      	lsls	r2, r3, #8
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	619a      	str	r2, [r3, #24]
 8004dc6:	e040      	b.n	8004e4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d11b      	bne.n	8004e06 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6818      	ldr	r0, [r3, #0]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	6819      	ldr	r1, [r3, #0]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	685a      	ldr	r2, [r3, #4]
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f000 fadd 	bl	800539c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69da      	ldr	r2, [r3, #28]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 020c 	bic.w	r2, r2, #12
 8004df0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69d9      	ldr	r1, [r3, #28]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	61da      	str	r2, [r3, #28]
 8004e04:	e021      	b.n	8004e4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b0c      	cmp	r3, #12
 8004e0a:	d11c      	bne.n	8004e46 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6818      	ldr	r0, [r3, #0]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	6819      	ldr	r1, [r3, #0]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f000 fafa 	bl	8005414 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	69da      	ldr	r2, [r3, #28]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e2e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69d9      	ldr	r1, [r3, #28]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	021a      	lsls	r2, r3, #8
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	61da      	str	r2, [r3, #28]
 8004e44:	e001      	b.n	8004e4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_TIM_ConfigClockSource+0x1c>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e0b4      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x186>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eb0:	d03e      	beq.n	8004f30 <HAL_TIM_ConfigClockSource+0xd4>
 8004eb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eb6:	f200 8087 	bhi.w	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ebe:	f000 8086 	beq.w	8004fce <HAL_TIM_ConfigClockSource+0x172>
 8004ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec6:	d87f      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b70      	cmp	r3, #112	; 0x70
 8004eca:	d01a      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0xa6>
 8004ecc:	2b70      	cmp	r3, #112	; 0x70
 8004ece:	d87b      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b60      	cmp	r3, #96	; 0x60
 8004ed2:	d050      	beq.n	8004f76 <HAL_TIM_ConfigClockSource+0x11a>
 8004ed4:	2b60      	cmp	r3, #96	; 0x60
 8004ed6:	d877      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b50      	cmp	r3, #80	; 0x50
 8004eda:	d03c      	beq.n	8004f56 <HAL_TIM_ConfigClockSource+0xfa>
 8004edc:	2b50      	cmp	r3, #80	; 0x50
 8004ede:	d873      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d058      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x13a>
 8004ee4:	2b40      	cmp	r3, #64	; 0x40
 8004ee6:	d86f      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee8:	2b30      	cmp	r3, #48	; 0x30
 8004eea:	d064      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8004eec:	2b30      	cmp	r3, #48	; 0x30
 8004eee:	d86b      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d060      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8004ef4:	2b20      	cmp	r3, #32
 8004ef6:	d867      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d05c      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d05a      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f00:	e062      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6899      	ldr	r1, [r3, #8]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f000 fad7 	bl	80054c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	609a      	str	r2, [r3, #8]
      break;
 8004f2e:	e04f      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	6899      	ldr	r1, [r3, #8]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f000 fac0 	bl	80054c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f52:	609a      	str	r2, [r3, #8]
      break;
 8004f54:	e03c      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6818      	ldr	r0, [r3, #0]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	6859      	ldr	r1, [r3, #4]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	461a      	mov	r2, r3
 8004f64:	f000 f97e 	bl	8005264 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2150      	movs	r1, #80	; 0x50
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fa8d 	bl	800548e <TIM_ITRx_SetConfig>
      break;
 8004f74:	e02c      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6818      	ldr	r0, [r3, #0]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6859      	ldr	r1, [r3, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	461a      	mov	r2, r3
 8004f84:	f000 f9da 	bl	800533c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2160      	movs	r1, #96	; 0x60
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fa7d 	bl	800548e <TIM_ITRx_SetConfig>
      break;
 8004f94:	e01c      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6859      	ldr	r1, [r3, #4]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f000 f95e 	bl	8005264 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2140      	movs	r1, #64	; 0x40
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fa6d 	bl	800548e <TIM_ITRx_SetConfig>
      break;
 8004fb4:	e00c      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	f000 fa64 	bl	800548e <TIM_ITRx_SetConfig>
      break;
 8004fc6:	e003      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]
      break;
 8004fcc:	e000      	b.n	8004fd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fea:	b480      	push	{r7}
 8004fec:	b083      	sub	sp, #12
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800501a:	bf00      	nop
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
	...

0800503c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a40      	ldr	r2, [pc, #256]	; (8005150 <TIM_Base_SetConfig+0x114>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d013      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800505a:	d00f      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a3d      	ldr	r2, [pc, #244]	; (8005154 <TIM_Base_SetConfig+0x118>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d00b      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a3c      	ldr	r2, [pc, #240]	; (8005158 <TIM_Base_SetConfig+0x11c>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d007      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3b      	ldr	r2, [pc, #236]	; (800515c <TIM_Base_SetConfig+0x120>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d003      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a3a      	ldr	r2, [pc, #232]	; (8005160 <TIM_Base_SetConfig+0x124>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d108      	bne.n	800508e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a2f      	ldr	r2, [pc, #188]	; (8005150 <TIM_Base_SetConfig+0x114>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d02b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509c:	d027      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2c      	ldr	r2, [pc, #176]	; (8005154 <TIM_Base_SetConfig+0x118>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d023      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a2b      	ldr	r2, [pc, #172]	; (8005158 <TIM_Base_SetConfig+0x11c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a2a      	ldr	r2, [pc, #168]	; (800515c <TIM_Base_SetConfig+0x120>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d01b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a29      	ldr	r2, [pc, #164]	; (8005160 <TIM_Base_SetConfig+0x124>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d017      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a28      	ldr	r2, [pc, #160]	; (8005164 <TIM_Base_SetConfig+0x128>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a27      	ldr	r2, [pc, #156]	; (8005168 <TIM_Base_SetConfig+0x12c>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a26      	ldr	r2, [pc, #152]	; (800516c <TIM_Base_SetConfig+0x130>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d00b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a25      	ldr	r2, [pc, #148]	; (8005170 <TIM_Base_SetConfig+0x134>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d007      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a24      	ldr	r2, [pc, #144]	; (8005174 <TIM_Base_SetConfig+0x138>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d003      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a23      	ldr	r2, [pc, #140]	; (8005178 <TIM_Base_SetConfig+0x13c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d108      	bne.n	8005100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a0a      	ldr	r2, [pc, #40]	; (8005150 <TIM_Base_SetConfig+0x114>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_Base_SetConfig+0xf8>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a0c      	ldr	r2, [pc, #48]	; (8005160 <TIM_Base_SetConfig+0x124>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d103      	bne.n	800513c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	615a      	str	r2, [r3, #20]
}
 8005142:	bf00      	nop
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	40010000 	.word	0x40010000
 8005154:	40000400 	.word	0x40000400
 8005158:	40000800 	.word	0x40000800
 800515c:	40000c00 	.word	0x40000c00
 8005160:	40010400 	.word	0x40010400
 8005164:	40014000 	.word	0x40014000
 8005168:	40014400 	.word	0x40014400
 800516c:	40014800 	.word	0x40014800
 8005170:	40001800 	.word	0x40001800
 8005174:	40001c00 	.word	0x40001c00
 8005178:	40002000 	.word	0x40002000

0800517c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800517c:	b480      	push	{r7}
 800517e:	b087      	sub	sp, #28
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
 8005188:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	f023 0201 	bic.w	r2, r3, #1
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a1b      	ldr	r3, [r3, #32]
 80051a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4a28      	ldr	r2, [pc, #160]	; (8005248 <TIM_TI1_SetConfig+0xcc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01b      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b0:	d017      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	4a25      	ldr	r2, [pc, #148]	; (800524c <TIM_TI1_SetConfig+0xd0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d013      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4a24      	ldr	r2, [pc, #144]	; (8005250 <TIM_TI1_SetConfig+0xd4>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00f      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	4a23      	ldr	r2, [pc, #140]	; (8005254 <TIM_TI1_SetConfig+0xd8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d00b      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	4a22      	ldr	r2, [pc, #136]	; (8005258 <TIM_TI1_SetConfig+0xdc>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d007      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	4a21      	ldr	r2, [pc, #132]	; (800525c <TIM_TI1_SetConfig+0xe0>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d003      	beq.n	80051e2 <TIM_TI1_SetConfig+0x66>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4a20      	ldr	r2, [pc, #128]	; (8005260 <TIM_TI1_SetConfig+0xe4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d101      	bne.n	80051e6 <TIM_TI1_SetConfig+0x6a>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e000      	b.n	80051e8 <TIM_TI1_SetConfig+0x6c>
 80051e6:	2300      	movs	r3, #0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d008      	beq.n	80051fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f023 0303 	bic.w	r3, r3, #3
 80051f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	e003      	b.n	8005206 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800520c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	b2db      	uxtb	r3, r3
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f023 030a 	bic.w	r3, r3, #10
 8005220:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	f003 030a 	and.w	r3, r3, #10
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	40010000 	.word	0x40010000
 800524c:	40000400 	.word	0x40000400
 8005250:	40000800 	.word	0x40000800
 8005254:	40000c00 	.word	0x40000c00
 8005258:	40010400 	.word	0x40010400
 800525c:	40014000 	.word	0x40014000
 8005260:	40001800 	.word	0x40001800

08005264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f023 0201 	bic.w	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800528e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f023 030a 	bic.w	r3, r3, #10
 80052a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	621a      	str	r2, [r3, #32]
}
 80052b6:	bf00      	nop
 80052b8:	371c      	adds	r7, #28
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b087      	sub	sp, #28
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	60f8      	str	r0, [r7, #12]
 80052ca:	60b9      	str	r1, [r7, #8]
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	f023 0210 	bic.w	r2, r3, #16
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005300:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	031b      	lsls	r3, r3, #12
 8005306:	b29b      	uxth	r3, r3
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	4313      	orrs	r3, r2
 800530c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005314:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	621a      	str	r2, [r3, #32]
}
 8005330:	bf00      	nop
 8005332:	371c      	adds	r7, #28
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800533c:	b480      	push	{r7}
 800533e:	b087      	sub	sp, #28
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	f023 0210 	bic.w	r2, r3, #16
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005366:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	031b      	lsls	r3, r3, #12
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005378:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	621a      	str	r2, [r3, #32]
}
 8005390:	bf00      	nop
 8005392:	371c      	adds	r7, #28
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	f023 0303 	bic.w	r3, r3, #3
 80053c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80053ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	021b      	lsls	r3, r3, #8
 80053f2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	693a      	ldr	r2, [r7, #16]
 8005406:	621a      	str	r2, [r3, #32]
}
 8005408:	bf00      	nop
 800540a:	371c      	adds	r7, #28
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
 8005420:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005440:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	021b      	lsls	r3, r3, #8
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005452:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	031b      	lsls	r3, r3, #12
 8005458:	b29b      	uxth	r3, r3
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005466:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	031b      	lsls	r3, r3, #12
 800546c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	4313      	orrs	r3, r2
 8005474:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	621a      	str	r2, [r3, #32]
}
 8005482:	bf00      	nop
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800548e:	b480      	push	{r7}
 8005490:	b085      	sub	sp, #20
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
 8005496:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f043 0307 	orr.w	r3, r3, #7
 80054b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	609a      	str	r2, [r3, #8]
}
 80054b8:	bf00      	nop
 80054ba:	3714      	adds	r7, #20
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	021a      	lsls	r2, r3, #8
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	431a      	orrs	r2, r3
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	609a      	str	r2, [r3, #8]
}
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 031f 	and.w	r3, r3, #31
 8005516:	2201      	movs	r2, #1
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6a1a      	ldr	r2, [r3, #32]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	43db      	mvns	r3, r3
 8005526:	401a      	ands	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a1a      	ldr	r2, [r3, #32]
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 031f 	and.w	r3, r3, #31
 8005536:	6879      	ldr	r1, [r7, #4]
 8005538:	fa01 f303 	lsl.w	r3, r1, r3
 800553c:	431a      	orrs	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
	...

08005550 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005564:	2302      	movs	r3, #2
 8005566:	e05a      	b.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800558e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a21      	ldr	r2, [pc, #132]	; (800562c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d022      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055b4:	d01d      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a1d      	ldr	r2, [pc, #116]	; (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d018      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a1b      	ldr	r2, [pc, #108]	; (8005634 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d013      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1a      	ldr	r2, [pc, #104]	; (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00e      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a18      	ldr	r2, [pc, #96]	; (800563c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d009      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a17      	ldr	r2, [pc, #92]	; (8005640 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d004      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a15      	ldr	r2, [pc, #84]	; (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d10c      	bne.n	800560c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	4313      	orrs	r3, r2
 8005602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40010000 	.word	0x40010000
 8005630:	40000400 	.word	0x40000400
 8005634:	40000800 	.word	0x40000800
 8005638:	40000c00 	.word	0x40000c00
 800563c:	40010400 	.word	0x40010400
 8005640:	40014000 	.word	0x40014000
 8005644:	40001800 	.word	0x40001800

08005648 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e03f      	b.n	8005702 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005688:	b2db      	uxtb	r3, r3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d106      	bne.n	800569c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7fc fb10 	bl	8001cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2224      	movs	r2, #36	; 0x24
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 f929 	bl	800590c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	691a      	ldr	r2, [r3, #16]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695a      	ldr	r2, [r3, #20]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68da      	ldr	r2, [r3, #12]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3708      	adds	r7, #8
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b08a      	sub	sp, #40	; 0x28
 800570e:	af02      	add	r7, sp, #8
 8005710:	60f8      	str	r0, [r7, #12]
 8005712:	60b9      	str	r1, [r7, #8]
 8005714:	603b      	str	r3, [r7, #0]
 8005716:	4613      	mov	r3, r2
 8005718:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800571a:	2300      	movs	r3, #0
 800571c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b20      	cmp	r3, #32
 8005728:	d17c      	bne.n	8005824 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d002      	beq.n	8005736 <HAL_UART_Transmit+0x2c>
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e075      	b.n	8005826 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_UART_Transmit+0x3e>
 8005744:	2302      	movs	r3, #2
 8005746:	e06e      	b.n	8005826 <HAL_UART_Transmit+0x11c>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2221      	movs	r2, #33	; 0x21
 800575a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800575e:	f7fc fcbb 	bl	80020d8 <HAL_GetTick>
 8005762:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	88fa      	ldrh	r2, [r7, #6]
 8005768:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	88fa      	ldrh	r2, [r7, #6]
 800576e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005778:	d108      	bne.n	800578c <HAL_UART_Transmit+0x82>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d104      	bne.n	800578c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005782:	2300      	movs	r3, #0
 8005784:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	61bb      	str	r3, [r7, #24]
 800578a:	e003      	b.n	8005794 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005790:	2300      	movs	r3, #0
 8005792:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800579c:	e02a      	b.n	80057f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2200      	movs	r2, #0
 80057a6:	2180      	movs	r1, #128	; 0x80
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 f840 	bl	800582e <UART_WaitOnFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e036      	b.n	8005826 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d10b      	bne.n	80057d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	3302      	adds	r3, #2
 80057d2:	61bb      	str	r3, [r7, #24]
 80057d4:	e007      	b.n	80057e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	781a      	ldrb	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	3301      	adds	r3, #1
 80057e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1cf      	bne.n	800579e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2200      	movs	r2, #0
 8005806:	2140      	movs	r1, #64	; 0x40
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 f810 	bl	800582e <UART_WaitOnFlagUntilTimeout>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e006      	b.n	8005826 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2220      	movs	r2, #32
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005820:	2300      	movs	r3, #0
 8005822:	e000      	b.n	8005826 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005824:	2302      	movs	r3, #2
  }
}
 8005826:	4618      	mov	r0, r3
 8005828:	3720      	adds	r7, #32
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b090      	sub	sp, #64	; 0x40
 8005832:	af00      	add	r7, sp, #0
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	60b9      	str	r1, [r7, #8]
 8005838:	603b      	str	r3, [r7, #0]
 800583a:	4613      	mov	r3, r2
 800583c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583e:	e050      	b.n	80058e2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005840:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005846:	d04c      	beq.n	80058e2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005848:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800584a:	2b00      	cmp	r3, #0
 800584c:	d007      	beq.n	800585e <UART_WaitOnFlagUntilTimeout+0x30>
 800584e:	f7fc fc43 	bl	80020d8 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800585a:	429a      	cmp	r2, r3
 800585c:	d241      	bcs.n	80058e2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	330c      	adds	r3, #12
 8005864:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005868:	e853 3f00 	ldrex	r3, [r3]
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005874:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	330c      	adds	r3, #12
 800587c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800587e:	637a      	str	r2, [r7, #52]	; 0x34
 8005880:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005882:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005884:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005886:	e841 2300 	strex	r3, r2, [r1]
 800588a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800588c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1e5      	bne.n	800585e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3314      	adds	r3, #20
 8005898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	e853 3f00 	ldrex	r3, [r3]
 80058a0:	613b      	str	r3, [r7, #16]
   return(result);
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f023 0301 	bic.w	r3, r3, #1
 80058a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3314      	adds	r3, #20
 80058b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058b2:	623a      	str	r2, [r7, #32]
 80058b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	69f9      	ldr	r1, [r7, #28]
 80058b8:	6a3a      	ldr	r2, [r7, #32]
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	61bb      	str	r3, [r7, #24]
   return(result);
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e5      	bne.n	8005892 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e00f      	b.n	8005902 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4013      	ands	r3, r2
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	bf0c      	ite	eq
 80058f2:	2301      	moveq	r3, #1
 80058f4:	2300      	movne	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d09f      	beq.n	8005840 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3740      	adds	r7, #64	; 0x40
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
	...

0800590c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800590c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005910:	b0c0      	sub	sp, #256	; 0x100
 8005912:	af00      	add	r7, sp, #0
 8005914:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005928:	68d9      	ldr	r1, [r3, #12]
 800592a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	ea40 0301 	orr.w	r3, r0, r1
 8005934:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	431a      	orrs	r2, r3
 8005944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	431a      	orrs	r2, r3
 800594c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	4313      	orrs	r3, r2
 8005954:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005964:	f021 010c 	bic.w	r1, r1, #12
 8005968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005972:	430b      	orrs	r3, r1
 8005974:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005986:	6999      	ldr	r1, [r3, #24]
 8005988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	ea40 0301 	orr.w	r3, r0, r1
 8005992:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	4b8f      	ldr	r3, [pc, #572]	; (8005bd8 <UART_SetConfig+0x2cc>)
 800599c:	429a      	cmp	r2, r3
 800599e:	d005      	beq.n	80059ac <UART_SetConfig+0xa0>
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4b8d      	ldr	r3, [pc, #564]	; (8005bdc <UART_SetConfig+0x2d0>)
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d104      	bne.n	80059b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059ac:	f7fe fed8 	bl	8004760 <HAL_RCC_GetPCLK2Freq>
 80059b0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80059b4:	e003      	b.n	80059be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059b6:	f7fe febf 	bl	8004738 <HAL_RCC_GetPCLK1Freq>
 80059ba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c8:	f040 810c 	bne.w	8005be4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059d0:	2200      	movs	r2, #0
 80059d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80059d6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80059da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80059de:	4622      	mov	r2, r4
 80059e0:	462b      	mov	r3, r5
 80059e2:	1891      	adds	r1, r2, r2
 80059e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80059e6:	415b      	adcs	r3, r3
 80059e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80059ee:	4621      	mov	r1, r4
 80059f0:	eb12 0801 	adds.w	r8, r2, r1
 80059f4:	4629      	mov	r1, r5
 80059f6:	eb43 0901 	adc.w	r9, r3, r1
 80059fa:	f04f 0200 	mov.w	r2, #0
 80059fe:	f04f 0300 	mov.w	r3, #0
 8005a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a0e:	4690      	mov	r8, r2
 8005a10:	4699      	mov	r9, r3
 8005a12:	4623      	mov	r3, r4
 8005a14:	eb18 0303 	adds.w	r3, r8, r3
 8005a18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005a1c:	462b      	mov	r3, r5
 8005a1e:	eb49 0303 	adc.w	r3, r9, r3
 8005a22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	18db      	adds	r3, r3, r3
 8005a3e:	653b      	str	r3, [r7, #80]	; 0x50
 8005a40:	4613      	mov	r3, r2
 8005a42:	eb42 0303 	adc.w	r3, r2, r3
 8005a46:	657b      	str	r3, [r7, #84]	; 0x54
 8005a48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a50:	f7fb f91a 	bl	8000c88 <__aeabi_uldivmod>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	4b61      	ldr	r3, [pc, #388]	; (8005be0 <UART_SetConfig+0x2d4>)
 8005a5a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	011c      	lsls	r4, r3, #4
 8005a62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a66:	2200      	movs	r2, #0
 8005a68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005a70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005a74:	4642      	mov	r2, r8
 8005a76:	464b      	mov	r3, r9
 8005a78:	1891      	adds	r1, r2, r2
 8005a7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005a7c:	415b      	adcs	r3, r3
 8005a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a84:	4641      	mov	r1, r8
 8005a86:	eb12 0a01 	adds.w	sl, r2, r1
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	eb43 0b01 	adc.w	fp, r3, r1
 8005a90:	f04f 0200 	mov.w	r2, #0
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005aa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005aa4:	4692      	mov	sl, r2
 8005aa6:	469b      	mov	fp, r3
 8005aa8:	4643      	mov	r3, r8
 8005aaa:	eb1a 0303 	adds.w	r3, sl, r3
 8005aae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ab2:	464b      	mov	r3, r9
 8005ab4:	eb4b 0303 	adc.w	r3, fp, r3
 8005ab8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ac8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005acc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	18db      	adds	r3, r3, r3
 8005ad4:	643b      	str	r3, [r7, #64]	; 0x40
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	eb42 0303 	adc.w	r3, r2, r3
 8005adc:	647b      	str	r3, [r7, #68]	; 0x44
 8005ade:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ae2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ae6:	f7fb f8cf 	bl	8000c88 <__aeabi_uldivmod>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4611      	mov	r1, r2
 8005af0:	4b3b      	ldr	r3, [pc, #236]	; (8005be0 <UART_SetConfig+0x2d4>)
 8005af2:	fba3 2301 	umull	r2, r3, r3, r1
 8005af6:	095b      	lsrs	r3, r3, #5
 8005af8:	2264      	movs	r2, #100	; 0x64
 8005afa:	fb02 f303 	mul.w	r3, r2, r3
 8005afe:	1acb      	subs	r3, r1, r3
 8005b00:	00db      	lsls	r3, r3, #3
 8005b02:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005b06:	4b36      	ldr	r3, [pc, #216]	; (8005be0 <UART_SetConfig+0x2d4>)
 8005b08:	fba3 2302 	umull	r2, r3, r3, r2
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	005b      	lsls	r3, r3, #1
 8005b10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b14:	441c      	add	r4, r3
 8005b16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b20:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005b24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005b28:	4642      	mov	r2, r8
 8005b2a:	464b      	mov	r3, r9
 8005b2c:	1891      	adds	r1, r2, r2
 8005b2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b30:	415b      	adcs	r3, r3
 8005b32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b38:	4641      	mov	r1, r8
 8005b3a:	1851      	adds	r1, r2, r1
 8005b3c:	6339      	str	r1, [r7, #48]	; 0x30
 8005b3e:	4649      	mov	r1, r9
 8005b40:	414b      	adcs	r3, r1
 8005b42:	637b      	str	r3, [r7, #52]	; 0x34
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b50:	4659      	mov	r1, fp
 8005b52:	00cb      	lsls	r3, r1, #3
 8005b54:	4651      	mov	r1, sl
 8005b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b5a:	4651      	mov	r1, sl
 8005b5c:	00ca      	lsls	r2, r1, #3
 8005b5e:	4610      	mov	r0, r2
 8005b60:	4619      	mov	r1, r3
 8005b62:	4603      	mov	r3, r0
 8005b64:	4642      	mov	r2, r8
 8005b66:	189b      	adds	r3, r3, r2
 8005b68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b6c:	464b      	mov	r3, r9
 8005b6e:	460a      	mov	r2, r1
 8005b70:	eb42 0303 	adc.w	r3, r2, r3
 8005b74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b84:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005b88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	18db      	adds	r3, r3, r3
 8005b90:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b92:	4613      	mov	r3, r2
 8005b94:	eb42 0303 	adc.w	r3, r2, r3
 8005b98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ba2:	f7fb f871 	bl	8000c88 <__aeabi_uldivmod>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	4b0d      	ldr	r3, [pc, #52]	; (8005be0 <UART_SetConfig+0x2d4>)
 8005bac:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	2164      	movs	r1, #100	; 0x64
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	3332      	adds	r3, #50	; 0x32
 8005bbe:	4a08      	ldr	r2, [pc, #32]	; (8005be0 <UART_SetConfig+0x2d4>)
 8005bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	f003 0207 	and.w	r2, r3, #7
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4422      	add	r2, r4
 8005bd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bd4:	e105      	b.n	8005de2 <UART_SetConfig+0x4d6>
 8005bd6:	bf00      	nop
 8005bd8:	40011000 	.word	0x40011000
 8005bdc:	40011400 	.word	0x40011400
 8005be0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005be4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005be8:	2200      	movs	r2, #0
 8005bea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005bee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005bf2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005bf6:	4642      	mov	r2, r8
 8005bf8:	464b      	mov	r3, r9
 8005bfa:	1891      	adds	r1, r2, r2
 8005bfc:	6239      	str	r1, [r7, #32]
 8005bfe:	415b      	adcs	r3, r3
 8005c00:	627b      	str	r3, [r7, #36]	; 0x24
 8005c02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c06:	4641      	mov	r1, r8
 8005c08:	1854      	adds	r4, r2, r1
 8005c0a:	4649      	mov	r1, r9
 8005c0c:	eb43 0501 	adc.w	r5, r3, r1
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	00eb      	lsls	r3, r5, #3
 8005c1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c1e:	00e2      	lsls	r2, r4, #3
 8005c20:	4614      	mov	r4, r2
 8005c22:	461d      	mov	r5, r3
 8005c24:	4643      	mov	r3, r8
 8005c26:	18e3      	adds	r3, r4, r3
 8005c28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005c2c:	464b      	mov	r3, r9
 8005c2e:	eb45 0303 	adc.w	r3, r5, r3
 8005c32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c46:	f04f 0200 	mov.w	r2, #0
 8005c4a:	f04f 0300 	mov.w	r3, #0
 8005c4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c52:	4629      	mov	r1, r5
 8005c54:	008b      	lsls	r3, r1, #2
 8005c56:	4621      	mov	r1, r4
 8005c58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c5c:	4621      	mov	r1, r4
 8005c5e:	008a      	lsls	r2, r1, #2
 8005c60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c64:	f7fb f810 	bl	8000c88 <__aeabi_uldivmod>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	4b60      	ldr	r3, [pc, #384]	; (8005df0 <UART_SetConfig+0x4e4>)
 8005c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c72:	095b      	lsrs	r3, r3, #5
 8005c74:	011c      	lsls	r4, r3, #4
 8005c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005c80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005c84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005c88:	4642      	mov	r2, r8
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	1891      	adds	r1, r2, r2
 8005c8e:	61b9      	str	r1, [r7, #24]
 8005c90:	415b      	adcs	r3, r3
 8005c92:	61fb      	str	r3, [r7, #28]
 8005c94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c98:	4641      	mov	r1, r8
 8005c9a:	1851      	adds	r1, r2, r1
 8005c9c:	6139      	str	r1, [r7, #16]
 8005c9e:	4649      	mov	r1, r9
 8005ca0:	414b      	adcs	r3, r1
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	f04f 0200 	mov.w	r2, #0
 8005ca8:	f04f 0300 	mov.w	r3, #0
 8005cac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cb0:	4659      	mov	r1, fp
 8005cb2:	00cb      	lsls	r3, r1, #3
 8005cb4:	4651      	mov	r1, sl
 8005cb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cba:	4651      	mov	r1, sl
 8005cbc:	00ca      	lsls	r2, r1, #3
 8005cbe:	4610      	mov	r0, r2
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	4642      	mov	r2, r8
 8005cc6:	189b      	adds	r3, r3, r2
 8005cc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ccc:	464b      	mov	r3, r9
 8005cce:	460a      	mov	r2, r1
 8005cd0:	eb42 0303 	adc.w	r3, r2, r3
 8005cd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ce2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	f04f 0300 	mov.w	r3, #0
 8005cec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005cf0:	4649      	mov	r1, r9
 8005cf2:	008b      	lsls	r3, r1, #2
 8005cf4:	4641      	mov	r1, r8
 8005cf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cfa:	4641      	mov	r1, r8
 8005cfc:	008a      	lsls	r2, r1, #2
 8005cfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005d02:	f7fa ffc1 	bl	8000c88 <__aeabi_uldivmod>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4b39      	ldr	r3, [pc, #228]	; (8005df0 <UART_SetConfig+0x4e4>)
 8005d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d10:	095b      	lsrs	r3, r3, #5
 8005d12:	2164      	movs	r1, #100	; 0x64
 8005d14:	fb01 f303 	mul.w	r3, r1, r3
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	3332      	adds	r3, #50	; 0x32
 8005d1e:	4a34      	ldr	r2, [pc, #208]	; (8005df0 <UART_SetConfig+0x4e4>)
 8005d20:	fba2 2303 	umull	r2, r3, r2, r3
 8005d24:	095b      	lsrs	r3, r3, #5
 8005d26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d2a:	441c      	add	r4, r3
 8005d2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d30:	2200      	movs	r2, #0
 8005d32:	673b      	str	r3, [r7, #112]	; 0x70
 8005d34:	677a      	str	r2, [r7, #116]	; 0x74
 8005d36:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d3a:	4642      	mov	r2, r8
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	1891      	adds	r1, r2, r2
 8005d40:	60b9      	str	r1, [r7, #8]
 8005d42:	415b      	adcs	r3, r3
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d4a:	4641      	mov	r1, r8
 8005d4c:	1851      	adds	r1, r2, r1
 8005d4e:	6039      	str	r1, [r7, #0]
 8005d50:	4649      	mov	r1, r9
 8005d52:	414b      	adcs	r3, r1
 8005d54:	607b      	str	r3, [r7, #4]
 8005d56:	f04f 0200 	mov.w	r2, #0
 8005d5a:	f04f 0300 	mov.w	r3, #0
 8005d5e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d62:	4659      	mov	r1, fp
 8005d64:	00cb      	lsls	r3, r1, #3
 8005d66:	4651      	mov	r1, sl
 8005d68:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d6c:	4651      	mov	r1, sl
 8005d6e:	00ca      	lsls	r2, r1, #3
 8005d70:	4610      	mov	r0, r2
 8005d72:	4619      	mov	r1, r3
 8005d74:	4603      	mov	r3, r0
 8005d76:	4642      	mov	r2, r8
 8005d78:	189b      	adds	r3, r3, r2
 8005d7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	460a      	mov	r2, r1
 8005d80:	eb42 0303 	adc.w	r3, r2, r3
 8005d84:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	663b      	str	r3, [r7, #96]	; 0x60
 8005d90:	667a      	str	r2, [r7, #100]	; 0x64
 8005d92:	f04f 0200 	mov.w	r2, #0
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d9e:	4649      	mov	r1, r9
 8005da0:	008b      	lsls	r3, r1, #2
 8005da2:	4641      	mov	r1, r8
 8005da4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005da8:	4641      	mov	r1, r8
 8005daa:	008a      	lsls	r2, r1, #2
 8005dac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005db0:	f7fa ff6a 	bl	8000c88 <__aeabi_uldivmod>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	4b0d      	ldr	r3, [pc, #52]	; (8005df0 <UART_SetConfig+0x4e4>)
 8005dba:	fba3 1302 	umull	r1, r3, r3, r2
 8005dbe:	095b      	lsrs	r3, r3, #5
 8005dc0:	2164      	movs	r1, #100	; 0x64
 8005dc2:	fb01 f303 	mul.w	r3, r1, r3
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	3332      	adds	r3, #50	; 0x32
 8005dcc:	4a08      	ldr	r2, [pc, #32]	; (8005df0 <UART_SetConfig+0x4e4>)
 8005dce:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	f003 020f 	and.w	r2, r3, #15
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4422      	add	r2, r4
 8005de0:	609a      	str	r2, [r3, #8]
}
 8005de2:	bf00      	nop
 8005de4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005de8:	46bd      	mov	sp, r7
 8005dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dee:	bf00      	nop
 8005df0:	51eb851f 	.word	0x51eb851f

08005df4 <__errno>:
 8005df4:	4b01      	ldr	r3, [pc, #4]	; (8005dfc <__errno+0x8>)
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	2000000c 	.word	0x2000000c

08005e00 <__libc_init_array>:
 8005e00:	b570      	push	{r4, r5, r6, lr}
 8005e02:	4d0d      	ldr	r5, [pc, #52]	; (8005e38 <__libc_init_array+0x38>)
 8005e04:	4c0d      	ldr	r4, [pc, #52]	; (8005e3c <__libc_init_array+0x3c>)
 8005e06:	1b64      	subs	r4, r4, r5
 8005e08:	10a4      	asrs	r4, r4, #2
 8005e0a:	2600      	movs	r6, #0
 8005e0c:	42a6      	cmp	r6, r4
 8005e0e:	d109      	bne.n	8005e24 <__libc_init_array+0x24>
 8005e10:	4d0b      	ldr	r5, [pc, #44]	; (8005e40 <__libc_init_array+0x40>)
 8005e12:	4c0c      	ldr	r4, [pc, #48]	; (8005e44 <__libc_init_array+0x44>)
 8005e14:	f004 fc90 	bl	800a738 <_init>
 8005e18:	1b64      	subs	r4, r4, r5
 8005e1a:	10a4      	asrs	r4, r4, #2
 8005e1c:	2600      	movs	r6, #0
 8005e1e:	42a6      	cmp	r6, r4
 8005e20:	d105      	bne.n	8005e2e <__libc_init_array+0x2e>
 8005e22:	bd70      	pop	{r4, r5, r6, pc}
 8005e24:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e28:	4798      	blx	r3
 8005e2a:	3601      	adds	r6, #1
 8005e2c:	e7ee      	b.n	8005e0c <__libc_init_array+0xc>
 8005e2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e32:	4798      	blx	r3
 8005e34:	3601      	adds	r6, #1
 8005e36:	e7f2      	b.n	8005e1e <__libc_init_array+0x1e>
 8005e38:	0800ac64 	.word	0x0800ac64
 8005e3c:	0800ac64 	.word	0x0800ac64
 8005e40:	0800ac64 	.word	0x0800ac64
 8005e44:	0800ac68 	.word	0x0800ac68

08005e48 <memset>:
 8005e48:	4402      	add	r2, r0
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d100      	bne.n	8005e52 <memset+0xa>
 8005e50:	4770      	bx	lr
 8005e52:	f803 1b01 	strb.w	r1, [r3], #1
 8005e56:	e7f9      	b.n	8005e4c <memset+0x4>

08005e58 <__cvt>:
 8005e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e5c:	ec55 4b10 	vmov	r4, r5, d0
 8005e60:	2d00      	cmp	r5, #0
 8005e62:	460e      	mov	r6, r1
 8005e64:	4619      	mov	r1, r3
 8005e66:	462b      	mov	r3, r5
 8005e68:	bfbb      	ittet	lt
 8005e6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e6e:	461d      	movlt	r5, r3
 8005e70:	2300      	movge	r3, #0
 8005e72:	232d      	movlt	r3, #45	; 0x2d
 8005e74:	700b      	strb	r3, [r1, #0]
 8005e76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e78:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e7c:	4691      	mov	r9, r2
 8005e7e:	f023 0820 	bic.w	r8, r3, #32
 8005e82:	bfbc      	itt	lt
 8005e84:	4622      	movlt	r2, r4
 8005e86:	4614      	movlt	r4, r2
 8005e88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e8c:	d005      	beq.n	8005e9a <__cvt+0x42>
 8005e8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e92:	d100      	bne.n	8005e96 <__cvt+0x3e>
 8005e94:	3601      	adds	r6, #1
 8005e96:	2102      	movs	r1, #2
 8005e98:	e000      	b.n	8005e9c <__cvt+0x44>
 8005e9a:	2103      	movs	r1, #3
 8005e9c:	ab03      	add	r3, sp, #12
 8005e9e:	9301      	str	r3, [sp, #4]
 8005ea0:	ab02      	add	r3, sp, #8
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	ec45 4b10 	vmov	d0, r4, r5
 8005ea8:	4653      	mov	r3, sl
 8005eaa:	4632      	mov	r2, r6
 8005eac:	f001 fdac 	bl	8007a08 <_dtoa_r>
 8005eb0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005eb4:	4607      	mov	r7, r0
 8005eb6:	d102      	bne.n	8005ebe <__cvt+0x66>
 8005eb8:	f019 0f01 	tst.w	r9, #1
 8005ebc:	d022      	beq.n	8005f04 <__cvt+0xac>
 8005ebe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ec2:	eb07 0906 	add.w	r9, r7, r6
 8005ec6:	d110      	bne.n	8005eea <__cvt+0x92>
 8005ec8:	783b      	ldrb	r3, [r7, #0]
 8005eca:	2b30      	cmp	r3, #48	; 0x30
 8005ecc:	d10a      	bne.n	8005ee4 <__cvt+0x8c>
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	4629      	mov	r1, r5
 8005ed6:	f7fa fdf7 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eda:	b918      	cbnz	r0, 8005ee4 <__cvt+0x8c>
 8005edc:	f1c6 0601 	rsb	r6, r6, #1
 8005ee0:	f8ca 6000 	str.w	r6, [sl]
 8005ee4:	f8da 3000 	ldr.w	r3, [sl]
 8005ee8:	4499      	add	r9, r3
 8005eea:	2200      	movs	r2, #0
 8005eec:	2300      	movs	r3, #0
 8005eee:	4620      	mov	r0, r4
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	f7fa fde9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef6:	b108      	cbz	r0, 8005efc <__cvt+0xa4>
 8005ef8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005efc:	2230      	movs	r2, #48	; 0x30
 8005efe:	9b03      	ldr	r3, [sp, #12]
 8005f00:	454b      	cmp	r3, r9
 8005f02:	d307      	bcc.n	8005f14 <__cvt+0xbc>
 8005f04:	9b03      	ldr	r3, [sp, #12]
 8005f06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f08:	1bdb      	subs	r3, r3, r7
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	b004      	add	sp, #16
 8005f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f14:	1c59      	adds	r1, r3, #1
 8005f16:	9103      	str	r1, [sp, #12]
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	e7f0      	b.n	8005efe <__cvt+0xa6>

08005f1c <__exponent>:
 8005f1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2900      	cmp	r1, #0
 8005f22:	bfb8      	it	lt
 8005f24:	4249      	neglt	r1, r1
 8005f26:	f803 2b02 	strb.w	r2, [r3], #2
 8005f2a:	bfb4      	ite	lt
 8005f2c:	222d      	movlt	r2, #45	; 0x2d
 8005f2e:	222b      	movge	r2, #43	; 0x2b
 8005f30:	2909      	cmp	r1, #9
 8005f32:	7042      	strb	r2, [r0, #1]
 8005f34:	dd2a      	ble.n	8005f8c <__exponent+0x70>
 8005f36:	f10d 0407 	add.w	r4, sp, #7
 8005f3a:	46a4      	mov	ip, r4
 8005f3c:	270a      	movs	r7, #10
 8005f3e:	46a6      	mov	lr, r4
 8005f40:	460a      	mov	r2, r1
 8005f42:	fb91 f6f7 	sdiv	r6, r1, r7
 8005f46:	fb07 1516 	mls	r5, r7, r6, r1
 8005f4a:	3530      	adds	r5, #48	; 0x30
 8005f4c:	2a63      	cmp	r2, #99	; 0x63
 8005f4e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005f52:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005f56:	4631      	mov	r1, r6
 8005f58:	dcf1      	bgt.n	8005f3e <__exponent+0x22>
 8005f5a:	3130      	adds	r1, #48	; 0x30
 8005f5c:	f1ae 0502 	sub.w	r5, lr, #2
 8005f60:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005f64:	1c44      	adds	r4, r0, #1
 8005f66:	4629      	mov	r1, r5
 8005f68:	4561      	cmp	r1, ip
 8005f6a:	d30a      	bcc.n	8005f82 <__exponent+0x66>
 8005f6c:	f10d 0209 	add.w	r2, sp, #9
 8005f70:	eba2 020e 	sub.w	r2, r2, lr
 8005f74:	4565      	cmp	r5, ip
 8005f76:	bf88      	it	hi
 8005f78:	2200      	movhi	r2, #0
 8005f7a:	4413      	add	r3, r2
 8005f7c:	1a18      	subs	r0, r3, r0
 8005f7e:	b003      	add	sp, #12
 8005f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f86:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005f8a:	e7ed      	b.n	8005f68 <__exponent+0x4c>
 8005f8c:	2330      	movs	r3, #48	; 0x30
 8005f8e:	3130      	adds	r1, #48	; 0x30
 8005f90:	7083      	strb	r3, [r0, #2]
 8005f92:	70c1      	strb	r1, [r0, #3]
 8005f94:	1d03      	adds	r3, r0, #4
 8005f96:	e7f1      	b.n	8005f7c <__exponent+0x60>

08005f98 <_printf_float>:
 8005f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9c:	ed2d 8b02 	vpush	{d8}
 8005fa0:	b08d      	sub	sp, #52	; 0x34
 8005fa2:	460c      	mov	r4, r1
 8005fa4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005fa8:	4616      	mov	r6, r2
 8005faa:	461f      	mov	r7, r3
 8005fac:	4605      	mov	r5, r0
 8005fae:	f002 fe89 	bl	8008cc4 <_localeconv_r>
 8005fb2:	f8d0 a000 	ldr.w	sl, [r0]
 8005fb6:	4650      	mov	r0, sl
 8005fb8:	f7fa f90a 	bl	80001d0 <strlen>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	930a      	str	r3, [sp, #40]	; 0x28
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	9305      	str	r3, [sp, #20]
 8005fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8005fc8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005fcc:	3307      	adds	r3, #7
 8005fce:	f023 0307 	bic.w	r3, r3, #7
 8005fd2:	f103 0208 	add.w	r2, r3, #8
 8005fd6:	f8c8 2000 	str.w	r2, [r8]
 8005fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fde:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005fe2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005fe6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005fea:	9307      	str	r3, [sp, #28]
 8005fec:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ff0:	ee08 0a10 	vmov	s16, r0
 8005ff4:	4b9f      	ldr	r3, [pc, #636]	; (8006274 <_printf_float+0x2dc>)
 8005ff6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8005ffe:	f7fa fd95 	bl	8000b2c <__aeabi_dcmpun>
 8006002:	bb88      	cbnz	r0, 8006068 <_printf_float+0xd0>
 8006004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006008:	4b9a      	ldr	r3, [pc, #616]	; (8006274 <_printf_float+0x2dc>)
 800600a:	f04f 32ff 	mov.w	r2, #4294967295
 800600e:	f7fa fd6f 	bl	8000af0 <__aeabi_dcmple>
 8006012:	bb48      	cbnz	r0, 8006068 <_printf_float+0xd0>
 8006014:	2200      	movs	r2, #0
 8006016:	2300      	movs	r3, #0
 8006018:	4640      	mov	r0, r8
 800601a:	4649      	mov	r1, r9
 800601c:	f7fa fd5e 	bl	8000adc <__aeabi_dcmplt>
 8006020:	b110      	cbz	r0, 8006028 <_printf_float+0x90>
 8006022:	232d      	movs	r3, #45	; 0x2d
 8006024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006028:	4b93      	ldr	r3, [pc, #588]	; (8006278 <_printf_float+0x2e0>)
 800602a:	4894      	ldr	r0, [pc, #592]	; (800627c <_printf_float+0x2e4>)
 800602c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006030:	bf94      	ite	ls
 8006032:	4698      	movls	r8, r3
 8006034:	4680      	movhi	r8, r0
 8006036:	2303      	movs	r3, #3
 8006038:	6123      	str	r3, [r4, #16]
 800603a:	9b05      	ldr	r3, [sp, #20]
 800603c:	f023 0204 	bic.w	r2, r3, #4
 8006040:	6022      	str	r2, [r4, #0]
 8006042:	f04f 0900 	mov.w	r9, #0
 8006046:	9700      	str	r7, [sp, #0]
 8006048:	4633      	mov	r3, r6
 800604a:	aa0b      	add	r2, sp, #44	; 0x2c
 800604c:	4621      	mov	r1, r4
 800604e:	4628      	mov	r0, r5
 8006050:	f000 f9d8 	bl	8006404 <_printf_common>
 8006054:	3001      	adds	r0, #1
 8006056:	f040 8090 	bne.w	800617a <_printf_float+0x1e2>
 800605a:	f04f 30ff 	mov.w	r0, #4294967295
 800605e:	b00d      	add	sp, #52	; 0x34
 8006060:	ecbd 8b02 	vpop	{d8}
 8006064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006068:	4642      	mov	r2, r8
 800606a:	464b      	mov	r3, r9
 800606c:	4640      	mov	r0, r8
 800606e:	4649      	mov	r1, r9
 8006070:	f7fa fd5c 	bl	8000b2c <__aeabi_dcmpun>
 8006074:	b140      	cbz	r0, 8006088 <_printf_float+0xf0>
 8006076:	464b      	mov	r3, r9
 8006078:	2b00      	cmp	r3, #0
 800607a:	bfbc      	itt	lt
 800607c:	232d      	movlt	r3, #45	; 0x2d
 800607e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006082:	487f      	ldr	r0, [pc, #508]	; (8006280 <_printf_float+0x2e8>)
 8006084:	4b7f      	ldr	r3, [pc, #508]	; (8006284 <_printf_float+0x2ec>)
 8006086:	e7d1      	b.n	800602c <_printf_float+0x94>
 8006088:	6863      	ldr	r3, [r4, #4]
 800608a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800608e:	9206      	str	r2, [sp, #24]
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	d13f      	bne.n	8006114 <_printf_float+0x17c>
 8006094:	2306      	movs	r3, #6
 8006096:	6063      	str	r3, [r4, #4]
 8006098:	9b05      	ldr	r3, [sp, #20]
 800609a:	6861      	ldr	r1, [r4, #4]
 800609c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80060a0:	2300      	movs	r3, #0
 80060a2:	9303      	str	r3, [sp, #12]
 80060a4:	ab0a      	add	r3, sp, #40	; 0x28
 80060a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80060aa:	ab09      	add	r3, sp, #36	; 0x24
 80060ac:	ec49 8b10 	vmov	d0, r8, r9
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	6022      	str	r2, [r4, #0]
 80060b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80060b8:	4628      	mov	r0, r5
 80060ba:	f7ff fecd 	bl	8005e58 <__cvt>
 80060be:	9b06      	ldr	r3, [sp, #24]
 80060c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060c2:	2b47      	cmp	r3, #71	; 0x47
 80060c4:	4680      	mov	r8, r0
 80060c6:	d108      	bne.n	80060da <_printf_float+0x142>
 80060c8:	1cc8      	adds	r0, r1, #3
 80060ca:	db02      	blt.n	80060d2 <_printf_float+0x13a>
 80060cc:	6863      	ldr	r3, [r4, #4]
 80060ce:	4299      	cmp	r1, r3
 80060d0:	dd41      	ble.n	8006156 <_printf_float+0x1be>
 80060d2:	f1ab 0b02 	sub.w	fp, fp, #2
 80060d6:	fa5f fb8b 	uxtb.w	fp, fp
 80060da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80060de:	d820      	bhi.n	8006122 <_printf_float+0x18a>
 80060e0:	3901      	subs	r1, #1
 80060e2:	465a      	mov	r2, fp
 80060e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80060e8:	9109      	str	r1, [sp, #36]	; 0x24
 80060ea:	f7ff ff17 	bl	8005f1c <__exponent>
 80060ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060f0:	1813      	adds	r3, r2, r0
 80060f2:	2a01      	cmp	r2, #1
 80060f4:	4681      	mov	r9, r0
 80060f6:	6123      	str	r3, [r4, #16]
 80060f8:	dc02      	bgt.n	8006100 <_printf_float+0x168>
 80060fa:	6822      	ldr	r2, [r4, #0]
 80060fc:	07d2      	lsls	r2, r2, #31
 80060fe:	d501      	bpl.n	8006104 <_printf_float+0x16c>
 8006100:	3301      	adds	r3, #1
 8006102:	6123      	str	r3, [r4, #16]
 8006104:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006108:	2b00      	cmp	r3, #0
 800610a:	d09c      	beq.n	8006046 <_printf_float+0xae>
 800610c:	232d      	movs	r3, #45	; 0x2d
 800610e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006112:	e798      	b.n	8006046 <_printf_float+0xae>
 8006114:	9a06      	ldr	r2, [sp, #24]
 8006116:	2a47      	cmp	r2, #71	; 0x47
 8006118:	d1be      	bne.n	8006098 <_printf_float+0x100>
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1bc      	bne.n	8006098 <_printf_float+0x100>
 800611e:	2301      	movs	r3, #1
 8006120:	e7b9      	b.n	8006096 <_printf_float+0xfe>
 8006122:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006126:	d118      	bne.n	800615a <_printf_float+0x1c2>
 8006128:	2900      	cmp	r1, #0
 800612a:	6863      	ldr	r3, [r4, #4]
 800612c:	dd0b      	ble.n	8006146 <_printf_float+0x1ae>
 800612e:	6121      	str	r1, [r4, #16]
 8006130:	b913      	cbnz	r3, 8006138 <_printf_float+0x1a0>
 8006132:	6822      	ldr	r2, [r4, #0]
 8006134:	07d0      	lsls	r0, r2, #31
 8006136:	d502      	bpl.n	800613e <_printf_float+0x1a6>
 8006138:	3301      	adds	r3, #1
 800613a:	440b      	add	r3, r1
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006140:	f04f 0900 	mov.w	r9, #0
 8006144:	e7de      	b.n	8006104 <_printf_float+0x16c>
 8006146:	b913      	cbnz	r3, 800614e <_printf_float+0x1b6>
 8006148:	6822      	ldr	r2, [r4, #0]
 800614a:	07d2      	lsls	r2, r2, #31
 800614c:	d501      	bpl.n	8006152 <_printf_float+0x1ba>
 800614e:	3302      	adds	r3, #2
 8006150:	e7f4      	b.n	800613c <_printf_float+0x1a4>
 8006152:	2301      	movs	r3, #1
 8006154:	e7f2      	b.n	800613c <_printf_float+0x1a4>
 8006156:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800615a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800615c:	4299      	cmp	r1, r3
 800615e:	db05      	blt.n	800616c <_printf_float+0x1d4>
 8006160:	6823      	ldr	r3, [r4, #0]
 8006162:	6121      	str	r1, [r4, #16]
 8006164:	07d8      	lsls	r0, r3, #31
 8006166:	d5ea      	bpl.n	800613e <_printf_float+0x1a6>
 8006168:	1c4b      	adds	r3, r1, #1
 800616a:	e7e7      	b.n	800613c <_printf_float+0x1a4>
 800616c:	2900      	cmp	r1, #0
 800616e:	bfd4      	ite	le
 8006170:	f1c1 0202 	rsble	r2, r1, #2
 8006174:	2201      	movgt	r2, #1
 8006176:	4413      	add	r3, r2
 8006178:	e7e0      	b.n	800613c <_printf_float+0x1a4>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	055a      	lsls	r2, r3, #21
 800617e:	d407      	bmi.n	8006190 <_printf_float+0x1f8>
 8006180:	6923      	ldr	r3, [r4, #16]
 8006182:	4642      	mov	r2, r8
 8006184:	4631      	mov	r1, r6
 8006186:	4628      	mov	r0, r5
 8006188:	47b8      	blx	r7
 800618a:	3001      	adds	r0, #1
 800618c:	d12c      	bne.n	80061e8 <_printf_float+0x250>
 800618e:	e764      	b.n	800605a <_printf_float+0xc2>
 8006190:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006194:	f240 80e0 	bls.w	8006358 <_printf_float+0x3c0>
 8006198:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800619c:	2200      	movs	r2, #0
 800619e:	2300      	movs	r3, #0
 80061a0:	f7fa fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 80061a4:	2800      	cmp	r0, #0
 80061a6:	d034      	beq.n	8006212 <_printf_float+0x27a>
 80061a8:	4a37      	ldr	r2, [pc, #220]	; (8006288 <_printf_float+0x2f0>)
 80061aa:	2301      	movs	r3, #1
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af51 	beq.w	800605a <_printf_float+0xc2>
 80061b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061bc:	429a      	cmp	r2, r3
 80061be:	db02      	blt.n	80061c6 <_printf_float+0x22e>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	07d8      	lsls	r0, r3, #31
 80061c4:	d510      	bpl.n	80061e8 <_printf_float+0x250>
 80061c6:	ee18 3a10 	vmov	r3, s16
 80061ca:	4652      	mov	r2, sl
 80061cc:	4631      	mov	r1, r6
 80061ce:	4628      	mov	r0, r5
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	f43f af41 	beq.w	800605a <_printf_float+0xc2>
 80061d8:	f04f 0800 	mov.w	r8, #0
 80061dc:	f104 091a 	add.w	r9, r4, #26
 80061e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e2:	3b01      	subs	r3, #1
 80061e4:	4543      	cmp	r3, r8
 80061e6:	dc09      	bgt.n	80061fc <_printf_float+0x264>
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	079b      	lsls	r3, r3, #30
 80061ec:	f100 8105 	bmi.w	80063fa <_printf_float+0x462>
 80061f0:	68e0      	ldr	r0, [r4, #12]
 80061f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061f4:	4298      	cmp	r0, r3
 80061f6:	bfb8      	it	lt
 80061f8:	4618      	movlt	r0, r3
 80061fa:	e730      	b.n	800605e <_printf_float+0xc6>
 80061fc:	2301      	movs	r3, #1
 80061fe:	464a      	mov	r2, r9
 8006200:	4631      	mov	r1, r6
 8006202:	4628      	mov	r0, r5
 8006204:	47b8      	blx	r7
 8006206:	3001      	adds	r0, #1
 8006208:	f43f af27 	beq.w	800605a <_printf_float+0xc2>
 800620c:	f108 0801 	add.w	r8, r8, #1
 8006210:	e7e6      	b.n	80061e0 <_printf_float+0x248>
 8006212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006214:	2b00      	cmp	r3, #0
 8006216:	dc39      	bgt.n	800628c <_printf_float+0x2f4>
 8006218:	4a1b      	ldr	r2, [pc, #108]	; (8006288 <_printf_float+0x2f0>)
 800621a:	2301      	movs	r3, #1
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	f43f af19 	beq.w	800605a <_printf_float+0xc2>
 8006228:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800622c:	4313      	orrs	r3, r2
 800622e:	d102      	bne.n	8006236 <_printf_float+0x29e>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	07d9      	lsls	r1, r3, #31
 8006234:	d5d8      	bpl.n	80061e8 <_printf_float+0x250>
 8006236:	ee18 3a10 	vmov	r3, s16
 800623a:	4652      	mov	r2, sl
 800623c:	4631      	mov	r1, r6
 800623e:	4628      	mov	r0, r5
 8006240:	47b8      	blx	r7
 8006242:	3001      	adds	r0, #1
 8006244:	f43f af09 	beq.w	800605a <_printf_float+0xc2>
 8006248:	f04f 0900 	mov.w	r9, #0
 800624c:	f104 0a1a 	add.w	sl, r4, #26
 8006250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006252:	425b      	negs	r3, r3
 8006254:	454b      	cmp	r3, r9
 8006256:	dc01      	bgt.n	800625c <_printf_float+0x2c4>
 8006258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800625a:	e792      	b.n	8006182 <_printf_float+0x1ea>
 800625c:	2301      	movs	r3, #1
 800625e:	4652      	mov	r2, sl
 8006260:	4631      	mov	r1, r6
 8006262:	4628      	mov	r0, r5
 8006264:	47b8      	blx	r7
 8006266:	3001      	adds	r0, #1
 8006268:	f43f aef7 	beq.w	800605a <_printf_float+0xc2>
 800626c:	f109 0901 	add.w	r9, r9, #1
 8006270:	e7ee      	b.n	8006250 <_printf_float+0x2b8>
 8006272:	bf00      	nop
 8006274:	7fefffff 	.word	0x7fefffff
 8006278:	0800a7b8 	.word	0x0800a7b8
 800627c:	0800a7bc 	.word	0x0800a7bc
 8006280:	0800a7c4 	.word	0x0800a7c4
 8006284:	0800a7c0 	.word	0x0800a7c0
 8006288:	0800a7c8 	.word	0x0800a7c8
 800628c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800628e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006290:	429a      	cmp	r2, r3
 8006292:	bfa8      	it	ge
 8006294:	461a      	movge	r2, r3
 8006296:	2a00      	cmp	r2, #0
 8006298:	4691      	mov	r9, r2
 800629a:	dc37      	bgt.n	800630c <_printf_float+0x374>
 800629c:	f04f 0b00 	mov.w	fp, #0
 80062a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062a4:	f104 021a 	add.w	r2, r4, #26
 80062a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80062aa:	9305      	str	r3, [sp, #20]
 80062ac:	eba3 0309 	sub.w	r3, r3, r9
 80062b0:	455b      	cmp	r3, fp
 80062b2:	dc33      	bgt.n	800631c <_printf_float+0x384>
 80062b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062b8:	429a      	cmp	r2, r3
 80062ba:	db3b      	blt.n	8006334 <_printf_float+0x39c>
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	07da      	lsls	r2, r3, #31
 80062c0:	d438      	bmi.n	8006334 <_printf_float+0x39c>
 80062c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062c4:	9a05      	ldr	r2, [sp, #20]
 80062c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062c8:	1a9a      	subs	r2, r3, r2
 80062ca:	eba3 0901 	sub.w	r9, r3, r1
 80062ce:	4591      	cmp	r9, r2
 80062d0:	bfa8      	it	ge
 80062d2:	4691      	movge	r9, r2
 80062d4:	f1b9 0f00 	cmp.w	r9, #0
 80062d8:	dc35      	bgt.n	8006346 <_printf_float+0x3ae>
 80062da:	f04f 0800 	mov.w	r8, #0
 80062de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062e2:	f104 0a1a 	add.w	sl, r4, #26
 80062e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062ea:	1a9b      	subs	r3, r3, r2
 80062ec:	eba3 0309 	sub.w	r3, r3, r9
 80062f0:	4543      	cmp	r3, r8
 80062f2:	f77f af79 	ble.w	80061e8 <_printf_float+0x250>
 80062f6:	2301      	movs	r3, #1
 80062f8:	4652      	mov	r2, sl
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f aeaa 	beq.w	800605a <_printf_float+0xc2>
 8006306:	f108 0801 	add.w	r8, r8, #1
 800630a:	e7ec      	b.n	80062e6 <_printf_float+0x34e>
 800630c:	4613      	mov	r3, r2
 800630e:	4631      	mov	r1, r6
 8006310:	4642      	mov	r2, r8
 8006312:	4628      	mov	r0, r5
 8006314:	47b8      	blx	r7
 8006316:	3001      	adds	r0, #1
 8006318:	d1c0      	bne.n	800629c <_printf_float+0x304>
 800631a:	e69e      	b.n	800605a <_printf_float+0xc2>
 800631c:	2301      	movs	r3, #1
 800631e:	4631      	mov	r1, r6
 8006320:	4628      	mov	r0, r5
 8006322:	9205      	str	r2, [sp, #20]
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	f43f ae97 	beq.w	800605a <_printf_float+0xc2>
 800632c:	9a05      	ldr	r2, [sp, #20]
 800632e:	f10b 0b01 	add.w	fp, fp, #1
 8006332:	e7b9      	b.n	80062a8 <_printf_float+0x310>
 8006334:	ee18 3a10 	vmov	r3, s16
 8006338:	4652      	mov	r2, sl
 800633a:	4631      	mov	r1, r6
 800633c:	4628      	mov	r0, r5
 800633e:	47b8      	blx	r7
 8006340:	3001      	adds	r0, #1
 8006342:	d1be      	bne.n	80062c2 <_printf_float+0x32a>
 8006344:	e689      	b.n	800605a <_printf_float+0xc2>
 8006346:	9a05      	ldr	r2, [sp, #20]
 8006348:	464b      	mov	r3, r9
 800634a:	4442      	add	r2, r8
 800634c:	4631      	mov	r1, r6
 800634e:	4628      	mov	r0, r5
 8006350:	47b8      	blx	r7
 8006352:	3001      	adds	r0, #1
 8006354:	d1c1      	bne.n	80062da <_printf_float+0x342>
 8006356:	e680      	b.n	800605a <_printf_float+0xc2>
 8006358:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800635a:	2a01      	cmp	r2, #1
 800635c:	dc01      	bgt.n	8006362 <_printf_float+0x3ca>
 800635e:	07db      	lsls	r3, r3, #31
 8006360:	d538      	bpl.n	80063d4 <_printf_float+0x43c>
 8006362:	2301      	movs	r3, #1
 8006364:	4642      	mov	r2, r8
 8006366:	4631      	mov	r1, r6
 8006368:	4628      	mov	r0, r5
 800636a:	47b8      	blx	r7
 800636c:	3001      	adds	r0, #1
 800636e:	f43f ae74 	beq.w	800605a <_printf_float+0xc2>
 8006372:	ee18 3a10 	vmov	r3, s16
 8006376:	4652      	mov	r2, sl
 8006378:	4631      	mov	r1, r6
 800637a:	4628      	mov	r0, r5
 800637c:	47b8      	blx	r7
 800637e:	3001      	adds	r0, #1
 8006380:	f43f ae6b 	beq.w	800605a <_printf_float+0xc2>
 8006384:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006388:	2200      	movs	r2, #0
 800638a:	2300      	movs	r3, #0
 800638c:	f7fa fb9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006390:	b9d8      	cbnz	r0, 80063ca <_printf_float+0x432>
 8006392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006394:	f108 0201 	add.w	r2, r8, #1
 8006398:	3b01      	subs	r3, #1
 800639a:	4631      	mov	r1, r6
 800639c:	4628      	mov	r0, r5
 800639e:	47b8      	blx	r7
 80063a0:	3001      	adds	r0, #1
 80063a2:	d10e      	bne.n	80063c2 <_printf_float+0x42a>
 80063a4:	e659      	b.n	800605a <_printf_float+0xc2>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4652      	mov	r2, sl
 80063aa:	4631      	mov	r1, r6
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b8      	blx	r7
 80063b0:	3001      	adds	r0, #1
 80063b2:	f43f ae52 	beq.w	800605a <_printf_float+0xc2>
 80063b6:	f108 0801 	add.w	r8, r8, #1
 80063ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063bc:	3b01      	subs	r3, #1
 80063be:	4543      	cmp	r3, r8
 80063c0:	dcf1      	bgt.n	80063a6 <_printf_float+0x40e>
 80063c2:	464b      	mov	r3, r9
 80063c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80063c8:	e6dc      	b.n	8006184 <_printf_float+0x1ec>
 80063ca:	f04f 0800 	mov.w	r8, #0
 80063ce:	f104 0a1a 	add.w	sl, r4, #26
 80063d2:	e7f2      	b.n	80063ba <_printf_float+0x422>
 80063d4:	2301      	movs	r3, #1
 80063d6:	4642      	mov	r2, r8
 80063d8:	e7df      	b.n	800639a <_printf_float+0x402>
 80063da:	2301      	movs	r3, #1
 80063dc:	464a      	mov	r2, r9
 80063de:	4631      	mov	r1, r6
 80063e0:	4628      	mov	r0, r5
 80063e2:	47b8      	blx	r7
 80063e4:	3001      	adds	r0, #1
 80063e6:	f43f ae38 	beq.w	800605a <_printf_float+0xc2>
 80063ea:	f108 0801 	add.w	r8, r8, #1
 80063ee:	68e3      	ldr	r3, [r4, #12]
 80063f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063f2:	1a5b      	subs	r3, r3, r1
 80063f4:	4543      	cmp	r3, r8
 80063f6:	dcf0      	bgt.n	80063da <_printf_float+0x442>
 80063f8:	e6fa      	b.n	80061f0 <_printf_float+0x258>
 80063fa:	f04f 0800 	mov.w	r8, #0
 80063fe:	f104 0919 	add.w	r9, r4, #25
 8006402:	e7f4      	b.n	80063ee <_printf_float+0x456>

08006404 <_printf_common>:
 8006404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006408:	4616      	mov	r6, r2
 800640a:	4699      	mov	r9, r3
 800640c:	688a      	ldr	r2, [r1, #8]
 800640e:	690b      	ldr	r3, [r1, #16]
 8006410:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006414:	4293      	cmp	r3, r2
 8006416:	bfb8      	it	lt
 8006418:	4613      	movlt	r3, r2
 800641a:	6033      	str	r3, [r6, #0]
 800641c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006420:	4607      	mov	r7, r0
 8006422:	460c      	mov	r4, r1
 8006424:	b10a      	cbz	r2, 800642a <_printf_common+0x26>
 8006426:	3301      	adds	r3, #1
 8006428:	6033      	str	r3, [r6, #0]
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	0699      	lsls	r1, r3, #26
 800642e:	bf42      	ittt	mi
 8006430:	6833      	ldrmi	r3, [r6, #0]
 8006432:	3302      	addmi	r3, #2
 8006434:	6033      	strmi	r3, [r6, #0]
 8006436:	6825      	ldr	r5, [r4, #0]
 8006438:	f015 0506 	ands.w	r5, r5, #6
 800643c:	d106      	bne.n	800644c <_printf_common+0x48>
 800643e:	f104 0a19 	add.w	sl, r4, #25
 8006442:	68e3      	ldr	r3, [r4, #12]
 8006444:	6832      	ldr	r2, [r6, #0]
 8006446:	1a9b      	subs	r3, r3, r2
 8006448:	42ab      	cmp	r3, r5
 800644a:	dc26      	bgt.n	800649a <_printf_common+0x96>
 800644c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006450:	1e13      	subs	r3, r2, #0
 8006452:	6822      	ldr	r2, [r4, #0]
 8006454:	bf18      	it	ne
 8006456:	2301      	movne	r3, #1
 8006458:	0692      	lsls	r2, r2, #26
 800645a:	d42b      	bmi.n	80064b4 <_printf_common+0xb0>
 800645c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006460:	4649      	mov	r1, r9
 8006462:	4638      	mov	r0, r7
 8006464:	47c0      	blx	r8
 8006466:	3001      	adds	r0, #1
 8006468:	d01e      	beq.n	80064a8 <_printf_common+0xa4>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	68e5      	ldr	r5, [r4, #12]
 800646e:	6832      	ldr	r2, [r6, #0]
 8006470:	f003 0306 	and.w	r3, r3, #6
 8006474:	2b04      	cmp	r3, #4
 8006476:	bf08      	it	eq
 8006478:	1aad      	subeq	r5, r5, r2
 800647a:	68a3      	ldr	r3, [r4, #8]
 800647c:	6922      	ldr	r2, [r4, #16]
 800647e:	bf0c      	ite	eq
 8006480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006484:	2500      	movne	r5, #0
 8006486:	4293      	cmp	r3, r2
 8006488:	bfc4      	itt	gt
 800648a:	1a9b      	subgt	r3, r3, r2
 800648c:	18ed      	addgt	r5, r5, r3
 800648e:	2600      	movs	r6, #0
 8006490:	341a      	adds	r4, #26
 8006492:	42b5      	cmp	r5, r6
 8006494:	d11a      	bne.n	80064cc <_printf_common+0xc8>
 8006496:	2000      	movs	r0, #0
 8006498:	e008      	b.n	80064ac <_printf_common+0xa8>
 800649a:	2301      	movs	r3, #1
 800649c:	4652      	mov	r2, sl
 800649e:	4649      	mov	r1, r9
 80064a0:	4638      	mov	r0, r7
 80064a2:	47c0      	blx	r8
 80064a4:	3001      	adds	r0, #1
 80064a6:	d103      	bne.n	80064b0 <_printf_common+0xac>
 80064a8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b0:	3501      	adds	r5, #1
 80064b2:	e7c6      	b.n	8006442 <_printf_common+0x3e>
 80064b4:	18e1      	adds	r1, r4, r3
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	2030      	movs	r0, #48	; 0x30
 80064ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064be:	4422      	add	r2, r4
 80064c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064c8:	3302      	adds	r3, #2
 80064ca:	e7c7      	b.n	800645c <_printf_common+0x58>
 80064cc:	2301      	movs	r3, #1
 80064ce:	4622      	mov	r2, r4
 80064d0:	4649      	mov	r1, r9
 80064d2:	4638      	mov	r0, r7
 80064d4:	47c0      	blx	r8
 80064d6:	3001      	adds	r0, #1
 80064d8:	d0e6      	beq.n	80064a8 <_printf_common+0xa4>
 80064da:	3601      	adds	r6, #1
 80064dc:	e7d9      	b.n	8006492 <_printf_common+0x8e>
	...

080064e0 <_printf_i>:
 80064e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064e4:	7e0f      	ldrb	r7, [r1, #24]
 80064e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064e8:	2f78      	cmp	r7, #120	; 0x78
 80064ea:	4691      	mov	r9, r2
 80064ec:	4680      	mov	r8, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	469a      	mov	sl, r3
 80064f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064f6:	d807      	bhi.n	8006508 <_printf_i+0x28>
 80064f8:	2f62      	cmp	r7, #98	; 0x62
 80064fa:	d80a      	bhi.n	8006512 <_printf_i+0x32>
 80064fc:	2f00      	cmp	r7, #0
 80064fe:	f000 80d8 	beq.w	80066b2 <_printf_i+0x1d2>
 8006502:	2f58      	cmp	r7, #88	; 0x58
 8006504:	f000 80a3 	beq.w	800664e <_printf_i+0x16e>
 8006508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800650c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006510:	e03a      	b.n	8006588 <_printf_i+0xa8>
 8006512:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006516:	2b15      	cmp	r3, #21
 8006518:	d8f6      	bhi.n	8006508 <_printf_i+0x28>
 800651a:	a101      	add	r1, pc, #4	; (adr r1, 8006520 <_printf_i+0x40>)
 800651c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006520:	08006579 	.word	0x08006579
 8006524:	0800658d 	.word	0x0800658d
 8006528:	08006509 	.word	0x08006509
 800652c:	08006509 	.word	0x08006509
 8006530:	08006509 	.word	0x08006509
 8006534:	08006509 	.word	0x08006509
 8006538:	0800658d 	.word	0x0800658d
 800653c:	08006509 	.word	0x08006509
 8006540:	08006509 	.word	0x08006509
 8006544:	08006509 	.word	0x08006509
 8006548:	08006509 	.word	0x08006509
 800654c:	08006699 	.word	0x08006699
 8006550:	080065bd 	.word	0x080065bd
 8006554:	0800667b 	.word	0x0800667b
 8006558:	08006509 	.word	0x08006509
 800655c:	08006509 	.word	0x08006509
 8006560:	080066bb 	.word	0x080066bb
 8006564:	08006509 	.word	0x08006509
 8006568:	080065bd 	.word	0x080065bd
 800656c:	08006509 	.word	0x08006509
 8006570:	08006509 	.word	0x08006509
 8006574:	08006683 	.word	0x08006683
 8006578:	682b      	ldr	r3, [r5, #0]
 800657a:	1d1a      	adds	r2, r3, #4
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	602a      	str	r2, [r5, #0]
 8006580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006584:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006588:	2301      	movs	r3, #1
 800658a:	e0a3      	b.n	80066d4 <_printf_i+0x1f4>
 800658c:	6820      	ldr	r0, [r4, #0]
 800658e:	6829      	ldr	r1, [r5, #0]
 8006590:	0606      	lsls	r6, r0, #24
 8006592:	f101 0304 	add.w	r3, r1, #4
 8006596:	d50a      	bpl.n	80065ae <_printf_i+0xce>
 8006598:	680e      	ldr	r6, [r1, #0]
 800659a:	602b      	str	r3, [r5, #0]
 800659c:	2e00      	cmp	r6, #0
 800659e:	da03      	bge.n	80065a8 <_printf_i+0xc8>
 80065a0:	232d      	movs	r3, #45	; 0x2d
 80065a2:	4276      	negs	r6, r6
 80065a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065a8:	485e      	ldr	r0, [pc, #376]	; (8006724 <_printf_i+0x244>)
 80065aa:	230a      	movs	r3, #10
 80065ac:	e019      	b.n	80065e2 <_printf_i+0x102>
 80065ae:	680e      	ldr	r6, [r1, #0]
 80065b0:	602b      	str	r3, [r5, #0]
 80065b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80065b6:	bf18      	it	ne
 80065b8:	b236      	sxthne	r6, r6
 80065ba:	e7ef      	b.n	800659c <_printf_i+0xbc>
 80065bc:	682b      	ldr	r3, [r5, #0]
 80065be:	6820      	ldr	r0, [r4, #0]
 80065c0:	1d19      	adds	r1, r3, #4
 80065c2:	6029      	str	r1, [r5, #0]
 80065c4:	0601      	lsls	r1, r0, #24
 80065c6:	d501      	bpl.n	80065cc <_printf_i+0xec>
 80065c8:	681e      	ldr	r6, [r3, #0]
 80065ca:	e002      	b.n	80065d2 <_printf_i+0xf2>
 80065cc:	0646      	lsls	r6, r0, #25
 80065ce:	d5fb      	bpl.n	80065c8 <_printf_i+0xe8>
 80065d0:	881e      	ldrh	r6, [r3, #0]
 80065d2:	4854      	ldr	r0, [pc, #336]	; (8006724 <_printf_i+0x244>)
 80065d4:	2f6f      	cmp	r7, #111	; 0x6f
 80065d6:	bf0c      	ite	eq
 80065d8:	2308      	moveq	r3, #8
 80065da:	230a      	movne	r3, #10
 80065dc:	2100      	movs	r1, #0
 80065de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065e2:	6865      	ldr	r5, [r4, #4]
 80065e4:	60a5      	str	r5, [r4, #8]
 80065e6:	2d00      	cmp	r5, #0
 80065e8:	bfa2      	ittt	ge
 80065ea:	6821      	ldrge	r1, [r4, #0]
 80065ec:	f021 0104 	bicge.w	r1, r1, #4
 80065f0:	6021      	strge	r1, [r4, #0]
 80065f2:	b90e      	cbnz	r6, 80065f8 <_printf_i+0x118>
 80065f4:	2d00      	cmp	r5, #0
 80065f6:	d04d      	beq.n	8006694 <_printf_i+0x1b4>
 80065f8:	4615      	mov	r5, r2
 80065fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80065fe:	fb03 6711 	mls	r7, r3, r1, r6
 8006602:	5dc7      	ldrb	r7, [r0, r7]
 8006604:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006608:	4637      	mov	r7, r6
 800660a:	42bb      	cmp	r3, r7
 800660c:	460e      	mov	r6, r1
 800660e:	d9f4      	bls.n	80065fa <_printf_i+0x11a>
 8006610:	2b08      	cmp	r3, #8
 8006612:	d10b      	bne.n	800662c <_printf_i+0x14c>
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	07de      	lsls	r6, r3, #31
 8006618:	d508      	bpl.n	800662c <_printf_i+0x14c>
 800661a:	6923      	ldr	r3, [r4, #16]
 800661c:	6861      	ldr	r1, [r4, #4]
 800661e:	4299      	cmp	r1, r3
 8006620:	bfde      	ittt	le
 8006622:	2330      	movle	r3, #48	; 0x30
 8006624:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006628:	f105 35ff 	addle.w	r5, r5, #4294967295
 800662c:	1b52      	subs	r2, r2, r5
 800662e:	6122      	str	r2, [r4, #16]
 8006630:	f8cd a000 	str.w	sl, [sp]
 8006634:	464b      	mov	r3, r9
 8006636:	aa03      	add	r2, sp, #12
 8006638:	4621      	mov	r1, r4
 800663a:	4640      	mov	r0, r8
 800663c:	f7ff fee2 	bl	8006404 <_printf_common>
 8006640:	3001      	adds	r0, #1
 8006642:	d14c      	bne.n	80066de <_printf_i+0x1fe>
 8006644:	f04f 30ff 	mov.w	r0, #4294967295
 8006648:	b004      	add	sp, #16
 800664a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800664e:	4835      	ldr	r0, [pc, #212]	; (8006724 <_printf_i+0x244>)
 8006650:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006654:	6829      	ldr	r1, [r5, #0]
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	f851 6b04 	ldr.w	r6, [r1], #4
 800665c:	6029      	str	r1, [r5, #0]
 800665e:	061d      	lsls	r5, r3, #24
 8006660:	d514      	bpl.n	800668c <_printf_i+0x1ac>
 8006662:	07df      	lsls	r7, r3, #31
 8006664:	bf44      	itt	mi
 8006666:	f043 0320 	orrmi.w	r3, r3, #32
 800666a:	6023      	strmi	r3, [r4, #0]
 800666c:	b91e      	cbnz	r6, 8006676 <_printf_i+0x196>
 800666e:	6823      	ldr	r3, [r4, #0]
 8006670:	f023 0320 	bic.w	r3, r3, #32
 8006674:	6023      	str	r3, [r4, #0]
 8006676:	2310      	movs	r3, #16
 8006678:	e7b0      	b.n	80065dc <_printf_i+0xfc>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	f043 0320 	orr.w	r3, r3, #32
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	2378      	movs	r3, #120	; 0x78
 8006684:	4828      	ldr	r0, [pc, #160]	; (8006728 <_printf_i+0x248>)
 8006686:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800668a:	e7e3      	b.n	8006654 <_printf_i+0x174>
 800668c:	0659      	lsls	r1, r3, #25
 800668e:	bf48      	it	mi
 8006690:	b2b6      	uxthmi	r6, r6
 8006692:	e7e6      	b.n	8006662 <_printf_i+0x182>
 8006694:	4615      	mov	r5, r2
 8006696:	e7bb      	b.n	8006610 <_printf_i+0x130>
 8006698:	682b      	ldr	r3, [r5, #0]
 800669a:	6826      	ldr	r6, [r4, #0]
 800669c:	6961      	ldr	r1, [r4, #20]
 800669e:	1d18      	adds	r0, r3, #4
 80066a0:	6028      	str	r0, [r5, #0]
 80066a2:	0635      	lsls	r5, r6, #24
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	d501      	bpl.n	80066ac <_printf_i+0x1cc>
 80066a8:	6019      	str	r1, [r3, #0]
 80066aa:	e002      	b.n	80066b2 <_printf_i+0x1d2>
 80066ac:	0670      	lsls	r0, r6, #25
 80066ae:	d5fb      	bpl.n	80066a8 <_printf_i+0x1c8>
 80066b0:	8019      	strh	r1, [r3, #0]
 80066b2:	2300      	movs	r3, #0
 80066b4:	6123      	str	r3, [r4, #16]
 80066b6:	4615      	mov	r5, r2
 80066b8:	e7ba      	b.n	8006630 <_printf_i+0x150>
 80066ba:	682b      	ldr	r3, [r5, #0]
 80066bc:	1d1a      	adds	r2, r3, #4
 80066be:	602a      	str	r2, [r5, #0]
 80066c0:	681d      	ldr	r5, [r3, #0]
 80066c2:	6862      	ldr	r2, [r4, #4]
 80066c4:	2100      	movs	r1, #0
 80066c6:	4628      	mov	r0, r5
 80066c8:	f7f9 fd8a 	bl	80001e0 <memchr>
 80066cc:	b108      	cbz	r0, 80066d2 <_printf_i+0x1f2>
 80066ce:	1b40      	subs	r0, r0, r5
 80066d0:	6060      	str	r0, [r4, #4]
 80066d2:	6863      	ldr	r3, [r4, #4]
 80066d4:	6123      	str	r3, [r4, #16]
 80066d6:	2300      	movs	r3, #0
 80066d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066dc:	e7a8      	b.n	8006630 <_printf_i+0x150>
 80066de:	6923      	ldr	r3, [r4, #16]
 80066e0:	462a      	mov	r2, r5
 80066e2:	4649      	mov	r1, r9
 80066e4:	4640      	mov	r0, r8
 80066e6:	47d0      	blx	sl
 80066e8:	3001      	adds	r0, #1
 80066ea:	d0ab      	beq.n	8006644 <_printf_i+0x164>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	079b      	lsls	r3, r3, #30
 80066f0:	d413      	bmi.n	800671a <_printf_i+0x23a>
 80066f2:	68e0      	ldr	r0, [r4, #12]
 80066f4:	9b03      	ldr	r3, [sp, #12]
 80066f6:	4298      	cmp	r0, r3
 80066f8:	bfb8      	it	lt
 80066fa:	4618      	movlt	r0, r3
 80066fc:	e7a4      	b.n	8006648 <_printf_i+0x168>
 80066fe:	2301      	movs	r3, #1
 8006700:	4632      	mov	r2, r6
 8006702:	4649      	mov	r1, r9
 8006704:	4640      	mov	r0, r8
 8006706:	47d0      	blx	sl
 8006708:	3001      	adds	r0, #1
 800670a:	d09b      	beq.n	8006644 <_printf_i+0x164>
 800670c:	3501      	adds	r5, #1
 800670e:	68e3      	ldr	r3, [r4, #12]
 8006710:	9903      	ldr	r1, [sp, #12]
 8006712:	1a5b      	subs	r3, r3, r1
 8006714:	42ab      	cmp	r3, r5
 8006716:	dcf2      	bgt.n	80066fe <_printf_i+0x21e>
 8006718:	e7eb      	b.n	80066f2 <_printf_i+0x212>
 800671a:	2500      	movs	r5, #0
 800671c:	f104 0619 	add.w	r6, r4, #25
 8006720:	e7f5      	b.n	800670e <_printf_i+0x22e>
 8006722:	bf00      	nop
 8006724:	0800a7ca 	.word	0x0800a7ca
 8006728:	0800a7db 	.word	0x0800a7db

0800672c <_scanf_float>:
 800672c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006730:	b087      	sub	sp, #28
 8006732:	4617      	mov	r7, r2
 8006734:	9303      	str	r3, [sp, #12]
 8006736:	688b      	ldr	r3, [r1, #8]
 8006738:	1e5a      	subs	r2, r3, #1
 800673a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800673e:	bf83      	ittte	hi
 8006740:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006744:	195b      	addhi	r3, r3, r5
 8006746:	9302      	strhi	r3, [sp, #8]
 8006748:	2300      	movls	r3, #0
 800674a:	bf86      	itte	hi
 800674c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006750:	608b      	strhi	r3, [r1, #8]
 8006752:	9302      	strls	r3, [sp, #8]
 8006754:	680b      	ldr	r3, [r1, #0]
 8006756:	468b      	mov	fp, r1
 8006758:	2500      	movs	r5, #0
 800675a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800675e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006762:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006766:	4680      	mov	r8, r0
 8006768:	460c      	mov	r4, r1
 800676a:	465e      	mov	r6, fp
 800676c:	46aa      	mov	sl, r5
 800676e:	46a9      	mov	r9, r5
 8006770:	9501      	str	r5, [sp, #4]
 8006772:	68a2      	ldr	r2, [r4, #8]
 8006774:	b152      	cbz	r2, 800678c <_scanf_float+0x60>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	2b4e      	cmp	r3, #78	; 0x4e
 800677c:	d864      	bhi.n	8006848 <_scanf_float+0x11c>
 800677e:	2b40      	cmp	r3, #64	; 0x40
 8006780:	d83c      	bhi.n	80067fc <_scanf_float+0xd0>
 8006782:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006786:	b2c8      	uxtb	r0, r1
 8006788:	280e      	cmp	r0, #14
 800678a:	d93a      	bls.n	8006802 <_scanf_float+0xd6>
 800678c:	f1b9 0f00 	cmp.w	r9, #0
 8006790:	d003      	beq.n	800679a <_scanf_float+0x6e>
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800679e:	f1ba 0f01 	cmp.w	sl, #1
 80067a2:	f200 8113 	bhi.w	80069cc <_scanf_float+0x2a0>
 80067a6:	455e      	cmp	r6, fp
 80067a8:	f200 8105 	bhi.w	80069b6 <_scanf_float+0x28a>
 80067ac:	2501      	movs	r5, #1
 80067ae:	4628      	mov	r0, r5
 80067b0:	b007      	add	sp, #28
 80067b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067b6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80067ba:	2a0d      	cmp	r2, #13
 80067bc:	d8e6      	bhi.n	800678c <_scanf_float+0x60>
 80067be:	a101      	add	r1, pc, #4	; (adr r1, 80067c4 <_scanf_float+0x98>)
 80067c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80067c4:	08006903 	.word	0x08006903
 80067c8:	0800678d 	.word	0x0800678d
 80067cc:	0800678d 	.word	0x0800678d
 80067d0:	0800678d 	.word	0x0800678d
 80067d4:	08006963 	.word	0x08006963
 80067d8:	0800693b 	.word	0x0800693b
 80067dc:	0800678d 	.word	0x0800678d
 80067e0:	0800678d 	.word	0x0800678d
 80067e4:	08006911 	.word	0x08006911
 80067e8:	0800678d 	.word	0x0800678d
 80067ec:	0800678d 	.word	0x0800678d
 80067f0:	0800678d 	.word	0x0800678d
 80067f4:	0800678d 	.word	0x0800678d
 80067f8:	080068c9 	.word	0x080068c9
 80067fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006800:	e7db      	b.n	80067ba <_scanf_float+0x8e>
 8006802:	290e      	cmp	r1, #14
 8006804:	d8c2      	bhi.n	800678c <_scanf_float+0x60>
 8006806:	a001      	add	r0, pc, #4	; (adr r0, 800680c <_scanf_float+0xe0>)
 8006808:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800680c:	080068bb 	.word	0x080068bb
 8006810:	0800678d 	.word	0x0800678d
 8006814:	080068bb 	.word	0x080068bb
 8006818:	0800694f 	.word	0x0800694f
 800681c:	0800678d 	.word	0x0800678d
 8006820:	08006869 	.word	0x08006869
 8006824:	080068a5 	.word	0x080068a5
 8006828:	080068a5 	.word	0x080068a5
 800682c:	080068a5 	.word	0x080068a5
 8006830:	080068a5 	.word	0x080068a5
 8006834:	080068a5 	.word	0x080068a5
 8006838:	080068a5 	.word	0x080068a5
 800683c:	080068a5 	.word	0x080068a5
 8006840:	080068a5 	.word	0x080068a5
 8006844:	080068a5 	.word	0x080068a5
 8006848:	2b6e      	cmp	r3, #110	; 0x6e
 800684a:	d809      	bhi.n	8006860 <_scanf_float+0x134>
 800684c:	2b60      	cmp	r3, #96	; 0x60
 800684e:	d8b2      	bhi.n	80067b6 <_scanf_float+0x8a>
 8006850:	2b54      	cmp	r3, #84	; 0x54
 8006852:	d077      	beq.n	8006944 <_scanf_float+0x218>
 8006854:	2b59      	cmp	r3, #89	; 0x59
 8006856:	d199      	bne.n	800678c <_scanf_float+0x60>
 8006858:	2d07      	cmp	r5, #7
 800685a:	d197      	bne.n	800678c <_scanf_float+0x60>
 800685c:	2508      	movs	r5, #8
 800685e:	e029      	b.n	80068b4 <_scanf_float+0x188>
 8006860:	2b74      	cmp	r3, #116	; 0x74
 8006862:	d06f      	beq.n	8006944 <_scanf_float+0x218>
 8006864:	2b79      	cmp	r3, #121	; 0x79
 8006866:	e7f6      	b.n	8006856 <_scanf_float+0x12a>
 8006868:	6821      	ldr	r1, [r4, #0]
 800686a:	05c8      	lsls	r0, r1, #23
 800686c:	d51a      	bpl.n	80068a4 <_scanf_float+0x178>
 800686e:	9b02      	ldr	r3, [sp, #8]
 8006870:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006874:	6021      	str	r1, [r4, #0]
 8006876:	f109 0901 	add.w	r9, r9, #1
 800687a:	b11b      	cbz	r3, 8006884 <_scanf_float+0x158>
 800687c:	3b01      	subs	r3, #1
 800687e:	3201      	adds	r2, #1
 8006880:	9302      	str	r3, [sp, #8]
 8006882:	60a2      	str	r2, [r4, #8]
 8006884:	68a3      	ldr	r3, [r4, #8]
 8006886:	3b01      	subs	r3, #1
 8006888:	60a3      	str	r3, [r4, #8]
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	3301      	adds	r3, #1
 800688e:	6123      	str	r3, [r4, #16]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	3b01      	subs	r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	607b      	str	r3, [r7, #4]
 8006898:	f340 8084 	ble.w	80069a4 <_scanf_float+0x278>
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	3301      	adds	r3, #1
 80068a0:	603b      	str	r3, [r7, #0]
 80068a2:	e766      	b.n	8006772 <_scanf_float+0x46>
 80068a4:	eb1a 0f05 	cmn.w	sl, r5
 80068a8:	f47f af70 	bne.w	800678c <_scanf_float+0x60>
 80068ac:	6822      	ldr	r2, [r4, #0]
 80068ae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80068b2:	6022      	str	r2, [r4, #0]
 80068b4:	f806 3b01 	strb.w	r3, [r6], #1
 80068b8:	e7e4      	b.n	8006884 <_scanf_float+0x158>
 80068ba:	6822      	ldr	r2, [r4, #0]
 80068bc:	0610      	lsls	r0, r2, #24
 80068be:	f57f af65 	bpl.w	800678c <_scanf_float+0x60>
 80068c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068c6:	e7f4      	b.n	80068b2 <_scanf_float+0x186>
 80068c8:	f1ba 0f00 	cmp.w	sl, #0
 80068cc:	d10e      	bne.n	80068ec <_scanf_float+0x1c0>
 80068ce:	f1b9 0f00 	cmp.w	r9, #0
 80068d2:	d10e      	bne.n	80068f2 <_scanf_float+0x1c6>
 80068d4:	6822      	ldr	r2, [r4, #0]
 80068d6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068da:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068de:	d108      	bne.n	80068f2 <_scanf_float+0x1c6>
 80068e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068e4:	6022      	str	r2, [r4, #0]
 80068e6:	f04f 0a01 	mov.w	sl, #1
 80068ea:	e7e3      	b.n	80068b4 <_scanf_float+0x188>
 80068ec:	f1ba 0f02 	cmp.w	sl, #2
 80068f0:	d055      	beq.n	800699e <_scanf_float+0x272>
 80068f2:	2d01      	cmp	r5, #1
 80068f4:	d002      	beq.n	80068fc <_scanf_float+0x1d0>
 80068f6:	2d04      	cmp	r5, #4
 80068f8:	f47f af48 	bne.w	800678c <_scanf_float+0x60>
 80068fc:	3501      	adds	r5, #1
 80068fe:	b2ed      	uxtb	r5, r5
 8006900:	e7d8      	b.n	80068b4 <_scanf_float+0x188>
 8006902:	f1ba 0f01 	cmp.w	sl, #1
 8006906:	f47f af41 	bne.w	800678c <_scanf_float+0x60>
 800690a:	f04f 0a02 	mov.w	sl, #2
 800690e:	e7d1      	b.n	80068b4 <_scanf_float+0x188>
 8006910:	b97d      	cbnz	r5, 8006932 <_scanf_float+0x206>
 8006912:	f1b9 0f00 	cmp.w	r9, #0
 8006916:	f47f af3c 	bne.w	8006792 <_scanf_float+0x66>
 800691a:	6822      	ldr	r2, [r4, #0]
 800691c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006920:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006924:	f47f af39 	bne.w	800679a <_scanf_float+0x6e>
 8006928:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800692c:	6022      	str	r2, [r4, #0]
 800692e:	2501      	movs	r5, #1
 8006930:	e7c0      	b.n	80068b4 <_scanf_float+0x188>
 8006932:	2d03      	cmp	r5, #3
 8006934:	d0e2      	beq.n	80068fc <_scanf_float+0x1d0>
 8006936:	2d05      	cmp	r5, #5
 8006938:	e7de      	b.n	80068f8 <_scanf_float+0x1cc>
 800693a:	2d02      	cmp	r5, #2
 800693c:	f47f af26 	bne.w	800678c <_scanf_float+0x60>
 8006940:	2503      	movs	r5, #3
 8006942:	e7b7      	b.n	80068b4 <_scanf_float+0x188>
 8006944:	2d06      	cmp	r5, #6
 8006946:	f47f af21 	bne.w	800678c <_scanf_float+0x60>
 800694a:	2507      	movs	r5, #7
 800694c:	e7b2      	b.n	80068b4 <_scanf_float+0x188>
 800694e:	6822      	ldr	r2, [r4, #0]
 8006950:	0591      	lsls	r1, r2, #22
 8006952:	f57f af1b 	bpl.w	800678c <_scanf_float+0x60>
 8006956:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800695a:	6022      	str	r2, [r4, #0]
 800695c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006960:	e7a8      	b.n	80068b4 <_scanf_float+0x188>
 8006962:	6822      	ldr	r2, [r4, #0]
 8006964:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006968:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800696c:	d006      	beq.n	800697c <_scanf_float+0x250>
 800696e:	0550      	lsls	r0, r2, #21
 8006970:	f57f af0c 	bpl.w	800678c <_scanf_float+0x60>
 8006974:	f1b9 0f00 	cmp.w	r9, #0
 8006978:	f43f af0f 	beq.w	800679a <_scanf_float+0x6e>
 800697c:	0591      	lsls	r1, r2, #22
 800697e:	bf58      	it	pl
 8006980:	9901      	ldrpl	r1, [sp, #4]
 8006982:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006986:	bf58      	it	pl
 8006988:	eba9 0101 	subpl.w	r1, r9, r1
 800698c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006990:	bf58      	it	pl
 8006992:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006996:	6022      	str	r2, [r4, #0]
 8006998:	f04f 0900 	mov.w	r9, #0
 800699c:	e78a      	b.n	80068b4 <_scanf_float+0x188>
 800699e:	f04f 0a03 	mov.w	sl, #3
 80069a2:	e787      	b.n	80068b4 <_scanf_float+0x188>
 80069a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80069a8:	4639      	mov	r1, r7
 80069aa:	4640      	mov	r0, r8
 80069ac:	4798      	blx	r3
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f43f aedf 	beq.w	8006772 <_scanf_float+0x46>
 80069b4:	e6ea      	b.n	800678c <_scanf_float+0x60>
 80069b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069be:	463a      	mov	r2, r7
 80069c0:	4640      	mov	r0, r8
 80069c2:	4798      	blx	r3
 80069c4:	6923      	ldr	r3, [r4, #16]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	6123      	str	r3, [r4, #16]
 80069ca:	e6ec      	b.n	80067a6 <_scanf_float+0x7a>
 80069cc:	1e6b      	subs	r3, r5, #1
 80069ce:	2b06      	cmp	r3, #6
 80069d0:	d825      	bhi.n	8006a1e <_scanf_float+0x2f2>
 80069d2:	2d02      	cmp	r5, #2
 80069d4:	d836      	bhi.n	8006a44 <_scanf_float+0x318>
 80069d6:	455e      	cmp	r6, fp
 80069d8:	f67f aee8 	bls.w	80067ac <_scanf_float+0x80>
 80069dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069e0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069e4:	463a      	mov	r2, r7
 80069e6:	4640      	mov	r0, r8
 80069e8:	4798      	blx	r3
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	3b01      	subs	r3, #1
 80069ee:	6123      	str	r3, [r4, #16]
 80069f0:	e7f1      	b.n	80069d6 <_scanf_float+0x2aa>
 80069f2:	9802      	ldr	r0, [sp, #8]
 80069f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069f8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80069fc:	9002      	str	r0, [sp, #8]
 80069fe:	463a      	mov	r2, r7
 8006a00:	4640      	mov	r0, r8
 8006a02:	4798      	blx	r3
 8006a04:	6923      	ldr	r3, [r4, #16]
 8006a06:	3b01      	subs	r3, #1
 8006a08:	6123      	str	r3, [r4, #16]
 8006a0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a0e:	fa5f fa8a 	uxtb.w	sl, sl
 8006a12:	f1ba 0f02 	cmp.w	sl, #2
 8006a16:	d1ec      	bne.n	80069f2 <_scanf_float+0x2c6>
 8006a18:	3d03      	subs	r5, #3
 8006a1a:	b2ed      	uxtb	r5, r5
 8006a1c:	1b76      	subs	r6, r6, r5
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	05da      	lsls	r2, r3, #23
 8006a22:	d52f      	bpl.n	8006a84 <_scanf_float+0x358>
 8006a24:	055b      	lsls	r3, r3, #21
 8006a26:	d510      	bpl.n	8006a4a <_scanf_float+0x31e>
 8006a28:	455e      	cmp	r6, fp
 8006a2a:	f67f aebf 	bls.w	80067ac <_scanf_float+0x80>
 8006a2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a36:	463a      	mov	r2, r7
 8006a38:	4640      	mov	r0, r8
 8006a3a:	4798      	blx	r3
 8006a3c:	6923      	ldr	r3, [r4, #16]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	6123      	str	r3, [r4, #16]
 8006a42:	e7f1      	b.n	8006a28 <_scanf_float+0x2fc>
 8006a44:	46aa      	mov	sl, r5
 8006a46:	9602      	str	r6, [sp, #8]
 8006a48:	e7df      	b.n	8006a0a <_scanf_float+0x2de>
 8006a4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006a4e:	6923      	ldr	r3, [r4, #16]
 8006a50:	2965      	cmp	r1, #101	; 0x65
 8006a52:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a56:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a5a:	6123      	str	r3, [r4, #16]
 8006a5c:	d00c      	beq.n	8006a78 <_scanf_float+0x34c>
 8006a5e:	2945      	cmp	r1, #69	; 0x45
 8006a60:	d00a      	beq.n	8006a78 <_scanf_float+0x34c>
 8006a62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a66:	463a      	mov	r2, r7
 8006a68:	4640      	mov	r0, r8
 8006a6a:	4798      	blx	r3
 8006a6c:	6923      	ldr	r3, [r4, #16]
 8006a6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a72:	3b01      	subs	r3, #1
 8006a74:	1eb5      	subs	r5, r6, #2
 8006a76:	6123      	str	r3, [r4, #16]
 8006a78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a7c:	463a      	mov	r2, r7
 8006a7e:	4640      	mov	r0, r8
 8006a80:	4798      	blx	r3
 8006a82:	462e      	mov	r6, r5
 8006a84:	6825      	ldr	r5, [r4, #0]
 8006a86:	f015 0510 	ands.w	r5, r5, #16
 8006a8a:	d159      	bne.n	8006b40 <_scanf_float+0x414>
 8006a8c:	7035      	strb	r5, [r6, #0]
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a98:	d11b      	bne.n	8006ad2 <_scanf_float+0x3a6>
 8006a9a:	9b01      	ldr	r3, [sp, #4]
 8006a9c:	454b      	cmp	r3, r9
 8006a9e:	eba3 0209 	sub.w	r2, r3, r9
 8006aa2:	d123      	bne.n	8006aec <_scanf_float+0x3c0>
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	4659      	mov	r1, fp
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	f000 fe97 	bl	80077dc <_strtod_r>
 8006aae:	6822      	ldr	r2, [r4, #0]
 8006ab0:	9b03      	ldr	r3, [sp, #12]
 8006ab2:	f012 0f02 	tst.w	r2, #2
 8006ab6:	ec57 6b10 	vmov	r6, r7, d0
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	d021      	beq.n	8006b02 <_scanf_float+0x3d6>
 8006abe:	9903      	ldr	r1, [sp, #12]
 8006ac0:	1d1a      	adds	r2, r3, #4
 8006ac2:	600a      	str	r2, [r1, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	e9c3 6700 	strd	r6, r7, [r3]
 8006aca:	68e3      	ldr	r3, [r4, #12]
 8006acc:	3301      	adds	r3, #1
 8006ace:	60e3      	str	r3, [r4, #12]
 8006ad0:	e66d      	b.n	80067ae <_scanf_float+0x82>
 8006ad2:	9b04      	ldr	r3, [sp, #16]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d0e5      	beq.n	8006aa4 <_scanf_float+0x378>
 8006ad8:	9905      	ldr	r1, [sp, #20]
 8006ada:	230a      	movs	r3, #10
 8006adc:	462a      	mov	r2, r5
 8006ade:	3101      	adds	r1, #1
 8006ae0:	4640      	mov	r0, r8
 8006ae2:	f000 ff03 	bl	80078ec <_strtol_r>
 8006ae6:	9b04      	ldr	r3, [sp, #16]
 8006ae8:	9e05      	ldr	r6, [sp, #20]
 8006aea:	1ac2      	subs	r2, r0, r3
 8006aec:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006af0:	429e      	cmp	r6, r3
 8006af2:	bf28      	it	cs
 8006af4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006af8:	4912      	ldr	r1, [pc, #72]	; (8006b44 <_scanf_float+0x418>)
 8006afa:	4630      	mov	r0, r6
 8006afc:	f000 f82c 	bl	8006b58 <siprintf>
 8006b00:	e7d0      	b.n	8006aa4 <_scanf_float+0x378>
 8006b02:	9903      	ldr	r1, [sp, #12]
 8006b04:	f012 0f04 	tst.w	r2, #4
 8006b08:	f103 0204 	add.w	r2, r3, #4
 8006b0c:	600a      	str	r2, [r1, #0]
 8006b0e:	d1d9      	bne.n	8006ac4 <_scanf_float+0x398>
 8006b10:	f8d3 8000 	ldr.w	r8, [r3]
 8006b14:	ee10 2a10 	vmov	r2, s0
 8006b18:	ee10 0a10 	vmov	r0, s0
 8006b1c:	463b      	mov	r3, r7
 8006b1e:	4639      	mov	r1, r7
 8006b20:	f7fa f804 	bl	8000b2c <__aeabi_dcmpun>
 8006b24:	b128      	cbz	r0, 8006b32 <_scanf_float+0x406>
 8006b26:	4808      	ldr	r0, [pc, #32]	; (8006b48 <_scanf_float+0x41c>)
 8006b28:	f000 f810 	bl	8006b4c <nanf>
 8006b2c:	ed88 0a00 	vstr	s0, [r8]
 8006b30:	e7cb      	b.n	8006aca <_scanf_float+0x39e>
 8006b32:	4630      	mov	r0, r6
 8006b34:	4639      	mov	r1, r7
 8006b36:	f7fa f857 	bl	8000be8 <__aeabi_d2f>
 8006b3a:	f8c8 0000 	str.w	r0, [r8]
 8006b3e:	e7c4      	b.n	8006aca <_scanf_float+0x39e>
 8006b40:	2500      	movs	r5, #0
 8006b42:	e634      	b.n	80067ae <_scanf_float+0x82>
 8006b44:	0800a7ec 	.word	0x0800a7ec
 8006b48:	0800abf8 	.word	0x0800abf8

08006b4c <nanf>:
 8006b4c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006b54 <nanf+0x8>
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	7fc00000 	.word	0x7fc00000

08006b58 <siprintf>:
 8006b58:	b40e      	push	{r1, r2, r3}
 8006b5a:	b500      	push	{lr}
 8006b5c:	b09c      	sub	sp, #112	; 0x70
 8006b5e:	ab1d      	add	r3, sp, #116	; 0x74
 8006b60:	9002      	str	r0, [sp, #8]
 8006b62:	9006      	str	r0, [sp, #24]
 8006b64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b68:	4809      	ldr	r0, [pc, #36]	; (8006b90 <siprintf+0x38>)
 8006b6a:	9107      	str	r1, [sp, #28]
 8006b6c:	9104      	str	r1, [sp, #16]
 8006b6e:	4909      	ldr	r1, [pc, #36]	; (8006b94 <siprintf+0x3c>)
 8006b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b74:	9105      	str	r1, [sp, #20]
 8006b76:	6800      	ldr	r0, [r0, #0]
 8006b78:	9301      	str	r3, [sp, #4]
 8006b7a:	a902      	add	r1, sp, #8
 8006b7c:	f002 fee2 	bl	8009944 <_svfiprintf_r>
 8006b80:	9b02      	ldr	r3, [sp, #8]
 8006b82:	2200      	movs	r2, #0
 8006b84:	701a      	strb	r2, [r3, #0]
 8006b86:	b01c      	add	sp, #112	; 0x70
 8006b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b8c:	b003      	add	sp, #12
 8006b8e:	4770      	bx	lr
 8006b90:	2000000c 	.word	0x2000000c
 8006b94:	ffff0208 	.word	0xffff0208

08006b98 <sulp>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	460d      	mov	r5, r1
 8006b9e:	ec45 4b10 	vmov	d0, r4, r5
 8006ba2:	4616      	mov	r6, r2
 8006ba4:	f002 fc2c 	bl	8009400 <__ulp>
 8006ba8:	ec51 0b10 	vmov	r0, r1, d0
 8006bac:	b17e      	cbz	r6, 8006bce <sulp+0x36>
 8006bae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006bb2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	dd09      	ble.n	8006bce <sulp+0x36>
 8006bba:	051b      	lsls	r3, r3, #20
 8006bbc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006bc0:	2400      	movs	r4, #0
 8006bc2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	462b      	mov	r3, r5
 8006bca:	f7f9 fd15 	bl	80005f8 <__aeabi_dmul>
 8006bce:	bd70      	pop	{r4, r5, r6, pc}

08006bd0 <_strtod_l>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	ed2d 8b02 	vpush	{d8}
 8006bd8:	b09d      	sub	sp, #116	; 0x74
 8006bda:	461f      	mov	r7, r3
 8006bdc:	2300      	movs	r3, #0
 8006bde:	9318      	str	r3, [sp, #96]	; 0x60
 8006be0:	4ba2      	ldr	r3, [pc, #648]	; (8006e6c <_strtod_l+0x29c>)
 8006be2:	9213      	str	r2, [sp, #76]	; 0x4c
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	9305      	str	r3, [sp, #20]
 8006be8:	4604      	mov	r4, r0
 8006bea:	4618      	mov	r0, r3
 8006bec:	4688      	mov	r8, r1
 8006bee:	f7f9 faef 	bl	80001d0 <strlen>
 8006bf2:	f04f 0a00 	mov.w	sl, #0
 8006bf6:	4605      	mov	r5, r0
 8006bf8:	f04f 0b00 	mov.w	fp, #0
 8006bfc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006c00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c02:	781a      	ldrb	r2, [r3, #0]
 8006c04:	2a2b      	cmp	r2, #43	; 0x2b
 8006c06:	d04e      	beq.n	8006ca6 <_strtod_l+0xd6>
 8006c08:	d83b      	bhi.n	8006c82 <_strtod_l+0xb2>
 8006c0a:	2a0d      	cmp	r2, #13
 8006c0c:	d834      	bhi.n	8006c78 <_strtod_l+0xa8>
 8006c0e:	2a08      	cmp	r2, #8
 8006c10:	d834      	bhi.n	8006c7c <_strtod_l+0xac>
 8006c12:	2a00      	cmp	r2, #0
 8006c14:	d03e      	beq.n	8006c94 <_strtod_l+0xc4>
 8006c16:	2300      	movs	r3, #0
 8006c18:	930a      	str	r3, [sp, #40]	; 0x28
 8006c1a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006c1c:	7833      	ldrb	r3, [r6, #0]
 8006c1e:	2b30      	cmp	r3, #48	; 0x30
 8006c20:	f040 80b0 	bne.w	8006d84 <_strtod_l+0x1b4>
 8006c24:	7873      	ldrb	r3, [r6, #1]
 8006c26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006c2a:	2b58      	cmp	r3, #88	; 0x58
 8006c2c:	d168      	bne.n	8006d00 <_strtod_l+0x130>
 8006c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c30:	9301      	str	r3, [sp, #4]
 8006c32:	ab18      	add	r3, sp, #96	; 0x60
 8006c34:	9702      	str	r7, [sp, #8]
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	4a8d      	ldr	r2, [pc, #564]	; (8006e70 <_strtod_l+0x2a0>)
 8006c3a:	ab19      	add	r3, sp, #100	; 0x64
 8006c3c:	a917      	add	r1, sp, #92	; 0x5c
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f001 fd38 	bl	80086b4 <__gethex>
 8006c44:	f010 0707 	ands.w	r7, r0, #7
 8006c48:	4605      	mov	r5, r0
 8006c4a:	d005      	beq.n	8006c58 <_strtod_l+0x88>
 8006c4c:	2f06      	cmp	r7, #6
 8006c4e:	d12c      	bne.n	8006caa <_strtod_l+0xda>
 8006c50:	3601      	adds	r6, #1
 8006c52:	2300      	movs	r3, #0
 8006c54:	9617      	str	r6, [sp, #92]	; 0x5c
 8006c56:	930a      	str	r3, [sp, #40]	; 0x28
 8006c58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f040 8590 	bne.w	8007780 <_strtod_l+0xbb0>
 8006c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c62:	b1eb      	cbz	r3, 8006ca0 <_strtod_l+0xd0>
 8006c64:	4652      	mov	r2, sl
 8006c66:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006c6a:	ec43 2b10 	vmov	d0, r2, r3
 8006c6e:	b01d      	add	sp, #116	; 0x74
 8006c70:	ecbd 8b02 	vpop	{d8}
 8006c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c78:	2a20      	cmp	r2, #32
 8006c7a:	d1cc      	bne.n	8006c16 <_strtod_l+0x46>
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c80:	e7be      	b.n	8006c00 <_strtod_l+0x30>
 8006c82:	2a2d      	cmp	r2, #45	; 0x2d
 8006c84:	d1c7      	bne.n	8006c16 <_strtod_l+0x46>
 8006c86:	2201      	movs	r2, #1
 8006c88:	920a      	str	r2, [sp, #40]	; 0x28
 8006c8a:	1c5a      	adds	r2, r3, #1
 8006c8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8006c8e:	785b      	ldrb	r3, [r3, #1]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1c2      	bne.n	8006c1a <_strtod_l+0x4a>
 8006c94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c96:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f040 856e 	bne.w	800777c <_strtod_l+0xbac>
 8006ca0:	4652      	mov	r2, sl
 8006ca2:	465b      	mov	r3, fp
 8006ca4:	e7e1      	b.n	8006c6a <_strtod_l+0x9a>
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	e7ee      	b.n	8006c88 <_strtod_l+0xb8>
 8006caa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006cac:	b13a      	cbz	r2, 8006cbe <_strtod_l+0xee>
 8006cae:	2135      	movs	r1, #53	; 0x35
 8006cb0:	a81a      	add	r0, sp, #104	; 0x68
 8006cb2:	f002 fcb0 	bl	8009616 <__copybits>
 8006cb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f002 f86f 	bl	8008d9c <_Bfree>
 8006cbe:	3f01      	subs	r7, #1
 8006cc0:	2f04      	cmp	r7, #4
 8006cc2:	d806      	bhi.n	8006cd2 <_strtod_l+0x102>
 8006cc4:	e8df f007 	tbb	[pc, r7]
 8006cc8:	1714030a 	.word	0x1714030a
 8006ccc:	0a          	.byte	0x0a
 8006ccd:	00          	.byte	0x00
 8006cce:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006cd2:	0728      	lsls	r0, r5, #28
 8006cd4:	d5c0      	bpl.n	8006c58 <_strtod_l+0x88>
 8006cd6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006cda:	e7bd      	b.n	8006c58 <_strtod_l+0x88>
 8006cdc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006ce0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006ce2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ce6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006cea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006cee:	e7f0      	b.n	8006cd2 <_strtod_l+0x102>
 8006cf0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006e74 <_strtod_l+0x2a4>
 8006cf4:	e7ed      	b.n	8006cd2 <_strtod_l+0x102>
 8006cf6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006cfa:	f04f 3aff 	mov.w	sl, #4294967295
 8006cfe:	e7e8      	b.n	8006cd2 <_strtod_l+0x102>
 8006d00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	9217      	str	r2, [sp, #92]	; 0x5c
 8006d06:	785b      	ldrb	r3, [r3, #1]
 8006d08:	2b30      	cmp	r3, #48	; 0x30
 8006d0a:	d0f9      	beq.n	8006d00 <_strtod_l+0x130>
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d0a3      	beq.n	8006c58 <_strtod_l+0x88>
 8006d10:	2301      	movs	r3, #1
 8006d12:	f04f 0900 	mov.w	r9, #0
 8006d16:	9304      	str	r3, [sp, #16]
 8006d18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d1a:	9308      	str	r3, [sp, #32]
 8006d1c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006d20:	464f      	mov	r7, r9
 8006d22:	220a      	movs	r2, #10
 8006d24:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006d26:	7806      	ldrb	r6, [r0, #0]
 8006d28:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006d2c:	b2d9      	uxtb	r1, r3
 8006d2e:	2909      	cmp	r1, #9
 8006d30:	d92a      	bls.n	8006d88 <_strtod_l+0x1b8>
 8006d32:	9905      	ldr	r1, [sp, #20]
 8006d34:	462a      	mov	r2, r5
 8006d36:	f002 ff1f 	bl	8009b78 <strncmp>
 8006d3a:	b398      	cbz	r0, 8006da4 <_strtod_l+0x1d4>
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	4632      	mov	r2, r6
 8006d40:	463d      	mov	r5, r7
 8006d42:	9005      	str	r0, [sp, #20]
 8006d44:	4603      	mov	r3, r0
 8006d46:	2a65      	cmp	r2, #101	; 0x65
 8006d48:	d001      	beq.n	8006d4e <_strtod_l+0x17e>
 8006d4a:	2a45      	cmp	r2, #69	; 0x45
 8006d4c:	d118      	bne.n	8006d80 <_strtod_l+0x1b0>
 8006d4e:	b91d      	cbnz	r5, 8006d58 <_strtod_l+0x188>
 8006d50:	9a04      	ldr	r2, [sp, #16]
 8006d52:	4302      	orrs	r2, r0
 8006d54:	d09e      	beq.n	8006c94 <_strtod_l+0xc4>
 8006d56:	2500      	movs	r5, #0
 8006d58:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006d5c:	f108 0201 	add.w	r2, r8, #1
 8006d60:	9217      	str	r2, [sp, #92]	; 0x5c
 8006d62:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006d66:	2a2b      	cmp	r2, #43	; 0x2b
 8006d68:	d075      	beq.n	8006e56 <_strtod_l+0x286>
 8006d6a:	2a2d      	cmp	r2, #45	; 0x2d
 8006d6c:	d07b      	beq.n	8006e66 <_strtod_l+0x296>
 8006d6e:	f04f 0c00 	mov.w	ip, #0
 8006d72:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006d76:	2909      	cmp	r1, #9
 8006d78:	f240 8082 	bls.w	8006e80 <_strtod_l+0x2b0>
 8006d7c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006d80:	2600      	movs	r6, #0
 8006d82:	e09d      	b.n	8006ec0 <_strtod_l+0x2f0>
 8006d84:	2300      	movs	r3, #0
 8006d86:	e7c4      	b.n	8006d12 <_strtod_l+0x142>
 8006d88:	2f08      	cmp	r7, #8
 8006d8a:	bfd8      	it	le
 8006d8c:	9907      	ldrle	r1, [sp, #28]
 8006d8e:	f100 0001 	add.w	r0, r0, #1
 8006d92:	bfda      	itte	le
 8006d94:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d98:	9307      	strle	r3, [sp, #28]
 8006d9a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006d9e:	3701      	adds	r7, #1
 8006da0:	9017      	str	r0, [sp, #92]	; 0x5c
 8006da2:	e7bf      	b.n	8006d24 <_strtod_l+0x154>
 8006da4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006da6:	195a      	adds	r2, r3, r5
 8006da8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006daa:	5d5a      	ldrb	r2, [r3, r5]
 8006dac:	2f00      	cmp	r7, #0
 8006dae:	d037      	beq.n	8006e20 <_strtod_l+0x250>
 8006db0:	9005      	str	r0, [sp, #20]
 8006db2:	463d      	mov	r5, r7
 8006db4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006db8:	2b09      	cmp	r3, #9
 8006dba:	d912      	bls.n	8006de2 <_strtod_l+0x212>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e7c2      	b.n	8006d46 <_strtod_l+0x176>
 8006dc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006dc2:	1c5a      	adds	r2, r3, #1
 8006dc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8006dc6:	785a      	ldrb	r2, [r3, #1]
 8006dc8:	3001      	adds	r0, #1
 8006dca:	2a30      	cmp	r2, #48	; 0x30
 8006dcc:	d0f8      	beq.n	8006dc0 <_strtod_l+0x1f0>
 8006dce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006dd2:	2b08      	cmp	r3, #8
 8006dd4:	f200 84d9 	bhi.w	800778a <_strtod_l+0xbba>
 8006dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006dda:	9005      	str	r0, [sp, #20]
 8006ddc:	2000      	movs	r0, #0
 8006dde:	9308      	str	r3, [sp, #32]
 8006de0:	4605      	mov	r5, r0
 8006de2:	3a30      	subs	r2, #48	; 0x30
 8006de4:	f100 0301 	add.w	r3, r0, #1
 8006de8:	d014      	beq.n	8006e14 <_strtod_l+0x244>
 8006dea:	9905      	ldr	r1, [sp, #20]
 8006dec:	4419      	add	r1, r3
 8006dee:	9105      	str	r1, [sp, #20]
 8006df0:	462b      	mov	r3, r5
 8006df2:	eb00 0e05 	add.w	lr, r0, r5
 8006df6:	210a      	movs	r1, #10
 8006df8:	4573      	cmp	r3, lr
 8006dfa:	d113      	bne.n	8006e24 <_strtod_l+0x254>
 8006dfc:	182b      	adds	r3, r5, r0
 8006dfe:	2b08      	cmp	r3, #8
 8006e00:	f105 0501 	add.w	r5, r5, #1
 8006e04:	4405      	add	r5, r0
 8006e06:	dc1c      	bgt.n	8006e42 <_strtod_l+0x272>
 8006e08:	9907      	ldr	r1, [sp, #28]
 8006e0a:	230a      	movs	r3, #10
 8006e0c:	fb03 2301 	mla	r3, r3, r1, r2
 8006e10:	9307      	str	r3, [sp, #28]
 8006e12:	2300      	movs	r3, #0
 8006e14:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006e16:	1c51      	adds	r1, r2, #1
 8006e18:	9117      	str	r1, [sp, #92]	; 0x5c
 8006e1a:	7852      	ldrb	r2, [r2, #1]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	e7c9      	b.n	8006db4 <_strtod_l+0x1e4>
 8006e20:	4638      	mov	r0, r7
 8006e22:	e7d2      	b.n	8006dca <_strtod_l+0x1fa>
 8006e24:	2b08      	cmp	r3, #8
 8006e26:	dc04      	bgt.n	8006e32 <_strtod_l+0x262>
 8006e28:	9e07      	ldr	r6, [sp, #28]
 8006e2a:	434e      	muls	r6, r1
 8006e2c:	9607      	str	r6, [sp, #28]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	e7e2      	b.n	8006df8 <_strtod_l+0x228>
 8006e32:	f103 0c01 	add.w	ip, r3, #1
 8006e36:	f1bc 0f10 	cmp.w	ip, #16
 8006e3a:	bfd8      	it	le
 8006e3c:	fb01 f909 	mulle.w	r9, r1, r9
 8006e40:	e7f5      	b.n	8006e2e <_strtod_l+0x25e>
 8006e42:	2d10      	cmp	r5, #16
 8006e44:	bfdc      	itt	le
 8006e46:	230a      	movle	r3, #10
 8006e48:	fb03 2909 	mlale	r9, r3, r9, r2
 8006e4c:	e7e1      	b.n	8006e12 <_strtod_l+0x242>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	9305      	str	r3, [sp, #20]
 8006e52:	2301      	movs	r3, #1
 8006e54:	e77c      	b.n	8006d50 <_strtod_l+0x180>
 8006e56:	f04f 0c00 	mov.w	ip, #0
 8006e5a:	f108 0202 	add.w	r2, r8, #2
 8006e5e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006e60:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006e64:	e785      	b.n	8006d72 <_strtod_l+0x1a2>
 8006e66:	f04f 0c01 	mov.w	ip, #1
 8006e6a:	e7f6      	b.n	8006e5a <_strtod_l+0x28a>
 8006e6c:	0800aa40 	.word	0x0800aa40
 8006e70:	0800a7f4 	.word	0x0800a7f4
 8006e74:	7ff00000 	.word	0x7ff00000
 8006e78:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006e7a:	1c51      	adds	r1, r2, #1
 8006e7c:	9117      	str	r1, [sp, #92]	; 0x5c
 8006e7e:	7852      	ldrb	r2, [r2, #1]
 8006e80:	2a30      	cmp	r2, #48	; 0x30
 8006e82:	d0f9      	beq.n	8006e78 <_strtod_l+0x2a8>
 8006e84:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006e88:	2908      	cmp	r1, #8
 8006e8a:	f63f af79 	bhi.w	8006d80 <_strtod_l+0x1b0>
 8006e8e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006e92:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006e94:	9206      	str	r2, [sp, #24]
 8006e96:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006e98:	1c51      	adds	r1, r2, #1
 8006e9a:	9117      	str	r1, [sp, #92]	; 0x5c
 8006e9c:	7852      	ldrb	r2, [r2, #1]
 8006e9e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006ea2:	2e09      	cmp	r6, #9
 8006ea4:	d937      	bls.n	8006f16 <_strtod_l+0x346>
 8006ea6:	9e06      	ldr	r6, [sp, #24]
 8006ea8:	1b89      	subs	r1, r1, r6
 8006eaa:	2908      	cmp	r1, #8
 8006eac:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006eb0:	dc02      	bgt.n	8006eb8 <_strtod_l+0x2e8>
 8006eb2:	4576      	cmp	r6, lr
 8006eb4:	bfa8      	it	ge
 8006eb6:	4676      	movge	r6, lr
 8006eb8:	f1bc 0f00 	cmp.w	ip, #0
 8006ebc:	d000      	beq.n	8006ec0 <_strtod_l+0x2f0>
 8006ebe:	4276      	negs	r6, r6
 8006ec0:	2d00      	cmp	r5, #0
 8006ec2:	d14d      	bne.n	8006f60 <_strtod_l+0x390>
 8006ec4:	9904      	ldr	r1, [sp, #16]
 8006ec6:	4301      	orrs	r1, r0
 8006ec8:	f47f aec6 	bne.w	8006c58 <_strtod_l+0x88>
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f47f aee1 	bne.w	8006c94 <_strtod_l+0xc4>
 8006ed2:	2a69      	cmp	r2, #105	; 0x69
 8006ed4:	d027      	beq.n	8006f26 <_strtod_l+0x356>
 8006ed6:	dc24      	bgt.n	8006f22 <_strtod_l+0x352>
 8006ed8:	2a49      	cmp	r2, #73	; 0x49
 8006eda:	d024      	beq.n	8006f26 <_strtod_l+0x356>
 8006edc:	2a4e      	cmp	r2, #78	; 0x4e
 8006ede:	f47f aed9 	bne.w	8006c94 <_strtod_l+0xc4>
 8006ee2:	499f      	ldr	r1, [pc, #636]	; (8007160 <_strtod_l+0x590>)
 8006ee4:	a817      	add	r0, sp, #92	; 0x5c
 8006ee6:	f001 fe3d 	bl	8008b64 <__match>
 8006eea:	2800      	cmp	r0, #0
 8006eec:	f43f aed2 	beq.w	8006c94 <_strtod_l+0xc4>
 8006ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	2b28      	cmp	r3, #40	; 0x28
 8006ef6:	d12d      	bne.n	8006f54 <_strtod_l+0x384>
 8006ef8:	499a      	ldr	r1, [pc, #616]	; (8007164 <_strtod_l+0x594>)
 8006efa:	aa1a      	add	r2, sp, #104	; 0x68
 8006efc:	a817      	add	r0, sp, #92	; 0x5c
 8006efe:	f001 fe45 	bl	8008b8c <__hexnan>
 8006f02:	2805      	cmp	r0, #5
 8006f04:	d126      	bne.n	8006f54 <_strtod_l+0x384>
 8006f06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f08:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8006f0c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006f10:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006f14:	e6a0      	b.n	8006c58 <_strtod_l+0x88>
 8006f16:	210a      	movs	r1, #10
 8006f18:	fb01 2e0e 	mla	lr, r1, lr, r2
 8006f1c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006f20:	e7b9      	b.n	8006e96 <_strtod_l+0x2c6>
 8006f22:	2a6e      	cmp	r2, #110	; 0x6e
 8006f24:	e7db      	b.n	8006ede <_strtod_l+0x30e>
 8006f26:	4990      	ldr	r1, [pc, #576]	; (8007168 <_strtod_l+0x598>)
 8006f28:	a817      	add	r0, sp, #92	; 0x5c
 8006f2a:	f001 fe1b 	bl	8008b64 <__match>
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	f43f aeb0 	beq.w	8006c94 <_strtod_l+0xc4>
 8006f34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f36:	498d      	ldr	r1, [pc, #564]	; (800716c <_strtod_l+0x59c>)
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	a817      	add	r0, sp, #92	; 0x5c
 8006f3c:	9317      	str	r3, [sp, #92]	; 0x5c
 8006f3e:	f001 fe11 	bl	8008b64 <__match>
 8006f42:	b910      	cbnz	r0, 8006f4a <_strtod_l+0x37a>
 8006f44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f46:	3301      	adds	r3, #1
 8006f48:	9317      	str	r3, [sp, #92]	; 0x5c
 8006f4a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800717c <_strtod_l+0x5ac>
 8006f4e:	f04f 0a00 	mov.w	sl, #0
 8006f52:	e681      	b.n	8006c58 <_strtod_l+0x88>
 8006f54:	4886      	ldr	r0, [pc, #536]	; (8007170 <_strtod_l+0x5a0>)
 8006f56:	f002 fdf7 	bl	8009b48 <nan>
 8006f5a:	ec5b ab10 	vmov	sl, fp, d0
 8006f5e:	e67b      	b.n	8006c58 <_strtod_l+0x88>
 8006f60:	9b05      	ldr	r3, [sp, #20]
 8006f62:	9807      	ldr	r0, [sp, #28]
 8006f64:	1af3      	subs	r3, r6, r3
 8006f66:	2f00      	cmp	r7, #0
 8006f68:	bf08      	it	eq
 8006f6a:	462f      	moveq	r7, r5
 8006f6c:	2d10      	cmp	r5, #16
 8006f6e:	9306      	str	r3, [sp, #24]
 8006f70:	46a8      	mov	r8, r5
 8006f72:	bfa8      	it	ge
 8006f74:	f04f 0810 	movge.w	r8, #16
 8006f78:	f7f9 fac4 	bl	8000504 <__aeabi_ui2d>
 8006f7c:	2d09      	cmp	r5, #9
 8006f7e:	4682      	mov	sl, r0
 8006f80:	468b      	mov	fp, r1
 8006f82:	dd13      	ble.n	8006fac <_strtod_l+0x3dc>
 8006f84:	4b7b      	ldr	r3, [pc, #492]	; (8007174 <_strtod_l+0x5a4>)
 8006f86:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006f8a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006f8e:	f7f9 fb33 	bl	80005f8 <__aeabi_dmul>
 8006f92:	4682      	mov	sl, r0
 8006f94:	4648      	mov	r0, r9
 8006f96:	468b      	mov	fp, r1
 8006f98:	f7f9 fab4 	bl	8000504 <__aeabi_ui2d>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	4650      	mov	r0, sl
 8006fa2:	4659      	mov	r1, fp
 8006fa4:	f7f9 f972 	bl	800028c <__adddf3>
 8006fa8:	4682      	mov	sl, r0
 8006faa:	468b      	mov	fp, r1
 8006fac:	2d0f      	cmp	r5, #15
 8006fae:	dc38      	bgt.n	8007022 <_strtod_l+0x452>
 8006fb0:	9b06      	ldr	r3, [sp, #24]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f43f ae50 	beq.w	8006c58 <_strtod_l+0x88>
 8006fb8:	dd24      	ble.n	8007004 <_strtod_l+0x434>
 8006fba:	2b16      	cmp	r3, #22
 8006fbc:	dc0b      	bgt.n	8006fd6 <_strtod_l+0x406>
 8006fbe:	496d      	ldr	r1, [pc, #436]	; (8007174 <_strtod_l+0x5a4>)
 8006fc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fc8:	4652      	mov	r2, sl
 8006fca:	465b      	mov	r3, fp
 8006fcc:	f7f9 fb14 	bl	80005f8 <__aeabi_dmul>
 8006fd0:	4682      	mov	sl, r0
 8006fd2:	468b      	mov	fp, r1
 8006fd4:	e640      	b.n	8006c58 <_strtod_l+0x88>
 8006fd6:	9a06      	ldr	r2, [sp, #24]
 8006fd8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	db20      	blt.n	8007022 <_strtod_l+0x452>
 8006fe0:	4c64      	ldr	r4, [pc, #400]	; (8007174 <_strtod_l+0x5a4>)
 8006fe2:	f1c5 050f 	rsb	r5, r5, #15
 8006fe6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006fea:	4652      	mov	r2, sl
 8006fec:	465b      	mov	r3, fp
 8006fee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ff2:	f7f9 fb01 	bl	80005f8 <__aeabi_dmul>
 8006ff6:	9b06      	ldr	r3, [sp, #24]
 8006ff8:	1b5d      	subs	r5, r3, r5
 8006ffa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006ffe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007002:	e7e3      	b.n	8006fcc <_strtod_l+0x3fc>
 8007004:	9b06      	ldr	r3, [sp, #24]
 8007006:	3316      	adds	r3, #22
 8007008:	db0b      	blt.n	8007022 <_strtod_l+0x452>
 800700a:	9b05      	ldr	r3, [sp, #20]
 800700c:	1b9e      	subs	r6, r3, r6
 800700e:	4b59      	ldr	r3, [pc, #356]	; (8007174 <_strtod_l+0x5a4>)
 8007010:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007014:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007018:	4650      	mov	r0, sl
 800701a:	4659      	mov	r1, fp
 800701c:	f7f9 fc16 	bl	800084c <__aeabi_ddiv>
 8007020:	e7d6      	b.n	8006fd0 <_strtod_l+0x400>
 8007022:	9b06      	ldr	r3, [sp, #24]
 8007024:	eba5 0808 	sub.w	r8, r5, r8
 8007028:	4498      	add	r8, r3
 800702a:	f1b8 0f00 	cmp.w	r8, #0
 800702e:	dd74      	ble.n	800711a <_strtod_l+0x54a>
 8007030:	f018 030f 	ands.w	r3, r8, #15
 8007034:	d00a      	beq.n	800704c <_strtod_l+0x47c>
 8007036:	494f      	ldr	r1, [pc, #316]	; (8007174 <_strtod_l+0x5a4>)
 8007038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800703c:	4652      	mov	r2, sl
 800703e:	465b      	mov	r3, fp
 8007040:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007044:	f7f9 fad8 	bl	80005f8 <__aeabi_dmul>
 8007048:	4682      	mov	sl, r0
 800704a:	468b      	mov	fp, r1
 800704c:	f038 080f 	bics.w	r8, r8, #15
 8007050:	d04f      	beq.n	80070f2 <_strtod_l+0x522>
 8007052:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007056:	dd22      	ble.n	800709e <_strtod_l+0x4ce>
 8007058:	2500      	movs	r5, #0
 800705a:	462e      	mov	r6, r5
 800705c:	9507      	str	r5, [sp, #28]
 800705e:	9505      	str	r5, [sp, #20]
 8007060:	2322      	movs	r3, #34	; 0x22
 8007062:	f8df b118 	ldr.w	fp, [pc, #280]	; 800717c <_strtod_l+0x5ac>
 8007066:	6023      	str	r3, [r4, #0]
 8007068:	f04f 0a00 	mov.w	sl, #0
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	2b00      	cmp	r3, #0
 8007070:	f43f adf2 	beq.w	8006c58 <_strtod_l+0x88>
 8007074:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007076:	4620      	mov	r0, r4
 8007078:	f001 fe90 	bl	8008d9c <_Bfree>
 800707c:	9905      	ldr	r1, [sp, #20]
 800707e:	4620      	mov	r0, r4
 8007080:	f001 fe8c 	bl	8008d9c <_Bfree>
 8007084:	4631      	mov	r1, r6
 8007086:	4620      	mov	r0, r4
 8007088:	f001 fe88 	bl	8008d9c <_Bfree>
 800708c:	9907      	ldr	r1, [sp, #28]
 800708e:	4620      	mov	r0, r4
 8007090:	f001 fe84 	bl	8008d9c <_Bfree>
 8007094:	4629      	mov	r1, r5
 8007096:	4620      	mov	r0, r4
 8007098:	f001 fe80 	bl	8008d9c <_Bfree>
 800709c:	e5dc      	b.n	8006c58 <_strtod_l+0x88>
 800709e:	4b36      	ldr	r3, [pc, #216]	; (8007178 <_strtod_l+0x5a8>)
 80070a0:	9304      	str	r3, [sp, #16]
 80070a2:	2300      	movs	r3, #0
 80070a4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80070a8:	4650      	mov	r0, sl
 80070aa:	4659      	mov	r1, fp
 80070ac:	4699      	mov	r9, r3
 80070ae:	f1b8 0f01 	cmp.w	r8, #1
 80070b2:	dc21      	bgt.n	80070f8 <_strtod_l+0x528>
 80070b4:	b10b      	cbz	r3, 80070ba <_strtod_l+0x4ea>
 80070b6:	4682      	mov	sl, r0
 80070b8:	468b      	mov	fp, r1
 80070ba:	4b2f      	ldr	r3, [pc, #188]	; (8007178 <_strtod_l+0x5a8>)
 80070bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80070c0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80070c4:	4652      	mov	r2, sl
 80070c6:	465b      	mov	r3, fp
 80070c8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80070cc:	f7f9 fa94 	bl	80005f8 <__aeabi_dmul>
 80070d0:	4b2a      	ldr	r3, [pc, #168]	; (800717c <_strtod_l+0x5ac>)
 80070d2:	460a      	mov	r2, r1
 80070d4:	400b      	ands	r3, r1
 80070d6:	492a      	ldr	r1, [pc, #168]	; (8007180 <_strtod_l+0x5b0>)
 80070d8:	428b      	cmp	r3, r1
 80070da:	4682      	mov	sl, r0
 80070dc:	d8bc      	bhi.n	8007058 <_strtod_l+0x488>
 80070de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80070e2:	428b      	cmp	r3, r1
 80070e4:	bf86      	itte	hi
 80070e6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007184 <_strtod_l+0x5b4>
 80070ea:	f04f 3aff 	movhi.w	sl, #4294967295
 80070ee:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80070f2:	2300      	movs	r3, #0
 80070f4:	9304      	str	r3, [sp, #16]
 80070f6:	e084      	b.n	8007202 <_strtod_l+0x632>
 80070f8:	f018 0f01 	tst.w	r8, #1
 80070fc:	d005      	beq.n	800710a <_strtod_l+0x53a>
 80070fe:	9b04      	ldr	r3, [sp, #16]
 8007100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007104:	f7f9 fa78 	bl	80005f8 <__aeabi_dmul>
 8007108:	2301      	movs	r3, #1
 800710a:	9a04      	ldr	r2, [sp, #16]
 800710c:	3208      	adds	r2, #8
 800710e:	f109 0901 	add.w	r9, r9, #1
 8007112:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007116:	9204      	str	r2, [sp, #16]
 8007118:	e7c9      	b.n	80070ae <_strtod_l+0x4de>
 800711a:	d0ea      	beq.n	80070f2 <_strtod_l+0x522>
 800711c:	f1c8 0800 	rsb	r8, r8, #0
 8007120:	f018 020f 	ands.w	r2, r8, #15
 8007124:	d00a      	beq.n	800713c <_strtod_l+0x56c>
 8007126:	4b13      	ldr	r3, [pc, #76]	; (8007174 <_strtod_l+0x5a4>)
 8007128:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800712c:	4650      	mov	r0, sl
 800712e:	4659      	mov	r1, fp
 8007130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007134:	f7f9 fb8a 	bl	800084c <__aeabi_ddiv>
 8007138:	4682      	mov	sl, r0
 800713a:	468b      	mov	fp, r1
 800713c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007140:	d0d7      	beq.n	80070f2 <_strtod_l+0x522>
 8007142:	f1b8 0f1f 	cmp.w	r8, #31
 8007146:	dd1f      	ble.n	8007188 <_strtod_l+0x5b8>
 8007148:	2500      	movs	r5, #0
 800714a:	462e      	mov	r6, r5
 800714c:	9507      	str	r5, [sp, #28]
 800714e:	9505      	str	r5, [sp, #20]
 8007150:	2322      	movs	r3, #34	; 0x22
 8007152:	f04f 0a00 	mov.w	sl, #0
 8007156:	f04f 0b00 	mov.w	fp, #0
 800715a:	6023      	str	r3, [r4, #0]
 800715c:	e786      	b.n	800706c <_strtod_l+0x49c>
 800715e:	bf00      	nop
 8007160:	0800a7c5 	.word	0x0800a7c5
 8007164:	0800a808 	.word	0x0800a808
 8007168:	0800a7bd 	.word	0x0800a7bd
 800716c:	0800a94c 	.word	0x0800a94c
 8007170:	0800abf8 	.word	0x0800abf8
 8007174:	0800aad8 	.word	0x0800aad8
 8007178:	0800aab0 	.word	0x0800aab0
 800717c:	7ff00000 	.word	0x7ff00000
 8007180:	7ca00000 	.word	0x7ca00000
 8007184:	7fefffff 	.word	0x7fefffff
 8007188:	f018 0310 	ands.w	r3, r8, #16
 800718c:	bf18      	it	ne
 800718e:	236a      	movne	r3, #106	; 0x6a
 8007190:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007540 <_strtod_l+0x970>
 8007194:	9304      	str	r3, [sp, #16]
 8007196:	4650      	mov	r0, sl
 8007198:	4659      	mov	r1, fp
 800719a:	2300      	movs	r3, #0
 800719c:	f018 0f01 	tst.w	r8, #1
 80071a0:	d004      	beq.n	80071ac <_strtod_l+0x5dc>
 80071a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80071a6:	f7f9 fa27 	bl	80005f8 <__aeabi_dmul>
 80071aa:	2301      	movs	r3, #1
 80071ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 80071b0:	f109 0908 	add.w	r9, r9, #8
 80071b4:	d1f2      	bne.n	800719c <_strtod_l+0x5cc>
 80071b6:	b10b      	cbz	r3, 80071bc <_strtod_l+0x5ec>
 80071b8:	4682      	mov	sl, r0
 80071ba:	468b      	mov	fp, r1
 80071bc:	9b04      	ldr	r3, [sp, #16]
 80071be:	b1c3      	cbz	r3, 80071f2 <_strtod_l+0x622>
 80071c0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80071c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	4659      	mov	r1, fp
 80071cc:	dd11      	ble.n	80071f2 <_strtod_l+0x622>
 80071ce:	2b1f      	cmp	r3, #31
 80071d0:	f340 8124 	ble.w	800741c <_strtod_l+0x84c>
 80071d4:	2b34      	cmp	r3, #52	; 0x34
 80071d6:	bfde      	ittt	le
 80071d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80071dc:	f04f 33ff 	movle.w	r3, #4294967295
 80071e0:	fa03 f202 	lslle.w	r2, r3, r2
 80071e4:	f04f 0a00 	mov.w	sl, #0
 80071e8:	bfcc      	ite	gt
 80071ea:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80071ee:	ea02 0b01 	andle.w	fp, r2, r1
 80071f2:	2200      	movs	r2, #0
 80071f4:	2300      	movs	r3, #0
 80071f6:	4650      	mov	r0, sl
 80071f8:	4659      	mov	r1, fp
 80071fa:	f7f9 fc65 	bl	8000ac8 <__aeabi_dcmpeq>
 80071fe:	2800      	cmp	r0, #0
 8007200:	d1a2      	bne.n	8007148 <_strtod_l+0x578>
 8007202:	9b07      	ldr	r3, [sp, #28]
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	9908      	ldr	r1, [sp, #32]
 8007208:	462b      	mov	r3, r5
 800720a:	463a      	mov	r2, r7
 800720c:	4620      	mov	r0, r4
 800720e:	f001 fe2d 	bl	8008e6c <__s2b>
 8007212:	9007      	str	r0, [sp, #28]
 8007214:	2800      	cmp	r0, #0
 8007216:	f43f af1f 	beq.w	8007058 <_strtod_l+0x488>
 800721a:	9b05      	ldr	r3, [sp, #20]
 800721c:	1b9e      	subs	r6, r3, r6
 800721e:	9b06      	ldr	r3, [sp, #24]
 8007220:	2b00      	cmp	r3, #0
 8007222:	bfb4      	ite	lt
 8007224:	4633      	movlt	r3, r6
 8007226:	2300      	movge	r3, #0
 8007228:	930c      	str	r3, [sp, #48]	; 0x30
 800722a:	9b06      	ldr	r3, [sp, #24]
 800722c:	2500      	movs	r5, #0
 800722e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007232:	9312      	str	r3, [sp, #72]	; 0x48
 8007234:	462e      	mov	r6, r5
 8007236:	9b07      	ldr	r3, [sp, #28]
 8007238:	4620      	mov	r0, r4
 800723a:	6859      	ldr	r1, [r3, #4]
 800723c:	f001 fd6e 	bl	8008d1c <_Balloc>
 8007240:	9005      	str	r0, [sp, #20]
 8007242:	2800      	cmp	r0, #0
 8007244:	f43f af0c 	beq.w	8007060 <_strtod_l+0x490>
 8007248:	9b07      	ldr	r3, [sp, #28]
 800724a:	691a      	ldr	r2, [r3, #16]
 800724c:	3202      	adds	r2, #2
 800724e:	f103 010c 	add.w	r1, r3, #12
 8007252:	0092      	lsls	r2, r2, #2
 8007254:	300c      	adds	r0, #12
 8007256:	f001 fd53 	bl	8008d00 <memcpy>
 800725a:	ec4b ab10 	vmov	d0, sl, fp
 800725e:	aa1a      	add	r2, sp, #104	; 0x68
 8007260:	a919      	add	r1, sp, #100	; 0x64
 8007262:	4620      	mov	r0, r4
 8007264:	f002 f948 	bl	80094f8 <__d2b>
 8007268:	ec4b ab18 	vmov	d8, sl, fp
 800726c:	9018      	str	r0, [sp, #96]	; 0x60
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f aef6 	beq.w	8007060 <_strtod_l+0x490>
 8007274:	2101      	movs	r1, #1
 8007276:	4620      	mov	r0, r4
 8007278:	f001 fe92 	bl	8008fa0 <__i2b>
 800727c:	4606      	mov	r6, r0
 800727e:	2800      	cmp	r0, #0
 8007280:	f43f aeee 	beq.w	8007060 <_strtod_l+0x490>
 8007284:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007286:	9904      	ldr	r1, [sp, #16]
 8007288:	2b00      	cmp	r3, #0
 800728a:	bfab      	itete	ge
 800728c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800728e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007290:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007292:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007296:	bfac      	ite	ge
 8007298:	eb03 0902 	addge.w	r9, r3, r2
 800729c:	1ad7      	sublt	r7, r2, r3
 800729e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80072a0:	eba3 0801 	sub.w	r8, r3, r1
 80072a4:	4490      	add	r8, r2
 80072a6:	4ba1      	ldr	r3, [pc, #644]	; (800752c <_strtod_l+0x95c>)
 80072a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80072ac:	4598      	cmp	r8, r3
 80072ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80072b2:	f280 80c7 	bge.w	8007444 <_strtod_l+0x874>
 80072b6:	eba3 0308 	sub.w	r3, r3, r8
 80072ba:	2b1f      	cmp	r3, #31
 80072bc:	eba2 0203 	sub.w	r2, r2, r3
 80072c0:	f04f 0101 	mov.w	r1, #1
 80072c4:	f300 80b1 	bgt.w	800742a <_strtod_l+0x85a>
 80072c8:	fa01 f303 	lsl.w	r3, r1, r3
 80072cc:	930d      	str	r3, [sp, #52]	; 0x34
 80072ce:	2300      	movs	r3, #0
 80072d0:	9308      	str	r3, [sp, #32]
 80072d2:	eb09 0802 	add.w	r8, r9, r2
 80072d6:	9b04      	ldr	r3, [sp, #16]
 80072d8:	45c1      	cmp	r9, r8
 80072da:	4417      	add	r7, r2
 80072dc:	441f      	add	r7, r3
 80072de:	464b      	mov	r3, r9
 80072e0:	bfa8      	it	ge
 80072e2:	4643      	movge	r3, r8
 80072e4:	42bb      	cmp	r3, r7
 80072e6:	bfa8      	it	ge
 80072e8:	463b      	movge	r3, r7
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	bfc2      	ittt	gt
 80072ee:	eba8 0803 	subgt.w	r8, r8, r3
 80072f2:	1aff      	subgt	r7, r7, r3
 80072f4:	eba9 0903 	subgt.w	r9, r9, r3
 80072f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	dd17      	ble.n	800732e <_strtod_l+0x75e>
 80072fe:	4631      	mov	r1, r6
 8007300:	461a      	mov	r2, r3
 8007302:	4620      	mov	r0, r4
 8007304:	f001 ff0c 	bl	8009120 <__pow5mult>
 8007308:	4606      	mov	r6, r0
 800730a:	2800      	cmp	r0, #0
 800730c:	f43f aea8 	beq.w	8007060 <_strtod_l+0x490>
 8007310:	4601      	mov	r1, r0
 8007312:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007314:	4620      	mov	r0, r4
 8007316:	f001 fe59 	bl	8008fcc <__multiply>
 800731a:	900b      	str	r0, [sp, #44]	; 0x2c
 800731c:	2800      	cmp	r0, #0
 800731e:	f43f ae9f 	beq.w	8007060 <_strtod_l+0x490>
 8007322:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007324:	4620      	mov	r0, r4
 8007326:	f001 fd39 	bl	8008d9c <_Bfree>
 800732a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800732c:	9318      	str	r3, [sp, #96]	; 0x60
 800732e:	f1b8 0f00 	cmp.w	r8, #0
 8007332:	f300 808c 	bgt.w	800744e <_strtod_l+0x87e>
 8007336:	9b06      	ldr	r3, [sp, #24]
 8007338:	2b00      	cmp	r3, #0
 800733a:	dd08      	ble.n	800734e <_strtod_l+0x77e>
 800733c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800733e:	9905      	ldr	r1, [sp, #20]
 8007340:	4620      	mov	r0, r4
 8007342:	f001 feed 	bl	8009120 <__pow5mult>
 8007346:	9005      	str	r0, [sp, #20]
 8007348:	2800      	cmp	r0, #0
 800734a:	f43f ae89 	beq.w	8007060 <_strtod_l+0x490>
 800734e:	2f00      	cmp	r7, #0
 8007350:	dd08      	ble.n	8007364 <_strtod_l+0x794>
 8007352:	9905      	ldr	r1, [sp, #20]
 8007354:	463a      	mov	r2, r7
 8007356:	4620      	mov	r0, r4
 8007358:	f001 ff3c 	bl	80091d4 <__lshift>
 800735c:	9005      	str	r0, [sp, #20]
 800735e:	2800      	cmp	r0, #0
 8007360:	f43f ae7e 	beq.w	8007060 <_strtod_l+0x490>
 8007364:	f1b9 0f00 	cmp.w	r9, #0
 8007368:	dd08      	ble.n	800737c <_strtod_l+0x7ac>
 800736a:	4631      	mov	r1, r6
 800736c:	464a      	mov	r2, r9
 800736e:	4620      	mov	r0, r4
 8007370:	f001 ff30 	bl	80091d4 <__lshift>
 8007374:	4606      	mov	r6, r0
 8007376:	2800      	cmp	r0, #0
 8007378:	f43f ae72 	beq.w	8007060 <_strtod_l+0x490>
 800737c:	9a05      	ldr	r2, [sp, #20]
 800737e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007380:	4620      	mov	r0, r4
 8007382:	f001 ffb3 	bl	80092ec <__mdiff>
 8007386:	4605      	mov	r5, r0
 8007388:	2800      	cmp	r0, #0
 800738a:	f43f ae69 	beq.w	8007060 <_strtod_l+0x490>
 800738e:	68c3      	ldr	r3, [r0, #12]
 8007390:	930b      	str	r3, [sp, #44]	; 0x2c
 8007392:	2300      	movs	r3, #0
 8007394:	60c3      	str	r3, [r0, #12]
 8007396:	4631      	mov	r1, r6
 8007398:	f001 ff8c 	bl	80092b4 <__mcmp>
 800739c:	2800      	cmp	r0, #0
 800739e:	da60      	bge.n	8007462 <_strtod_l+0x892>
 80073a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a2:	ea53 030a 	orrs.w	r3, r3, sl
 80073a6:	f040 8082 	bne.w	80074ae <_strtod_l+0x8de>
 80073aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d17d      	bne.n	80074ae <_strtod_l+0x8de>
 80073b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80073b6:	0d1b      	lsrs	r3, r3, #20
 80073b8:	051b      	lsls	r3, r3, #20
 80073ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80073be:	d976      	bls.n	80074ae <_strtod_l+0x8de>
 80073c0:	696b      	ldr	r3, [r5, #20]
 80073c2:	b913      	cbnz	r3, 80073ca <_strtod_l+0x7fa>
 80073c4:	692b      	ldr	r3, [r5, #16]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	dd71      	ble.n	80074ae <_strtod_l+0x8de>
 80073ca:	4629      	mov	r1, r5
 80073cc:	2201      	movs	r2, #1
 80073ce:	4620      	mov	r0, r4
 80073d0:	f001 ff00 	bl	80091d4 <__lshift>
 80073d4:	4631      	mov	r1, r6
 80073d6:	4605      	mov	r5, r0
 80073d8:	f001 ff6c 	bl	80092b4 <__mcmp>
 80073dc:	2800      	cmp	r0, #0
 80073de:	dd66      	ble.n	80074ae <_strtod_l+0x8de>
 80073e0:	9904      	ldr	r1, [sp, #16]
 80073e2:	4a53      	ldr	r2, [pc, #332]	; (8007530 <_strtod_l+0x960>)
 80073e4:	465b      	mov	r3, fp
 80073e6:	2900      	cmp	r1, #0
 80073e8:	f000 8081 	beq.w	80074ee <_strtod_l+0x91e>
 80073ec:	ea02 010b 	and.w	r1, r2, fp
 80073f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80073f4:	dc7b      	bgt.n	80074ee <_strtod_l+0x91e>
 80073f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80073fa:	f77f aea9 	ble.w	8007150 <_strtod_l+0x580>
 80073fe:	4b4d      	ldr	r3, [pc, #308]	; (8007534 <_strtod_l+0x964>)
 8007400:	4650      	mov	r0, sl
 8007402:	4659      	mov	r1, fp
 8007404:	2200      	movs	r2, #0
 8007406:	f7f9 f8f7 	bl	80005f8 <__aeabi_dmul>
 800740a:	460b      	mov	r3, r1
 800740c:	4303      	orrs	r3, r0
 800740e:	bf08      	it	eq
 8007410:	2322      	moveq	r3, #34	; 0x22
 8007412:	4682      	mov	sl, r0
 8007414:	468b      	mov	fp, r1
 8007416:	bf08      	it	eq
 8007418:	6023      	streq	r3, [r4, #0]
 800741a:	e62b      	b.n	8007074 <_strtod_l+0x4a4>
 800741c:	f04f 32ff 	mov.w	r2, #4294967295
 8007420:	fa02 f303 	lsl.w	r3, r2, r3
 8007424:	ea03 0a0a 	and.w	sl, r3, sl
 8007428:	e6e3      	b.n	80071f2 <_strtod_l+0x622>
 800742a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800742e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007432:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007436:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800743a:	fa01 f308 	lsl.w	r3, r1, r8
 800743e:	9308      	str	r3, [sp, #32]
 8007440:	910d      	str	r1, [sp, #52]	; 0x34
 8007442:	e746      	b.n	80072d2 <_strtod_l+0x702>
 8007444:	2300      	movs	r3, #0
 8007446:	9308      	str	r3, [sp, #32]
 8007448:	2301      	movs	r3, #1
 800744a:	930d      	str	r3, [sp, #52]	; 0x34
 800744c:	e741      	b.n	80072d2 <_strtod_l+0x702>
 800744e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007450:	4642      	mov	r2, r8
 8007452:	4620      	mov	r0, r4
 8007454:	f001 febe 	bl	80091d4 <__lshift>
 8007458:	9018      	str	r0, [sp, #96]	; 0x60
 800745a:	2800      	cmp	r0, #0
 800745c:	f47f af6b 	bne.w	8007336 <_strtod_l+0x766>
 8007460:	e5fe      	b.n	8007060 <_strtod_l+0x490>
 8007462:	465f      	mov	r7, fp
 8007464:	d16e      	bne.n	8007544 <_strtod_l+0x974>
 8007466:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007468:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800746c:	b342      	cbz	r2, 80074c0 <_strtod_l+0x8f0>
 800746e:	4a32      	ldr	r2, [pc, #200]	; (8007538 <_strtod_l+0x968>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d128      	bne.n	80074c6 <_strtod_l+0x8f6>
 8007474:	9b04      	ldr	r3, [sp, #16]
 8007476:	4651      	mov	r1, sl
 8007478:	b1eb      	cbz	r3, 80074b6 <_strtod_l+0x8e6>
 800747a:	4b2d      	ldr	r3, [pc, #180]	; (8007530 <_strtod_l+0x960>)
 800747c:	403b      	ands	r3, r7
 800747e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007482:	f04f 32ff 	mov.w	r2, #4294967295
 8007486:	d819      	bhi.n	80074bc <_strtod_l+0x8ec>
 8007488:	0d1b      	lsrs	r3, r3, #20
 800748a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800748e:	fa02 f303 	lsl.w	r3, r2, r3
 8007492:	4299      	cmp	r1, r3
 8007494:	d117      	bne.n	80074c6 <_strtod_l+0x8f6>
 8007496:	4b29      	ldr	r3, [pc, #164]	; (800753c <_strtod_l+0x96c>)
 8007498:	429f      	cmp	r7, r3
 800749a:	d102      	bne.n	80074a2 <_strtod_l+0x8d2>
 800749c:	3101      	adds	r1, #1
 800749e:	f43f addf 	beq.w	8007060 <_strtod_l+0x490>
 80074a2:	4b23      	ldr	r3, [pc, #140]	; (8007530 <_strtod_l+0x960>)
 80074a4:	403b      	ands	r3, r7
 80074a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80074aa:	f04f 0a00 	mov.w	sl, #0
 80074ae:	9b04      	ldr	r3, [sp, #16]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d1a4      	bne.n	80073fe <_strtod_l+0x82e>
 80074b4:	e5de      	b.n	8007074 <_strtod_l+0x4a4>
 80074b6:	f04f 33ff 	mov.w	r3, #4294967295
 80074ba:	e7ea      	b.n	8007492 <_strtod_l+0x8c2>
 80074bc:	4613      	mov	r3, r2
 80074be:	e7e8      	b.n	8007492 <_strtod_l+0x8c2>
 80074c0:	ea53 030a 	orrs.w	r3, r3, sl
 80074c4:	d08c      	beq.n	80073e0 <_strtod_l+0x810>
 80074c6:	9b08      	ldr	r3, [sp, #32]
 80074c8:	b1db      	cbz	r3, 8007502 <_strtod_l+0x932>
 80074ca:	423b      	tst	r3, r7
 80074cc:	d0ef      	beq.n	80074ae <_strtod_l+0x8de>
 80074ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d0:	9a04      	ldr	r2, [sp, #16]
 80074d2:	4650      	mov	r0, sl
 80074d4:	4659      	mov	r1, fp
 80074d6:	b1c3      	cbz	r3, 800750a <_strtod_l+0x93a>
 80074d8:	f7ff fb5e 	bl	8006b98 <sulp>
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	ec51 0b18 	vmov	r0, r1, d8
 80074e4:	f7f8 fed2 	bl	800028c <__adddf3>
 80074e8:	4682      	mov	sl, r0
 80074ea:	468b      	mov	fp, r1
 80074ec:	e7df      	b.n	80074ae <_strtod_l+0x8de>
 80074ee:	4013      	ands	r3, r2
 80074f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80074f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80074f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80074fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007500:	e7d5      	b.n	80074ae <_strtod_l+0x8de>
 8007502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007504:	ea13 0f0a 	tst.w	r3, sl
 8007508:	e7e0      	b.n	80074cc <_strtod_l+0x8fc>
 800750a:	f7ff fb45 	bl	8006b98 <sulp>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	ec51 0b18 	vmov	r0, r1, d8
 8007516:	f7f8 feb7 	bl	8000288 <__aeabi_dsub>
 800751a:	2200      	movs	r2, #0
 800751c:	2300      	movs	r3, #0
 800751e:	4682      	mov	sl, r0
 8007520:	468b      	mov	fp, r1
 8007522:	f7f9 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007526:	2800      	cmp	r0, #0
 8007528:	d0c1      	beq.n	80074ae <_strtod_l+0x8de>
 800752a:	e611      	b.n	8007150 <_strtod_l+0x580>
 800752c:	fffffc02 	.word	0xfffffc02
 8007530:	7ff00000 	.word	0x7ff00000
 8007534:	39500000 	.word	0x39500000
 8007538:	000fffff 	.word	0x000fffff
 800753c:	7fefffff 	.word	0x7fefffff
 8007540:	0800a820 	.word	0x0800a820
 8007544:	4631      	mov	r1, r6
 8007546:	4628      	mov	r0, r5
 8007548:	f002 f832 	bl	80095b0 <__ratio>
 800754c:	ec59 8b10 	vmov	r8, r9, d0
 8007550:	ee10 0a10 	vmov	r0, s0
 8007554:	2200      	movs	r2, #0
 8007556:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800755a:	4649      	mov	r1, r9
 800755c:	f7f9 fac8 	bl	8000af0 <__aeabi_dcmple>
 8007560:	2800      	cmp	r0, #0
 8007562:	d07a      	beq.n	800765a <_strtod_l+0xa8a>
 8007564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007566:	2b00      	cmp	r3, #0
 8007568:	d04a      	beq.n	8007600 <_strtod_l+0xa30>
 800756a:	4b95      	ldr	r3, [pc, #596]	; (80077c0 <_strtod_l+0xbf0>)
 800756c:	2200      	movs	r2, #0
 800756e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007572:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80077c0 <_strtod_l+0xbf0>
 8007576:	f04f 0800 	mov.w	r8, #0
 800757a:	4b92      	ldr	r3, [pc, #584]	; (80077c4 <_strtod_l+0xbf4>)
 800757c:	403b      	ands	r3, r7
 800757e:	930d      	str	r3, [sp, #52]	; 0x34
 8007580:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007582:	4b91      	ldr	r3, [pc, #580]	; (80077c8 <_strtod_l+0xbf8>)
 8007584:	429a      	cmp	r2, r3
 8007586:	f040 80b0 	bne.w	80076ea <_strtod_l+0xb1a>
 800758a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800758e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007592:	ec4b ab10 	vmov	d0, sl, fp
 8007596:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800759a:	f001 ff31 	bl	8009400 <__ulp>
 800759e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80075a2:	ec53 2b10 	vmov	r2, r3, d0
 80075a6:	f7f9 f827 	bl	80005f8 <__aeabi_dmul>
 80075aa:	4652      	mov	r2, sl
 80075ac:	465b      	mov	r3, fp
 80075ae:	f7f8 fe6d 	bl	800028c <__adddf3>
 80075b2:	460b      	mov	r3, r1
 80075b4:	4983      	ldr	r1, [pc, #524]	; (80077c4 <_strtod_l+0xbf4>)
 80075b6:	4a85      	ldr	r2, [pc, #532]	; (80077cc <_strtod_l+0xbfc>)
 80075b8:	4019      	ands	r1, r3
 80075ba:	4291      	cmp	r1, r2
 80075bc:	4682      	mov	sl, r0
 80075be:	d960      	bls.n	8007682 <_strtod_l+0xab2>
 80075c0:	ee18 3a90 	vmov	r3, s17
 80075c4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d104      	bne.n	80075d6 <_strtod_l+0xa06>
 80075cc:	ee18 3a10 	vmov	r3, s16
 80075d0:	3301      	adds	r3, #1
 80075d2:	f43f ad45 	beq.w	8007060 <_strtod_l+0x490>
 80075d6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80077d8 <_strtod_l+0xc08>
 80075da:	f04f 3aff 	mov.w	sl, #4294967295
 80075de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80075e0:	4620      	mov	r0, r4
 80075e2:	f001 fbdb 	bl	8008d9c <_Bfree>
 80075e6:	9905      	ldr	r1, [sp, #20]
 80075e8:	4620      	mov	r0, r4
 80075ea:	f001 fbd7 	bl	8008d9c <_Bfree>
 80075ee:	4631      	mov	r1, r6
 80075f0:	4620      	mov	r0, r4
 80075f2:	f001 fbd3 	bl	8008d9c <_Bfree>
 80075f6:	4629      	mov	r1, r5
 80075f8:	4620      	mov	r0, r4
 80075fa:	f001 fbcf 	bl	8008d9c <_Bfree>
 80075fe:	e61a      	b.n	8007236 <_strtod_l+0x666>
 8007600:	f1ba 0f00 	cmp.w	sl, #0
 8007604:	d11b      	bne.n	800763e <_strtod_l+0xa6e>
 8007606:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800760a:	b9f3      	cbnz	r3, 800764a <_strtod_l+0xa7a>
 800760c:	4b6c      	ldr	r3, [pc, #432]	; (80077c0 <_strtod_l+0xbf0>)
 800760e:	2200      	movs	r2, #0
 8007610:	4640      	mov	r0, r8
 8007612:	4649      	mov	r1, r9
 8007614:	f7f9 fa62 	bl	8000adc <__aeabi_dcmplt>
 8007618:	b9d0      	cbnz	r0, 8007650 <_strtod_l+0xa80>
 800761a:	4640      	mov	r0, r8
 800761c:	4649      	mov	r1, r9
 800761e:	4b6c      	ldr	r3, [pc, #432]	; (80077d0 <_strtod_l+0xc00>)
 8007620:	2200      	movs	r2, #0
 8007622:	f7f8 ffe9 	bl	80005f8 <__aeabi_dmul>
 8007626:	4680      	mov	r8, r0
 8007628:	4689      	mov	r9, r1
 800762a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800762e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007632:	9315      	str	r3, [sp, #84]	; 0x54
 8007634:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007638:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800763c:	e79d      	b.n	800757a <_strtod_l+0x9aa>
 800763e:	f1ba 0f01 	cmp.w	sl, #1
 8007642:	d102      	bne.n	800764a <_strtod_l+0xa7a>
 8007644:	2f00      	cmp	r7, #0
 8007646:	f43f ad83 	beq.w	8007150 <_strtod_l+0x580>
 800764a:	4b62      	ldr	r3, [pc, #392]	; (80077d4 <_strtod_l+0xc04>)
 800764c:	2200      	movs	r2, #0
 800764e:	e78e      	b.n	800756e <_strtod_l+0x99e>
 8007650:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80077d0 <_strtod_l+0xc00>
 8007654:	f04f 0800 	mov.w	r8, #0
 8007658:	e7e7      	b.n	800762a <_strtod_l+0xa5a>
 800765a:	4b5d      	ldr	r3, [pc, #372]	; (80077d0 <_strtod_l+0xc00>)
 800765c:	4640      	mov	r0, r8
 800765e:	4649      	mov	r1, r9
 8007660:	2200      	movs	r2, #0
 8007662:	f7f8 ffc9 	bl	80005f8 <__aeabi_dmul>
 8007666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007668:	4680      	mov	r8, r0
 800766a:	4689      	mov	r9, r1
 800766c:	b933      	cbnz	r3, 800767c <_strtod_l+0xaac>
 800766e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007672:	900e      	str	r0, [sp, #56]	; 0x38
 8007674:	930f      	str	r3, [sp, #60]	; 0x3c
 8007676:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800767a:	e7dd      	b.n	8007638 <_strtod_l+0xa68>
 800767c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007680:	e7f9      	b.n	8007676 <_strtod_l+0xaa6>
 8007682:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007686:	9b04      	ldr	r3, [sp, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1a8      	bne.n	80075de <_strtod_l+0xa0e>
 800768c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007690:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007692:	0d1b      	lsrs	r3, r3, #20
 8007694:	051b      	lsls	r3, r3, #20
 8007696:	429a      	cmp	r2, r3
 8007698:	d1a1      	bne.n	80075de <_strtod_l+0xa0e>
 800769a:	4640      	mov	r0, r8
 800769c:	4649      	mov	r1, r9
 800769e:	f7f9 fb0b 	bl	8000cb8 <__aeabi_d2lz>
 80076a2:	f7f8 ff7b 	bl	800059c <__aeabi_l2d>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	4640      	mov	r0, r8
 80076ac:	4649      	mov	r1, r9
 80076ae:	f7f8 fdeb 	bl	8000288 <__aeabi_dsub>
 80076b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076b8:	ea43 030a 	orr.w	r3, r3, sl
 80076bc:	4313      	orrs	r3, r2
 80076be:	4680      	mov	r8, r0
 80076c0:	4689      	mov	r9, r1
 80076c2:	d055      	beq.n	8007770 <_strtod_l+0xba0>
 80076c4:	a336      	add	r3, pc, #216	; (adr r3, 80077a0 <_strtod_l+0xbd0>)
 80076c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ca:	f7f9 fa07 	bl	8000adc <__aeabi_dcmplt>
 80076ce:	2800      	cmp	r0, #0
 80076d0:	f47f acd0 	bne.w	8007074 <_strtod_l+0x4a4>
 80076d4:	a334      	add	r3, pc, #208	; (adr r3, 80077a8 <_strtod_l+0xbd8>)
 80076d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076da:	4640      	mov	r0, r8
 80076dc:	4649      	mov	r1, r9
 80076de:	f7f9 fa1b 	bl	8000b18 <__aeabi_dcmpgt>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	f43f af7b 	beq.w	80075de <_strtod_l+0xa0e>
 80076e8:	e4c4      	b.n	8007074 <_strtod_l+0x4a4>
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	b333      	cbz	r3, 800773c <_strtod_l+0xb6c>
 80076ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076f0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80076f4:	d822      	bhi.n	800773c <_strtod_l+0xb6c>
 80076f6:	a32e      	add	r3, pc, #184	; (adr r3, 80077b0 <_strtod_l+0xbe0>)
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	4640      	mov	r0, r8
 80076fe:	4649      	mov	r1, r9
 8007700:	f7f9 f9f6 	bl	8000af0 <__aeabi_dcmple>
 8007704:	b1a0      	cbz	r0, 8007730 <_strtod_l+0xb60>
 8007706:	4649      	mov	r1, r9
 8007708:	4640      	mov	r0, r8
 800770a:	f7f9 fa4d 	bl	8000ba8 <__aeabi_d2uiz>
 800770e:	2801      	cmp	r0, #1
 8007710:	bf38      	it	cc
 8007712:	2001      	movcc	r0, #1
 8007714:	f7f8 fef6 	bl	8000504 <__aeabi_ui2d>
 8007718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800771a:	4680      	mov	r8, r0
 800771c:	4689      	mov	r9, r1
 800771e:	bb23      	cbnz	r3, 800776a <_strtod_l+0xb9a>
 8007720:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007724:	9010      	str	r0, [sp, #64]	; 0x40
 8007726:	9311      	str	r3, [sp, #68]	; 0x44
 8007728:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800772c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007732:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007734:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007738:	1a9b      	subs	r3, r3, r2
 800773a:	9309      	str	r3, [sp, #36]	; 0x24
 800773c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007740:	eeb0 0a48 	vmov.f32	s0, s16
 8007744:	eef0 0a68 	vmov.f32	s1, s17
 8007748:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800774c:	f001 fe58 	bl	8009400 <__ulp>
 8007750:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007754:	ec53 2b10 	vmov	r2, r3, d0
 8007758:	f7f8 ff4e 	bl	80005f8 <__aeabi_dmul>
 800775c:	ec53 2b18 	vmov	r2, r3, d8
 8007760:	f7f8 fd94 	bl	800028c <__adddf3>
 8007764:	4682      	mov	sl, r0
 8007766:	468b      	mov	fp, r1
 8007768:	e78d      	b.n	8007686 <_strtod_l+0xab6>
 800776a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800776e:	e7db      	b.n	8007728 <_strtod_l+0xb58>
 8007770:	a311      	add	r3, pc, #68	; (adr r3, 80077b8 <_strtod_l+0xbe8>)
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	f7f9 f9b1 	bl	8000adc <__aeabi_dcmplt>
 800777a:	e7b2      	b.n	80076e2 <_strtod_l+0xb12>
 800777c:	2300      	movs	r3, #0
 800777e:	930a      	str	r3, [sp, #40]	; 0x28
 8007780:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007782:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	f7ff ba6b 	b.w	8006c60 <_strtod_l+0x90>
 800778a:	2a65      	cmp	r2, #101	; 0x65
 800778c:	f43f ab5f 	beq.w	8006e4e <_strtod_l+0x27e>
 8007790:	2a45      	cmp	r2, #69	; 0x45
 8007792:	f43f ab5c 	beq.w	8006e4e <_strtod_l+0x27e>
 8007796:	2301      	movs	r3, #1
 8007798:	f7ff bb94 	b.w	8006ec4 <_strtod_l+0x2f4>
 800779c:	f3af 8000 	nop.w
 80077a0:	94a03595 	.word	0x94a03595
 80077a4:	3fdfffff 	.word	0x3fdfffff
 80077a8:	35afe535 	.word	0x35afe535
 80077ac:	3fe00000 	.word	0x3fe00000
 80077b0:	ffc00000 	.word	0xffc00000
 80077b4:	41dfffff 	.word	0x41dfffff
 80077b8:	94a03595 	.word	0x94a03595
 80077bc:	3fcfffff 	.word	0x3fcfffff
 80077c0:	3ff00000 	.word	0x3ff00000
 80077c4:	7ff00000 	.word	0x7ff00000
 80077c8:	7fe00000 	.word	0x7fe00000
 80077cc:	7c9fffff 	.word	0x7c9fffff
 80077d0:	3fe00000 	.word	0x3fe00000
 80077d4:	bff00000 	.word	0xbff00000
 80077d8:	7fefffff 	.word	0x7fefffff

080077dc <_strtod_r>:
 80077dc:	4b01      	ldr	r3, [pc, #4]	; (80077e4 <_strtod_r+0x8>)
 80077de:	f7ff b9f7 	b.w	8006bd0 <_strtod_l>
 80077e2:	bf00      	nop
 80077e4:	20000074 	.word	0x20000074

080077e8 <_strtol_l.constprop.0>:
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077ee:	d001      	beq.n	80077f4 <_strtol_l.constprop.0+0xc>
 80077f0:	2b24      	cmp	r3, #36	; 0x24
 80077f2:	d906      	bls.n	8007802 <_strtol_l.constprop.0+0x1a>
 80077f4:	f7fe fafe 	bl	8005df4 <__errno>
 80077f8:	2316      	movs	r3, #22
 80077fa:	6003      	str	r3, [r0, #0]
 80077fc:	2000      	movs	r0, #0
 80077fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007802:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80078e8 <_strtol_l.constprop.0+0x100>
 8007806:	460d      	mov	r5, r1
 8007808:	462e      	mov	r6, r5
 800780a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800780e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007812:	f017 0708 	ands.w	r7, r7, #8
 8007816:	d1f7      	bne.n	8007808 <_strtol_l.constprop.0+0x20>
 8007818:	2c2d      	cmp	r4, #45	; 0x2d
 800781a:	d132      	bne.n	8007882 <_strtol_l.constprop.0+0x9a>
 800781c:	782c      	ldrb	r4, [r5, #0]
 800781e:	2701      	movs	r7, #1
 8007820:	1cb5      	adds	r5, r6, #2
 8007822:	2b00      	cmp	r3, #0
 8007824:	d05b      	beq.n	80078de <_strtol_l.constprop.0+0xf6>
 8007826:	2b10      	cmp	r3, #16
 8007828:	d109      	bne.n	800783e <_strtol_l.constprop.0+0x56>
 800782a:	2c30      	cmp	r4, #48	; 0x30
 800782c:	d107      	bne.n	800783e <_strtol_l.constprop.0+0x56>
 800782e:	782c      	ldrb	r4, [r5, #0]
 8007830:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007834:	2c58      	cmp	r4, #88	; 0x58
 8007836:	d14d      	bne.n	80078d4 <_strtol_l.constprop.0+0xec>
 8007838:	786c      	ldrb	r4, [r5, #1]
 800783a:	2310      	movs	r3, #16
 800783c:	3502      	adds	r5, #2
 800783e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007842:	f108 38ff 	add.w	r8, r8, #4294967295
 8007846:	f04f 0c00 	mov.w	ip, #0
 800784a:	fbb8 f9f3 	udiv	r9, r8, r3
 800784e:	4666      	mov	r6, ip
 8007850:	fb03 8a19 	mls	sl, r3, r9, r8
 8007854:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007858:	f1be 0f09 	cmp.w	lr, #9
 800785c:	d816      	bhi.n	800788c <_strtol_l.constprop.0+0xa4>
 800785e:	4674      	mov	r4, lr
 8007860:	42a3      	cmp	r3, r4
 8007862:	dd24      	ble.n	80078ae <_strtol_l.constprop.0+0xc6>
 8007864:	f1bc 0f00 	cmp.w	ip, #0
 8007868:	db1e      	blt.n	80078a8 <_strtol_l.constprop.0+0xc0>
 800786a:	45b1      	cmp	r9, r6
 800786c:	d31c      	bcc.n	80078a8 <_strtol_l.constprop.0+0xc0>
 800786e:	d101      	bne.n	8007874 <_strtol_l.constprop.0+0x8c>
 8007870:	45a2      	cmp	sl, r4
 8007872:	db19      	blt.n	80078a8 <_strtol_l.constprop.0+0xc0>
 8007874:	fb06 4603 	mla	r6, r6, r3, r4
 8007878:	f04f 0c01 	mov.w	ip, #1
 800787c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007880:	e7e8      	b.n	8007854 <_strtol_l.constprop.0+0x6c>
 8007882:	2c2b      	cmp	r4, #43	; 0x2b
 8007884:	bf04      	itt	eq
 8007886:	782c      	ldrbeq	r4, [r5, #0]
 8007888:	1cb5      	addeq	r5, r6, #2
 800788a:	e7ca      	b.n	8007822 <_strtol_l.constprop.0+0x3a>
 800788c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007890:	f1be 0f19 	cmp.w	lr, #25
 8007894:	d801      	bhi.n	800789a <_strtol_l.constprop.0+0xb2>
 8007896:	3c37      	subs	r4, #55	; 0x37
 8007898:	e7e2      	b.n	8007860 <_strtol_l.constprop.0+0x78>
 800789a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800789e:	f1be 0f19 	cmp.w	lr, #25
 80078a2:	d804      	bhi.n	80078ae <_strtol_l.constprop.0+0xc6>
 80078a4:	3c57      	subs	r4, #87	; 0x57
 80078a6:	e7db      	b.n	8007860 <_strtol_l.constprop.0+0x78>
 80078a8:	f04f 3cff 	mov.w	ip, #4294967295
 80078ac:	e7e6      	b.n	800787c <_strtol_l.constprop.0+0x94>
 80078ae:	f1bc 0f00 	cmp.w	ip, #0
 80078b2:	da05      	bge.n	80078c0 <_strtol_l.constprop.0+0xd8>
 80078b4:	2322      	movs	r3, #34	; 0x22
 80078b6:	6003      	str	r3, [r0, #0]
 80078b8:	4646      	mov	r6, r8
 80078ba:	b942      	cbnz	r2, 80078ce <_strtol_l.constprop.0+0xe6>
 80078bc:	4630      	mov	r0, r6
 80078be:	e79e      	b.n	80077fe <_strtol_l.constprop.0+0x16>
 80078c0:	b107      	cbz	r7, 80078c4 <_strtol_l.constprop.0+0xdc>
 80078c2:	4276      	negs	r6, r6
 80078c4:	2a00      	cmp	r2, #0
 80078c6:	d0f9      	beq.n	80078bc <_strtol_l.constprop.0+0xd4>
 80078c8:	f1bc 0f00 	cmp.w	ip, #0
 80078cc:	d000      	beq.n	80078d0 <_strtol_l.constprop.0+0xe8>
 80078ce:	1e69      	subs	r1, r5, #1
 80078d0:	6011      	str	r1, [r2, #0]
 80078d2:	e7f3      	b.n	80078bc <_strtol_l.constprop.0+0xd4>
 80078d4:	2430      	movs	r4, #48	; 0x30
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1b1      	bne.n	800783e <_strtol_l.constprop.0+0x56>
 80078da:	2308      	movs	r3, #8
 80078dc:	e7af      	b.n	800783e <_strtol_l.constprop.0+0x56>
 80078de:	2c30      	cmp	r4, #48	; 0x30
 80078e0:	d0a5      	beq.n	800782e <_strtol_l.constprop.0+0x46>
 80078e2:	230a      	movs	r3, #10
 80078e4:	e7ab      	b.n	800783e <_strtol_l.constprop.0+0x56>
 80078e6:	bf00      	nop
 80078e8:	0800a849 	.word	0x0800a849

080078ec <_strtol_r>:
 80078ec:	f7ff bf7c 	b.w	80077e8 <_strtol_l.constprop.0>

080078f0 <quorem>:
 80078f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f4:	6903      	ldr	r3, [r0, #16]
 80078f6:	690c      	ldr	r4, [r1, #16]
 80078f8:	42a3      	cmp	r3, r4
 80078fa:	4607      	mov	r7, r0
 80078fc:	f2c0 8081 	blt.w	8007a02 <quorem+0x112>
 8007900:	3c01      	subs	r4, #1
 8007902:	f101 0814 	add.w	r8, r1, #20
 8007906:	f100 0514 	add.w	r5, r0, #20
 800790a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800790e:	9301      	str	r3, [sp, #4]
 8007910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007914:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007918:	3301      	adds	r3, #1
 800791a:	429a      	cmp	r2, r3
 800791c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007920:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007924:	fbb2 f6f3 	udiv	r6, r2, r3
 8007928:	d331      	bcc.n	800798e <quorem+0x9e>
 800792a:	f04f 0e00 	mov.w	lr, #0
 800792e:	4640      	mov	r0, r8
 8007930:	46ac      	mov	ip, r5
 8007932:	46f2      	mov	sl, lr
 8007934:	f850 2b04 	ldr.w	r2, [r0], #4
 8007938:	b293      	uxth	r3, r2
 800793a:	fb06 e303 	mla	r3, r6, r3, lr
 800793e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007942:	b29b      	uxth	r3, r3
 8007944:	ebaa 0303 	sub.w	r3, sl, r3
 8007948:	f8dc a000 	ldr.w	sl, [ip]
 800794c:	0c12      	lsrs	r2, r2, #16
 800794e:	fa13 f38a 	uxtah	r3, r3, sl
 8007952:	fb06 e202 	mla	r2, r6, r2, lr
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	9b00      	ldr	r3, [sp, #0]
 800795a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800795e:	b292      	uxth	r2, r2
 8007960:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007968:	f8bd 3000 	ldrh.w	r3, [sp]
 800796c:	4581      	cmp	r9, r0
 800796e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007972:	f84c 3b04 	str.w	r3, [ip], #4
 8007976:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800797a:	d2db      	bcs.n	8007934 <quorem+0x44>
 800797c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007980:	b92b      	cbnz	r3, 800798e <quorem+0x9e>
 8007982:	9b01      	ldr	r3, [sp, #4]
 8007984:	3b04      	subs	r3, #4
 8007986:	429d      	cmp	r5, r3
 8007988:	461a      	mov	r2, r3
 800798a:	d32e      	bcc.n	80079ea <quorem+0xfa>
 800798c:	613c      	str	r4, [r7, #16]
 800798e:	4638      	mov	r0, r7
 8007990:	f001 fc90 	bl	80092b4 <__mcmp>
 8007994:	2800      	cmp	r0, #0
 8007996:	db24      	blt.n	80079e2 <quorem+0xf2>
 8007998:	3601      	adds	r6, #1
 800799a:	4628      	mov	r0, r5
 800799c:	f04f 0c00 	mov.w	ip, #0
 80079a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80079a4:	f8d0 e000 	ldr.w	lr, [r0]
 80079a8:	b293      	uxth	r3, r2
 80079aa:	ebac 0303 	sub.w	r3, ip, r3
 80079ae:	0c12      	lsrs	r2, r2, #16
 80079b0:	fa13 f38e 	uxtah	r3, r3, lr
 80079b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80079b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079bc:	b29b      	uxth	r3, r3
 80079be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079c2:	45c1      	cmp	r9, r8
 80079c4:	f840 3b04 	str.w	r3, [r0], #4
 80079c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80079cc:	d2e8      	bcs.n	80079a0 <quorem+0xb0>
 80079ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079d6:	b922      	cbnz	r2, 80079e2 <quorem+0xf2>
 80079d8:	3b04      	subs	r3, #4
 80079da:	429d      	cmp	r5, r3
 80079dc:	461a      	mov	r2, r3
 80079de:	d30a      	bcc.n	80079f6 <quorem+0x106>
 80079e0:	613c      	str	r4, [r7, #16]
 80079e2:	4630      	mov	r0, r6
 80079e4:	b003      	add	sp, #12
 80079e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ea:	6812      	ldr	r2, [r2, #0]
 80079ec:	3b04      	subs	r3, #4
 80079ee:	2a00      	cmp	r2, #0
 80079f0:	d1cc      	bne.n	800798c <quorem+0x9c>
 80079f2:	3c01      	subs	r4, #1
 80079f4:	e7c7      	b.n	8007986 <quorem+0x96>
 80079f6:	6812      	ldr	r2, [r2, #0]
 80079f8:	3b04      	subs	r3, #4
 80079fa:	2a00      	cmp	r2, #0
 80079fc:	d1f0      	bne.n	80079e0 <quorem+0xf0>
 80079fe:	3c01      	subs	r4, #1
 8007a00:	e7eb      	b.n	80079da <quorem+0xea>
 8007a02:	2000      	movs	r0, #0
 8007a04:	e7ee      	b.n	80079e4 <quorem+0xf4>
	...

08007a08 <_dtoa_r>:
 8007a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a0c:	ed2d 8b04 	vpush	{d8-d9}
 8007a10:	ec57 6b10 	vmov	r6, r7, d0
 8007a14:	b093      	sub	sp, #76	; 0x4c
 8007a16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a1c:	9106      	str	r1, [sp, #24]
 8007a1e:	ee10 aa10 	vmov	sl, s0
 8007a22:	4604      	mov	r4, r0
 8007a24:	9209      	str	r2, [sp, #36]	; 0x24
 8007a26:	930c      	str	r3, [sp, #48]	; 0x30
 8007a28:	46bb      	mov	fp, r7
 8007a2a:	b975      	cbnz	r5, 8007a4a <_dtoa_r+0x42>
 8007a2c:	2010      	movs	r0, #16
 8007a2e:	f001 f94d 	bl	8008ccc <malloc>
 8007a32:	4602      	mov	r2, r0
 8007a34:	6260      	str	r0, [r4, #36]	; 0x24
 8007a36:	b920      	cbnz	r0, 8007a42 <_dtoa_r+0x3a>
 8007a38:	4ba7      	ldr	r3, [pc, #668]	; (8007cd8 <_dtoa_r+0x2d0>)
 8007a3a:	21ea      	movs	r1, #234	; 0xea
 8007a3c:	48a7      	ldr	r0, [pc, #668]	; (8007cdc <_dtoa_r+0x2d4>)
 8007a3e:	f002 f8bd 	bl	8009bbc <__assert_func>
 8007a42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a46:	6005      	str	r5, [r0, #0]
 8007a48:	60c5      	str	r5, [r0, #12]
 8007a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a4c:	6819      	ldr	r1, [r3, #0]
 8007a4e:	b151      	cbz	r1, 8007a66 <_dtoa_r+0x5e>
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	604a      	str	r2, [r1, #4]
 8007a54:	2301      	movs	r3, #1
 8007a56:	4093      	lsls	r3, r2
 8007a58:	608b      	str	r3, [r1, #8]
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f001 f99e 	bl	8008d9c <_Bfree>
 8007a60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a62:	2200      	movs	r2, #0
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	1e3b      	subs	r3, r7, #0
 8007a68:	bfaa      	itet	ge
 8007a6a:	2300      	movge	r3, #0
 8007a6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007a70:	f8c8 3000 	strge.w	r3, [r8]
 8007a74:	4b9a      	ldr	r3, [pc, #616]	; (8007ce0 <_dtoa_r+0x2d8>)
 8007a76:	bfbc      	itt	lt
 8007a78:	2201      	movlt	r2, #1
 8007a7a:	f8c8 2000 	strlt.w	r2, [r8]
 8007a7e:	ea33 030b 	bics.w	r3, r3, fp
 8007a82:	d11b      	bne.n	8007abc <_dtoa_r+0xb4>
 8007a84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a86:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a8a:	6013      	str	r3, [r2, #0]
 8007a8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a90:	4333      	orrs	r3, r6
 8007a92:	f000 8592 	beq.w	80085ba <_dtoa_r+0xbb2>
 8007a96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a98:	b963      	cbnz	r3, 8007ab4 <_dtoa_r+0xac>
 8007a9a:	4b92      	ldr	r3, [pc, #584]	; (8007ce4 <_dtoa_r+0x2dc>)
 8007a9c:	e022      	b.n	8007ae4 <_dtoa_r+0xdc>
 8007a9e:	4b92      	ldr	r3, [pc, #584]	; (8007ce8 <_dtoa_r+0x2e0>)
 8007aa0:	9301      	str	r3, [sp, #4]
 8007aa2:	3308      	adds	r3, #8
 8007aa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007aa6:	6013      	str	r3, [r2, #0]
 8007aa8:	9801      	ldr	r0, [sp, #4]
 8007aaa:	b013      	add	sp, #76	; 0x4c
 8007aac:	ecbd 8b04 	vpop	{d8-d9}
 8007ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab4:	4b8b      	ldr	r3, [pc, #556]	; (8007ce4 <_dtoa_r+0x2dc>)
 8007ab6:	9301      	str	r3, [sp, #4]
 8007ab8:	3303      	adds	r3, #3
 8007aba:	e7f3      	b.n	8007aa4 <_dtoa_r+0x9c>
 8007abc:	2200      	movs	r2, #0
 8007abe:	2300      	movs	r3, #0
 8007ac0:	4650      	mov	r0, sl
 8007ac2:	4659      	mov	r1, fp
 8007ac4:	f7f9 f800 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ac8:	ec4b ab19 	vmov	d9, sl, fp
 8007acc:	4680      	mov	r8, r0
 8007ace:	b158      	cbz	r0, 8007ae8 <_dtoa_r+0xe0>
 8007ad0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	6013      	str	r3, [r2, #0]
 8007ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 856b 	beq.w	80085b4 <_dtoa_r+0xbac>
 8007ade:	4883      	ldr	r0, [pc, #524]	; (8007cec <_dtoa_r+0x2e4>)
 8007ae0:	6018      	str	r0, [r3, #0]
 8007ae2:	1e43      	subs	r3, r0, #1
 8007ae4:	9301      	str	r3, [sp, #4]
 8007ae6:	e7df      	b.n	8007aa8 <_dtoa_r+0xa0>
 8007ae8:	ec4b ab10 	vmov	d0, sl, fp
 8007aec:	aa10      	add	r2, sp, #64	; 0x40
 8007aee:	a911      	add	r1, sp, #68	; 0x44
 8007af0:	4620      	mov	r0, r4
 8007af2:	f001 fd01 	bl	80094f8 <__d2b>
 8007af6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007afa:	ee08 0a10 	vmov	s16, r0
 8007afe:	2d00      	cmp	r5, #0
 8007b00:	f000 8084 	beq.w	8007c0c <_dtoa_r+0x204>
 8007b04:	ee19 3a90 	vmov	r3, s19
 8007b08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007b10:	4656      	mov	r6, sl
 8007b12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007b16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007b1e:	4b74      	ldr	r3, [pc, #464]	; (8007cf0 <_dtoa_r+0x2e8>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	4630      	mov	r0, r6
 8007b24:	4639      	mov	r1, r7
 8007b26:	f7f8 fbaf 	bl	8000288 <__aeabi_dsub>
 8007b2a:	a365      	add	r3, pc, #404	; (adr r3, 8007cc0 <_dtoa_r+0x2b8>)
 8007b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b30:	f7f8 fd62 	bl	80005f8 <__aeabi_dmul>
 8007b34:	a364      	add	r3, pc, #400	; (adr r3, 8007cc8 <_dtoa_r+0x2c0>)
 8007b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3a:	f7f8 fba7 	bl	800028c <__adddf3>
 8007b3e:	4606      	mov	r6, r0
 8007b40:	4628      	mov	r0, r5
 8007b42:	460f      	mov	r7, r1
 8007b44:	f7f8 fcee 	bl	8000524 <__aeabi_i2d>
 8007b48:	a361      	add	r3, pc, #388	; (adr r3, 8007cd0 <_dtoa_r+0x2c8>)
 8007b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4e:	f7f8 fd53 	bl	80005f8 <__aeabi_dmul>
 8007b52:	4602      	mov	r2, r0
 8007b54:	460b      	mov	r3, r1
 8007b56:	4630      	mov	r0, r6
 8007b58:	4639      	mov	r1, r7
 8007b5a:	f7f8 fb97 	bl	800028c <__adddf3>
 8007b5e:	4606      	mov	r6, r0
 8007b60:	460f      	mov	r7, r1
 8007b62:	f7f8 fff9 	bl	8000b58 <__aeabi_d2iz>
 8007b66:	2200      	movs	r2, #0
 8007b68:	9000      	str	r0, [sp, #0]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	4639      	mov	r1, r7
 8007b70:	f7f8 ffb4 	bl	8000adc <__aeabi_dcmplt>
 8007b74:	b150      	cbz	r0, 8007b8c <_dtoa_r+0x184>
 8007b76:	9800      	ldr	r0, [sp, #0]
 8007b78:	f7f8 fcd4 	bl	8000524 <__aeabi_i2d>
 8007b7c:	4632      	mov	r2, r6
 8007b7e:	463b      	mov	r3, r7
 8007b80:	f7f8 ffa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b84:	b910      	cbnz	r0, 8007b8c <_dtoa_r+0x184>
 8007b86:	9b00      	ldr	r3, [sp, #0]
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	9b00      	ldr	r3, [sp, #0]
 8007b8e:	2b16      	cmp	r3, #22
 8007b90:	d85a      	bhi.n	8007c48 <_dtoa_r+0x240>
 8007b92:	9a00      	ldr	r2, [sp, #0]
 8007b94:	4b57      	ldr	r3, [pc, #348]	; (8007cf4 <_dtoa_r+0x2ec>)
 8007b96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9e:	ec51 0b19 	vmov	r0, r1, d9
 8007ba2:	f7f8 ff9b 	bl	8000adc <__aeabi_dcmplt>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	d050      	beq.n	8007c4c <_dtoa_r+0x244>
 8007baa:	9b00      	ldr	r3, [sp, #0]
 8007bac:	3b01      	subs	r3, #1
 8007bae:	9300      	str	r3, [sp, #0]
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bb6:	1b5d      	subs	r5, r3, r5
 8007bb8:	1e6b      	subs	r3, r5, #1
 8007bba:	9305      	str	r3, [sp, #20]
 8007bbc:	bf45      	ittet	mi
 8007bbe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007bc2:	9304      	strmi	r3, [sp, #16]
 8007bc4:	2300      	movpl	r3, #0
 8007bc6:	2300      	movmi	r3, #0
 8007bc8:	bf4c      	ite	mi
 8007bca:	9305      	strmi	r3, [sp, #20]
 8007bcc:	9304      	strpl	r3, [sp, #16]
 8007bce:	9b00      	ldr	r3, [sp, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	db3d      	blt.n	8007c50 <_dtoa_r+0x248>
 8007bd4:	9b05      	ldr	r3, [sp, #20]
 8007bd6:	9a00      	ldr	r2, [sp, #0]
 8007bd8:	920a      	str	r2, [sp, #40]	; 0x28
 8007bda:	4413      	add	r3, r2
 8007bdc:	9305      	str	r3, [sp, #20]
 8007bde:	2300      	movs	r3, #0
 8007be0:	9307      	str	r3, [sp, #28]
 8007be2:	9b06      	ldr	r3, [sp, #24]
 8007be4:	2b09      	cmp	r3, #9
 8007be6:	f200 8089 	bhi.w	8007cfc <_dtoa_r+0x2f4>
 8007bea:	2b05      	cmp	r3, #5
 8007bec:	bfc4      	itt	gt
 8007bee:	3b04      	subgt	r3, #4
 8007bf0:	9306      	strgt	r3, [sp, #24]
 8007bf2:	9b06      	ldr	r3, [sp, #24]
 8007bf4:	f1a3 0302 	sub.w	r3, r3, #2
 8007bf8:	bfcc      	ite	gt
 8007bfa:	2500      	movgt	r5, #0
 8007bfc:	2501      	movle	r5, #1
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	f200 8087 	bhi.w	8007d12 <_dtoa_r+0x30a>
 8007c04:	e8df f003 	tbb	[pc, r3]
 8007c08:	59383a2d 	.word	0x59383a2d
 8007c0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c10:	441d      	add	r5, r3
 8007c12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c16:	2b20      	cmp	r3, #32
 8007c18:	bfc1      	itttt	gt
 8007c1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007c22:	fa0b f303 	lslgt.w	r3, fp, r3
 8007c26:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007c2a:	bfda      	itte	le
 8007c2c:	f1c3 0320 	rsble	r3, r3, #32
 8007c30:	fa06 f003 	lslle.w	r0, r6, r3
 8007c34:	4318      	orrgt	r0, r3
 8007c36:	f7f8 fc65 	bl	8000504 <__aeabi_ui2d>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007c42:	3d01      	subs	r5, #1
 8007c44:	930e      	str	r3, [sp, #56]	; 0x38
 8007c46:	e76a      	b.n	8007b1e <_dtoa_r+0x116>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e7b2      	b.n	8007bb2 <_dtoa_r+0x1aa>
 8007c4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007c4e:	e7b1      	b.n	8007bb4 <_dtoa_r+0x1ac>
 8007c50:	9b04      	ldr	r3, [sp, #16]
 8007c52:	9a00      	ldr	r2, [sp, #0]
 8007c54:	1a9b      	subs	r3, r3, r2
 8007c56:	9304      	str	r3, [sp, #16]
 8007c58:	4253      	negs	r3, r2
 8007c5a:	9307      	str	r3, [sp, #28]
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c60:	e7bf      	b.n	8007be2 <_dtoa_r+0x1da>
 8007c62:	2300      	movs	r3, #0
 8007c64:	9308      	str	r3, [sp, #32]
 8007c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	dc55      	bgt.n	8007d18 <_dtoa_r+0x310>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c72:	461a      	mov	r2, r3
 8007c74:	9209      	str	r2, [sp, #36]	; 0x24
 8007c76:	e00c      	b.n	8007c92 <_dtoa_r+0x28a>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e7f3      	b.n	8007c64 <_dtoa_r+0x25c>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c80:	9308      	str	r3, [sp, #32]
 8007c82:	9b00      	ldr	r3, [sp, #0]
 8007c84:	4413      	add	r3, r2
 8007c86:	9302      	str	r3, [sp, #8]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	9303      	str	r3, [sp, #12]
 8007c8e:	bfb8      	it	lt
 8007c90:	2301      	movlt	r3, #1
 8007c92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007c94:	2200      	movs	r2, #0
 8007c96:	6042      	str	r2, [r0, #4]
 8007c98:	2204      	movs	r2, #4
 8007c9a:	f102 0614 	add.w	r6, r2, #20
 8007c9e:	429e      	cmp	r6, r3
 8007ca0:	6841      	ldr	r1, [r0, #4]
 8007ca2:	d93d      	bls.n	8007d20 <_dtoa_r+0x318>
 8007ca4:	4620      	mov	r0, r4
 8007ca6:	f001 f839 	bl	8008d1c <_Balloc>
 8007caa:	9001      	str	r0, [sp, #4]
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d13b      	bne.n	8007d28 <_dtoa_r+0x320>
 8007cb0:	4b11      	ldr	r3, [pc, #68]	; (8007cf8 <_dtoa_r+0x2f0>)
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007cb8:	e6c0      	b.n	8007a3c <_dtoa_r+0x34>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e7df      	b.n	8007c7e <_dtoa_r+0x276>
 8007cbe:	bf00      	nop
 8007cc0:	636f4361 	.word	0x636f4361
 8007cc4:	3fd287a7 	.word	0x3fd287a7
 8007cc8:	8b60c8b3 	.word	0x8b60c8b3
 8007ccc:	3fc68a28 	.word	0x3fc68a28
 8007cd0:	509f79fb 	.word	0x509f79fb
 8007cd4:	3fd34413 	.word	0x3fd34413
 8007cd8:	0800a956 	.word	0x0800a956
 8007cdc:	0800a96d 	.word	0x0800a96d
 8007ce0:	7ff00000 	.word	0x7ff00000
 8007ce4:	0800a952 	.word	0x0800a952
 8007ce8:	0800a949 	.word	0x0800a949
 8007cec:	0800a7c9 	.word	0x0800a7c9
 8007cf0:	3ff80000 	.word	0x3ff80000
 8007cf4:	0800aad8 	.word	0x0800aad8
 8007cf8:	0800a9c8 	.word	0x0800a9c8
 8007cfc:	2501      	movs	r5, #1
 8007cfe:	2300      	movs	r3, #0
 8007d00:	9306      	str	r3, [sp, #24]
 8007d02:	9508      	str	r5, [sp, #32]
 8007d04:	f04f 33ff 	mov.w	r3, #4294967295
 8007d08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	2312      	movs	r3, #18
 8007d10:	e7b0      	b.n	8007c74 <_dtoa_r+0x26c>
 8007d12:	2301      	movs	r3, #1
 8007d14:	9308      	str	r3, [sp, #32]
 8007d16:	e7f5      	b.n	8007d04 <_dtoa_r+0x2fc>
 8007d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d1e:	e7b8      	b.n	8007c92 <_dtoa_r+0x28a>
 8007d20:	3101      	adds	r1, #1
 8007d22:	6041      	str	r1, [r0, #4]
 8007d24:	0052      	lsls	r2, r2, #1
 8007d26:	e7b8      	b.n	8007c9a <_dtoa_r+0x292>
 8007d28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d2a:	9a01      	ldr	r2, [sp, #4]
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	9b03      	ldr	r3, [sp, #12]
 8007d30:	2b0e      	cmp	r3, #14
 8007d32:	f200 809d 	bhi.w	8007e70 <_dtoa_r+0x468>
 8007d36:	2d00      	cmp	r5, #0
 8007d38:	f000 809a 	beq.w	8007e70 <_dtoa_r+0x468>
 8007d3c:	9b00      	ldr	r3, [sp, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	dd32      	ble.n	8007da8 <_dtoa_r+0x3a0>
 8007d42:	4ab7      	ldr	r2, [pc, #732]	; (8008020 <_dtoa_r+0x618>)
 8007d44:	f003 030f 	and.w	r3, r3, #15
 8007d48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d50:	9b00      	ldr	r3, [sp, #0]
 8007d52:	05d8      	lsls	r0, r3, #23
 8007d54:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007d58:	d516      	bpl.n	8007d88 <_dtoa_r+0x380>
 8007d5a:	4bb2      	ldr	r3, [pc, #712]	; (8008024 <_dtoa_r+0x61c>)
 8007d5c:	ec51 0b19 	vmov	r0, r1, d9
 8007d60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d64:	f7f8 fd72 	bl	800084c <__aeabi_ddiv>
 8007d68:	f007 070f 	and.w	r7, r7, #15
 8007d6c:	4682      	mov	sl, r0
 8007d6e:	468b      	mov	fp, r1
 8007d70:	2503      	movs	r5, #3
 8007d72:	4eac      	ldr	r6, [pc, #688]	; (8008024 <_dtoa_r+0x61c>)
 8007d74:	b957      	cbnz	r7, 8007d8c <_dtoa_r+0x384>
 8007d76:	4642      	mov	r2, r8
 8007d78:	464b      	mov	r3, r9
 8007d7a:	4650      	mov	r0, sl
 8007d7c:	4659      	mov	r1, fp
 8007d7e:	f7f8 fd65 	bl	800084c <__aeabi_ddiv>
 8007d82:	4682      	mov	sl, r0
 8007d84:	468b      	mov	fp, r1
 8007d86:	e028      	b.n	8007dda <_dtoa_r+0x3d2>
 8007d88:	2502      	movs	r5, #2
 8007d8a:	e7f2      	b.n	8007d72 <_dtoa_r+0x36a>
 8007d8c:	07f9      	lsls	r1, r7, #31
 8007d8e:	d508      	bpl.n	8007da2 <_dtoa_r+0x39a>
 8007d90:	4640      	mov	r0, r8
 8007d92:	4649      	mov	r1, r9
 8007d94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d98:	f7f8 fc2e 	bl	80005f8 <__aeabi_dmul>
 8007d9c:	3501      	adds	r5, #1
 8007d9e:	4680      	mov	r8, r0
 8007da0:	4689      	mov	r9, r1
 8007da2:	107f      	asrs	r7, r7, #1
 8007da4:	3608      	adds	r6, #8
 8007da6:	e7e5      	b.n	8007d74 <_dtoa_r+0x36c>
 8007da8:	f000 809b 	beq.w	8007ee2 <_dtoa_r+0x4da>
 8007dac:	9b00      	ldr	r3, [sp, #0]
 8007dae:	4f9d      	ldr	r7, [pc, #628]	; (8008024 <_dtoa_r+0x61c>)
 8007db0:	425e      	negs	r6, r3
 8007db2:	4b9b      	ldr	r3, [pc, #620]	; (8008020 <_dtoa_r+0x618>)
 8007db4:	f006 020f 	and.w	r2, r6, #15
 8007db8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc0:	ec51 0b19 	vmov	r0, r1, d9
 8007dc4:	f7f8 fc18 	bl	80005f8 <__aeabi_dmul>
 8007dc8:	1136      	asrs	r6, r6, #4
 8007dca:	4682      	mov	sl, r0
 8007dcc:	468b      	mov	fp, r1
 8007dce:	2300      	movs	r3, #0
 8007dd0:	2502      	movs	r5, #2
 8007dd2:	2e00      	cmp	r6, #0
 8007dd4:	d17a      	bne.n	8007ecc <_dtoa_r+0x4c4>
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1d3      	bne.n	8007d82 <_dtoa_r+0x37a>
 8007dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f000 8082 	beq.w	8007ee6 <_dtoa_r+0x4de>
 8007de2:	4b91      	ldr	r3, [pc, #580]	; (8008028 <_dtoa_r+0x620>)
 8007de4:	2200      	movs	r2, #0
 8007de6:	4650      	mov	r0, sl
 8007de8:	4659      	mov	r1, fp
 8007dea:	f7f8 fe77 	bl	8000adc <__aeabi_dcmplt>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d079      	beq.n	8007ee6 <_dtoa_r+0x4de>
 8007df2:	9b03      	ldr	r3, [sp, #12]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d076      	beq.n	8007ee6 <_dtoa_r+0x4de>
 8007df8:	9b02      	ldr	r3, [sp, #8]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	dd36      	ble.n	8007e6c <_dtoa_r+0x464>
 8007dfe:	9b00      	ldr	r3, [sp, #0]
 8007e00:	4650      	mov	r0, sl
 8007e02:	4659      	mov	r1, fp
 8007e04:	1e5f      	subs	r7, r3, #1
 8007e06:	2200      	movs	r2, #0
 8007e08:	4b88      	ldr	r3, [pc, #544]	; (800802c <_dtoa_r+0x624>)
 8007e0a:	f7f8 fbf5 	bl	80005f8 <__aeabi_dmul>
 8007e0e:	9e02      	ldr	r6, [sp, #8]
 8007e10:	4682      	mov	sl, r0
 8007e12:	468b      	mov	fp, r1
 8007e14:	3501      	adds	r5, #1
 8007e16:	4628      	mov	r0, r5
 8007e18:	f7f8 fb84 	bl	8000524 <__aeabi_i2d>
 8007e1c:	4652      	mov	r2, sl
 8007e1e:	465b      	mov	r3, fp
 8007e20:	f7f8 fbea 	bl	80005f8 <__aeabi_dmul>
 8007e24:	4b82      	ldr	r3, [pc, #520]	; (8008030 <_dtoa_r+0x628>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	f7f8 fa30 	bl	800028c <__adddf3>
 8007e2c:	46d0      	mov	r8, sl
 8007e2e:	46d9      	mov	r9, fp
 8007e30:	4682      	mov	sl, r0
 8007e32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007e36:	2e00      	cmp	r6, #0
 8007e38:	d158      	bne.n	8007eec <_dtoa_r+0x4e4>
 8007e3a:	4b7e      	ldr	r3, [pc, #504]	; (8008034 <_dtoa_r+0x62c>)
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	4640      	mov	r0, r8
 8007e40:	4649      	mov	r1, r9
 8007e42:	f7f8 fa21 	bl	8000288 <__aeabi_dsub>
 8007e46:	4652      	mov	r2, sl
 8007e48:	465b      	mov	r3, fp
 8007e4a:	4680      	mov	r8, r0
 8007e4c:	4689      	mov	r9, r1
 8007e4e:	f7f8 fe63 	bl	8000b18 <__aeabi_dcmpgt>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	f040 8295 	bne.w	8008382 <_dtoa_r+0x97a>
 8007e58:	4652      	mov	r2, sl
 8007e5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 fe3b 	bl	8000adc <__aeabi_dcmplt>
 8007e66:	2800      	cmp	r0, #0
 8007e68:	f040 8289 	bne.w	800837e <_dtoa_r+0x976>
 8007e6c:	ec5b ab19 	vmov	sl, fp, d9
 8007e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f2c0 8148 	blt.w	8008108 <_dtoa_r+0x700>
 8007e78:	9a00      	ldr	r2, [sp, #0]
 8007e7a:	2a0e      	cmp	r2, #14
 8007e7c:	f300 8144 	bgt.w	8008108 <_dtoa_r+0x700>
 8007e80:	4b67      	ldr	r3, [pc, #412]	; (8008020 <_dtoa_r+0x618>)
 8007e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e86:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f280 80d5 	bge.w	800803c <_dtoa_r+0x634>
 8007e92:	9b03      	ldr	r3, [sp, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f300 80d1 	bgt.w	800803c <_dtoa_r+0x634>
 8007e9a:	f040 826f 	bne.w	800837c <_dtoa_r+0x974>
 8007e9e:	4b65      	ldr	r3, [pc, #404]	; (8008034 <_dtoa_r+0x62c>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	4649      	mov	r1, r9
 8007ea6:	f7f8 fba7 	bl	80005f8 <__aeabi_dmul>
 8007eaa:	4652      	mov	r2, sl
 8007eac:	465b      	mov	r3, fp
 8007eae:	f7f8 fe29 	bl	8000b04 <__aeabi_dcmpge>
 8007eb2:	9e03      	ldr	r6, [sp, #12]
 8007eb4:	4637      	mov	r7, r6
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f040 8245 	bne.w	8008346 <_dtoa_r+0x93e>
 8007ebc:	9d01      	ldr	r5, [sp, #4]
 8007ebe:	2331      	movs	r3, #49	; 0x31
 8007ec0:	f805 3b01 	strb.w	r3, [r5], #1
 8007ec4:	9b00      	ldr	r3, [sp, #0]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	e240      	b.n	800834e <_dtoa_r+0x946>
 8007ecc:	07f2      	lsls	r2, r6, #31
 8007ece:	d505      	bpl.n	8007edc <_dtoa_r+0x4d4>
 8007ed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ed4:	f7f8 fb90 	bl	80005f8 <__aeabi_dmul>
 8007ed8:	3501      	adds	r5, #1
 8007eda:	2301      	movs	r3, #1
 8007edc:	1076      	asrs	r6, r6, #1
 8007ede:	3708      	adds	r7, #8
 8007ee0:	e777      	b.n	8007dd2 <_dtoa_r+0x3ca>
 8007ee2:	2502      	movs	r5, #2
 8007ee4:	e779      	b.n	8007dda <_dtoa_r+0x3d2>
 8007ee6:	9f00      	ldr	r7, [sp, #0]
 8007ee8:	9e03      	ldr	r6, [sp, #12]
 8007eea:	e794      	b.n	8007e16 <_dtoa_r+0x40e>
 8007eec:	9901      	ldr	r1, [sp, #4]
 8007eee:	4b4c      	ldr	r3, [pc, #304]	; (8008020 <_dtoa_r+0x618>)
 8007ef0:	4431      	add	r1, r6
 8007ef2:	910d      	str	r1, [sp, #52]	; 0x34
 8007ef4:	9908      	ldr	r1, [sp, #32]
 8007ef6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007efa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007efe:	2900      	cmp	r1, #0
 8007f00:	d043      	beq.n	8007f8a <_dtoa_r+0x582>
 8007f02:	494d      	ldr	r1, [pc, #308]	; (8008038 <_dtoa_r+0x630>)
 8007f04:	2000      	movs	r0, #0
 8007f06:	f7f8 fca1 	bl	800084c <__aeabi_ddiv>
 8007f0a:	4652      	mov	r2, sl
 8007f0c:	465b      	mov	r3, fp
 8007f0e:	f7f8 f9bb 	bl	8000288 <__aeabi_dsub>
 8007f12:	9d01      	ldr	r5, [sp, #4]
 8007f14:	4682      	mov	sl, r0
 8007f16:	468b      	mov	fp, r1
 8007f18:	4649      	mov	r1, r9
 8007f1a:	4640      	mov	r0, r8
 8007f1c:	f7f8 fe1c 	bl	8000b58 <__aeabi_d2iz>
 8007f20:	4606      	mov	r6, r0
 8007f22:	f7f8 faff 	bl	8000524 <__aeabi_i2d>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	4640      	mov	r0, r8
 8007f2c:	4649      	mov	r1, r9
 8007f2e:	f7f8 f9ab 	bl	8000288 <__aeabi_dsub>
 8007f32:	3630      	adds	r6, #48	; 0x30
 8007f34:	f805 6b01 	strb.w	r6, [r5], #1
 8007f38:	4652      	mov	r2, sl
 8007f3a:	465b      	mov	r3, fp
 8007f3c:	4680      	mov	r8, r0
 8007f3e:	4689      	mov	r9, r1
 8007f40:	f7f8 fdcc 	bl	8000adc <__aeabi_dcmplt>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d163      	bne.n	8008010 <_dtoa_r+0x608>
 8007f48:	4642      	mov	r2, r8
 8007f4a:	464b      	mov	r3, r9
 8007f4c:	4936      	ldr	r1, [pc, #216]	; (8008028 <_dtoa_r+0x620>)
 8007f4e:	2000      	movs	r0, #0
 8007f50:	f7f8 f99a 	bl	8000288 <__aeabi_dsub>
 8007f54:	4652      	mov	r2, sl
 8007f56:	465b      	mov	r3, fp
 8007f58:	f7f8 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	f040 80b5 	bne.w	80080cc <_dtoa_r+0x6c4>
 8007f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f64:	429d      	cmp	r5, r3
 8007f66:	d081      	beq.n	8007e6c <_dtoa_r+0x464>
 8007f68:	4b30      	ldr	r3, [pc, #192]	; (800802c <_dtoa_r+0x624>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4650      	mov	r0, sl
 8007f6e:	4659      	mov	r1, fp
 8007f70:	f7f8 fb42 	bl	80005f8 <__aeabi_dmul>
 8007f74:	4b2d      	ldr	r3, [pc, #180]	; (800802c <_dtoa_r+0x624>)
 8007f76:	4682      	mov	sl, r0
 8007f78:	468b      	mov	fp, r1
 8007f7a:	4640      	mov	r0, r8
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f7f8 fb3a 	bl	80005f8 <__aeabi_dmul>
 8007f84:	4680      	mov	r8, r0
 8007f86:	4689      	mov	r9, r1
 8007f88:	e7c6      	b.n	8007f18 <_dtoa_r+0x510>
 8007f8a:	4650      	mov	r0, sl
 8007f8c:	4659      	mov	r1, fp
 8007f8e:	f7f8 fb33 	bl	80005f8 <__aeabi_dmul>
 8007f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f94:	9d01      	ldr	r5, [sp, #4]
 8007f96:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f98:	4682      	mov	sl, r0
 8007f9a:	468b      	mov	fp, r1
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	f7f8 fdda 	bl	8000b58 <__aeabi_d2iz>
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	f7f8 fabd 	bl	8000524 <__aeabi_i2d>
 8007faa:	3630      	adds	r6, #48	; 0x30
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4640      	mov	r0, r8
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	f7f8 f968 	bl	8000288 <__aeabi_dsub>
 8007fb8:	f805 6b01 	strb.w	r6, [r5], #1
 8007fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fbe:	429d      	cmp	r5, r3
 8007fc0:	4680      	mov	r8, r0
 8007fc2:	4689      	mov	r9, r1
 8007fc4:	f04f 0200 	mov.w	r2, #0
 8007fc8:	d124      	bne.n	8008014 <_dtoa_r+0x60c>
 8007fca:	4b1b      	ldr	r3, [pc, #108]	; (8008038 <_dtoa_r+0x630>)
 8007fcc:	4650      	mov	r0, sl
 8007fce:	4659      	mov	r1, fp
 8007fd0:	f7f8 f95c 	bl	800028c <__adddf3>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	4640      	mov	r0, r8
 8007fda:	4649      	mov	r1, r9
 8007fdc:	f7f8 fd9c 	bl	8000b18 <__aeabi_dcmpgt>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d173      	bne.n	80080cc <_dtoa_r+0x6c4>
 8007fe4:	4652      	mov	r2, sl
 8007fe6:	465b      	mov	r3, fp
 8007fe8:	4913      	ldr	r1, [pc, #76]	; (8008038 <_dtoa_r+0x630>)
 8007fea:	2000      	movs	r0, #0
 8007fec:	f7f8 f94c 	bl	8000288 <__aeabi_dsub>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	4640      	mov	r0, r8
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	f7f8 fd70 	bl	8000adc <__aeabi_dcmplt>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	f43f af35 	beq.w	8007e6c <_dtoa_r+0x464>
 8008002:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008004:	1e6b      	subs	r3, r5, #1
 8008006:	930f      	str	r3, [sp, #60]	; 0x3c
 8008008:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800800c:	2b30      	cmp	r3, #48	; 0x30
 800800e:	d0f8      	beq.n	8008002 <_dtoa_r+0x5fa>
 8008010:	9700      	str	r7, [sp, #0]
 8008012:	e049      	b.n	80080a8 <_dtoa_r+0x6a0>
 8008014:	4b05      	ldr	r3, [pc, #20]	; (800802c <_dtoa_r+0x624>)
 8008016:	f7f8 faef 	bl	80005f8 <__aeabi_dmul>
 800801a:	4680      	mov	r8, r0
 800801c:	4689      	mov	r9, r1
 800801e:	e7bd      	b.n	8007f9c <_dtoa_r+0x594>
 8008020:	0800aad8 	.word	0x0800aad8
 8008024:	0800aab0 	.word	0x0800aab0
 8008028:	3ff00000 	.word	0x3ff00000
 800802c:	40240000 	.word	0x40240000
 8008030:	401c0000 	.word	0x401c0000
 8008034:	40140000 	.word	0x40140000
 8008038:	3fe00000 	.word	0x3fe00000
 800803c:	9d01      	ldr	r5, [sp, #4]
 800803e:	4656      	mov	r6, sl
 8008040:	465f      	mov	r7, fp
 8008042:	4642      	mov	r2, r8
 8008044:	464b      	mov	r3, r9
 8008046:	4630      	mov	r0, r6
 8008048:	4639      	mov	r1, r7
 800804a:	f7f8 fbff 	bl	800084c <__aeabi_ddiv>
 800804e:	f7f8 fd83 	bl	8000b58 <__aeabi_d2iz>
 8008052:	4682      	mov	sl, r0
 8008054:	f7f8 fa66 	bl	8000524 <__aeabi_i2d>
 8008058:	4642      	mov	r2, r8
 800805a:	464b      	mov	r3, r9
 800805c:	f7f8 facc 	bl	80005f8 <__aeabi_dmul>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4630      	mov	r0, r6
 8008066:	4639      	mov	r1, r7
 8008068:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800806c:	f7f8 f90c 	bl	8000288 <__aeabi_dsub>
 8008070:	f805 6b01 	strb.w	r6, [r5], #1
 8008074:	9e01      	ldr	r6, [sp, #4]
 8008076:	9f03      	ldr	r7, [sp, #12]
 8008078:	1bae      	subs	r6, r5, r6
 800807a:	42b7      	cmp	r7, r6
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	d135      	bne.n	80080ee <_dtoa_r+0x6e6>
 8008082:	f7f8 f903 	bl	800028c <__adddf3>
 8008086:	4642      	mov	r2, r8
 8008088:	464b      	mov	r3, r9
 800808a:	4606      	mov	r6, r0
 800808c:	460f      	mov	r7, r1
 800808e:	f7f8 fd43 	bl	8000b18 <__aeabi_dcmpgt>
 8008092:	b9d0      	cbnz	r0, 80080ca <_dtoa_r+0x6c2>
 8008094:	4642      	mov	r2, r8
 8008096:	464b      	mov	r3, r9
 8008098:	4630      	mov	r0, r6
 800809a:	4639      	mov	r1, r7
 800809c:	f7f8 fd14 	bl	8000ac8 <__aeabi_dcmpeq>
 80080a0:	b110      	cbz	r0, 80080a8 <_dtoa_r+0x6a0>
 80080a2:	f01a 0f01 	tst.w	sl, #1
 80080a6:	d110      	bne.n	80080ca <_dtoa_r+0x6c2>
 80080a8:	4620      	mov	r0, r4
 80080aa:	ee18 1a10 	vmov	r1, s16
 80080ae:	f000 fe75 	bl	8008d9c <_Bfree>
 80080b2:	2300      	movs	r3, #0
 80080b4:	9800      	ldr	r0, [sp, #0]
 80080b6:	702b      	strb	r3, [r5, #0]
 80080b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080ba:	3001      	adds	r0, #1
 80080bc:	6018      	str	r0, [r3, #0]
 80080be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f43f acf1 	beq.w	8007aa8 <_dtoa_r+0xa0>
 80080c6:	601d      	str	r5, [r3, #0]
 80080c8:	e4ee      	b.n	8007aa8 <_dtoa_r+0xa0>
 80080ca:	9f00      	ldr	r7, [sp, #0]
 80080cc:	462b      	mov	r3, r5
 80080ce:	461d      	mov	r5, r3
 80080d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080d4:	2a39      	cmp	r2, #57	; 0x39
 80080d6:	d106      	bne.n	80080e6 <_dtoa_r+0x6de>
 80080d8:	9a01      	ldr	r2, [sp, #4]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d1f7      	bne.n	80080ce <_dtoa_r+0x6c6>
 80080de:	9901      	ldr	r1, [sp, #4]
 80080e0:	2230      	movs	r2, #48	; 0x30
 80080e2:	3701      	adds	r7, #1
 80080e4:	700a      	strb	r2, [r1, #0]
 80080e6:	781a      	ldrb	r2, [r3, #0]
 80080e8:	3201      	adds	r2, #1
 80080ea:	701a      	strb	r2, [r3, #0]
 80080ec:	e790      	b.n	8008010 <_dtoa_r+0x608>
 80080ee:	4ba6      	ldr	r3, [pc, #664]	; (8008388 <_dtoa_r+0x980>)
 80080f0:	2200      	movs	r2, #0
 80080f2:	f7f8 fa81 	bl	80005f8 <__aeabi_dmul>
 80080f6:	2200      	movs	r2, #0
 80080f8:	2300      	movs	r3, #0
 80080fa:	4606      	mov	r6, r0
 80080fc:	460f      	mov	r7, r1
 80080fe:	f7f8 fce3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008102:	2800      	cmp	r0, #0
 8008104:	d09d      	beq.n	8008042 <_dtoa_r+0x63a>
 8008106:	e7cf      	b.n	80080a8 <_dtoa_r+0x6a0>
 8008108:	9a08      	ldr	r2, [sp, #32]
 800810a:	2a00      	cmp	r2, #0
 800810c:	f000 80d7 	beq.w	80082be <_dtoa_r+0x8b6>
 8008110:	9a06      	ldr	r2, [sp, #24]
 8008112:	2a01      	cmp	r2, #1
 8008114:	f300 80ba 	bgt.w	800828c <_dtoa_r+0x884>
 8008118:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800811a:	2a00      	cmp	r2, #0
 800811c:	f000 80b2 	beq.w	8008284 <_dtoa_r+0x87c>
 8008120:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008124:	9e07      	ldr	r6, [sp, #28]
 8008126:	9d04      	ldr	r5, [sp, #16]
 8008128:	9a04      	ldr	r2, [sp, #16]
 800812a:	441a      	add	r2, r3
 800812c:	9204      	str	r2, [sp, #16]
 800812e:	9a05      	ldr	r2, [sp, #20]
 8008130:	2101      	movs	r1, #1
 8008132:	441a      	add	r2, r3
 8008134:	4620      	mov	r0, r4
 8008136:	9205      	str	r2, [sp, #20]
 8008138:	f000 ff32 	bl	8008fa0 <__i2b>
 800813c:	4607      	mov	r7, r0
 800813e:	2d00      	cmp	r5, #0
 8008140:	dd0c      	ble.n	800815c <_dtoa_r+0x754>
 8008142:	9b05      	ldr	r3, [sp, #20]
 8008144:	2b00      	cmp	r3, #0
 8008146:	dd09      	ble.n	800815c <_dtoa_r+0x754>
 8008148:	42ab      	cmp	r3, r5
 800814a:	9a04      	ldr	r2, [sp, #16]
 800814c:	bfa8      	it	ge
 800814e:	462b      	movge	r3, r5
 8008150:	1ad2      	subs	r2, r2, r3
 8008152:	9204      	str	r2, [sp, #16]
 8008154:	9a05      	ldr	r2, [sp, #20]
 8008156:	1aed      	subs	r5, r5, r3
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	9305      	str	r3, [sp, #20]
 800815c:	9b07      	ldr	r3, [sp, #28]
 800815e:	b31b      	cbz	r3, 80081a8 <_dtoa_r+0x7a0>
 8008160:	9b08      	ldr	r3, [sp, #32]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80af 	beq.w	80082c6 <_dtoa_r+0x8be>
 8008168:	2e00      	cmp	r6, #0
 800816a:	dd13      	ble.n	8008194 <_dtoa_r+0x78c>
 800816c:	4639      	mov	r1, r7
 800816e:	4632      	mov	r2, r6
 8008170:	4620      	mov	r0, r4
 8008172:	f000 ffd5 	bl	8009120 <__pow5mult>
 8008176:	ee18 2a10 	vmov	r2, s16
 800817a:	4601      	mov	r1, r0
 800817c:	4607      	mov	r7, r0
 800817e:	4620      	mov	r0, r4
 8008180:	f000 ff24 	bl	8008fcc <__multiply>
 8008184:	ee18 1a10 	vmov	r1, s16
 8008188:	4680      	mov	r8, r0
 800818a:	4620      	mov	r0, r4
 800818c:	f000 fe06 	bl	8008d9c <_Bfree>
 8008190:	ee08 8a10 	vmov	s16, r8
 8008194:	9b07      	ldr	r3, [sp, #28]
 8008196:	1b9a      	subs	r2, r3, r6
 8008198:	d006      	beq.n	80081a8 <_dtoa_r+0x7a0>
 800819a:	ee18 1a10 	vmov	r1, s16
 800819e:	4620      	mov	r0, r4
 80081a0:	f000 ffbe 	bl	8009120 <__pow5mult>
 80081a4:	ee08 0a10 	vmov	s16, r0
 80081a8:	2101      	movs	r1, #1
 80081aa:	4620      	mov	r0, r4
 80081ac:	f000 fef8 	bl	8008fa0 <__i2b>
 80081b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	4606      	mov	r6, r0
 80081b6:	f340 8088 	ble.w	80082ca <_dtoa_r+0x8c2>
 80081ba:	461a      	mov	r2, r3
 80081bc:	4601      	mov	r1, r0
 80081be:	4620      	mov	r0, r4
 80081c0:	f000 ffae 	bl	8009120 <__pow5mult>
 80081c4:	9b06      	ldr	r3, [sp, #24]
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	4606      	mov	r6, r0
 80081ca:	f340 8081 	ble.w	80082d0 <_dtoa_r+0x8c8>
 80081ce:	f04f 0800 	mov.w	r8, #0
 80081d2:	6933      	ldr	r3, [r6, #16]
 80081d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80081d8:	6918      	ldr	r0, [r3, #16]
 80081da:	f000 fe91 	bl	8008f00 <__hi0bits>
 80081de:	f1c0 0020 	rsb	r0, r0, #32
 80081e2:	9b05      	ldr	r3, [sp, #20]
 80081e4:	4418      	add	r0, r3
 80081e6:	f010 001f 	ands.w	r0, r0, #31
 80081ea:	f000 8092 	beq.w	8008312 <_dtoa_r+0x90a>
 80081ee:	f1c0 0320 	rsb	r3, r0, #32
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	f340 808a 	ble.w	800830c <_dtoa_r+0x904>
 80081f8:	f1c0 001c 	rsb	r0, r0, #28
 80081fc:	9b04      	ldr	r3, [sp, #16]
 80081fe:	4403      	add	r3, r0
 8008200:	9304      	str	r3, [sp, #16]
 8008202:	9b05      	ldr	r3, [sp, #20]
 8008204:	4403      	add	r3, r0
 8008206:	4405      	add	r5, r0
 8008208:	9305      	str	r3, [sp, #20]
 800820a:	9b04      	ldr	r3, [sp, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	dd07      	ble.n	8008220 <_dtoa_r+0x818>
 8008210:	ee18 1a10 	vmov	r1, s16
 8008214:	461a      	mov	r2, r3
 8008216:	4620      	mov	r0, r4
 8008218:	f000 ffdc 	bl	80091d4 <__lshift>
 800821c:	ee08 0a10 	vmov	s16, r0
 8008220:	9b05      	ldr	r3, [sp, #20]
 8008222:	2b00      	cmp	r3, #0
 8008224:	dd05      	ble.n	8008232 <_dtoa_r+0x82a>
 8008226:	4631      	mov	r1, r6
 8008228:	461a      	mov	r2, r3
 800822a:	4620      	mov	r0, r4
 800822c:	f000 ffd2 	bl	80091d4 <__lshift>
 8008230:	4606      	mov	r6, r0
 8008232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008234:	2b00      	cmp	r3, #0
 8008236:	d06e      	beq.n	8008316 <_dtoa_r+0x90e>
 8008238:	ee18 0a10 	vmov	r0, s16
 800823c:	4631      	mov	r1, r6
 800823e:	f001 f839 	bl	80092b4 <__mcmp>
 8008242:	2800      	cmp	r0, #0
 8008244:	da67      	bge.n	8008316 <_dtoa_r+0x90e>
 8008246:	9b00      	ldr	r3, [sp, #0]
 8008248:	3b01      	subs	r3, #1
 800824a:	ee18 1a10 	vmov	r1, s16
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	220a      	movs	r2, #10
 8008252:	2300      	movs	r3, #0
 8008254:	4620      	mov	r0, r4
 8008256:	f000 fdc3 	bl	8008de0 <__multadd>
 800825a:	9b08      	ldr	r3, [sp, #32]
 800825c:	ee08 0a10 	vmov	s16, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	f000 81b1 	beq.w	80085c8 <_dtoa_r+0xbc0>
 8008266:	2300      	movs	r3, #0
 8008268:	4639      	mov	r1, r7
 800826a:	220a      	movs	r2, #10
 800826c:	4620      	mov	r0, r4
 800826e:	f000 fdb7 	bl	8008de0 <__multadd>
 8008272:	9b02      	ldr	r3, [sp, #8]
 8008274:	2b00      	cmp	r3, #0
 8008276:	4607      	mov	r7, r0
 8008278:	f300 808e 	bgt.w	8008398 <_dtoa_r+0x990>
 800827c:	9b06      	ldr	r3, [sp, #24]
 800827e:	2b02      	cmp	r3, #2
 8008280:	dc51      	bgt.n	8008326 <_dtoa_r+0x91e>
 8008282:	e089      	b.n	8008398 <_dtoa_r+0x990>
 8008284:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008286:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800828a:	e74b      	b.n	8008124 <_dtoa_r+0x71c>
 800828c:	9b03      	ldr	r3, [sp, #12]
 800828e:	1e5e      	subs	r6, r3, #1
 8008290:	9b07      	ldr	r3, [sp, #28]
 8008292:	42b3      	cmp	r3, r6
 8008294:	bfbf      	itttt	lt
 8008296:	9b07      	ldrlt	r3, [sp, #28]
 8008298:	9607      	strlt	r6, [sp, #28]
 800829a:	1af2      	sublt	r2, r6, r3
 800829c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800829e:	bfb6      	itet	lt
 80082a0:	189b      	addlt	r3, r3, r2
 80082a2:	1b9e      	subge	r6, r3, r6
 80082a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80082a6:	9b03      	ldr	r3, [sp, #12]
 80082a8:	bfb8      	it	lt
 80082aa:	2600      	movlt	r6, #0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	bfb7      	itett	lt
 80082b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80082b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80082b8:	1a9d      	sublt	r5, r3, r2
 80082ba:	2300      	movlt	r3, #0
 80082bc:	e734      	b.n	8008128 <_dtoa_r+0x720>
 80082be:	9e07      	ldr	r6, [sp, #28]
 80082c0:	9d04      	ldr	r5, [sp, #16]
 80082c2:	9f08      	ldr	r7, [sp, #32]
 80082c4:	e73b      	b.n	800813e <_dtoa_r+0x736>
 80082c6:	9a07      	ldr	r2, [sp, #28]
 80082c8:	e767      	b.n	800819a <_dtoa_r+0x792>
 80082ca:	9b06      	ldr	r3, [sp, #24]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	dc18      	bgt.n	8008302 <_dtoa_r+0x8fa>
 80082d0:	f1ba 0f00 	cmp.w	sl, #0
 80082d4:	d115      	bne.n	8008302 <_dtoa_r+0x8fa>
 80082d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082da:	b993      	cbnz	r3, 8008302 <_dtoa_r+0x8fa>
 80082dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80082e0:	0d1b      	lsrs	r3, r3, #20
 80082e2:	051b      	lsls	r3, r3, #20
 80082e4:	b183      	cbz	r3, 8008308 <_dtoa_r+0x900>
 80082e6:	9b04      	ldr	r3, [sp, #16]
 80082e8:	3301      	adds	r3, #1
 80082ea:	9304      	str	r3, [sp, #16]
 80082ec:	9b05      	ldr	r3, [sp, #20]
 80082ee:	3301      	adds	r3, #1
 80082f0:	9305      	str	r3, [sp, #20]
 80082f2:	f04f 0801 	mov.w	r8, #1
 80082f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f47f af6a 	bne.w	80081d2 <_dtoa_r+0x7ca>
 80082fe:	2001      	movs	r0, #1
 8008300:	e76f      	b.n	80081e2 <_dtoa_r+0x7da>
 8008302:	f04f 0800 	mov.w	r8, #0
 8008306:	e7f6      	b.n	80082f6 <_dtoa_r+0x8ee>
 8008308:	4698      	mov	r8, r3
 800830a:	e7f4      	b.n	80082f6 <_dtoa_r+0x8ee>
 800830c:	f43f af7d 	beq.w	800820a <_dtoa_r+0x802>
 8008310:	4618      	mov	r0, r3
 8008312:	301c      	adds	r0, #28
 8008314:	e772      	b.n	80081fc <_dtoa_r+0x7f4>
 8008316:	9b03      	ldr	r3, [sp, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	dc37      	bgt.n	800838c <_dtoa_r+0x984>
 800831c:	9b06      	ldr	r3, [sp, #24]
 800831e:	2b02      	cmp	r3, #2
 8008320:	dd34      	ble.n	800838c <_dtoa_r+0x984>
 8008322:	9b03      	ldr	r3, [sp, #12]
 8008324:	9302      	str	r3, [sp, #8]
 8008326:	9b02      	ldr	r3, [sp, #8]
 8008328:	b96b      	cbnz	r3, 8008346 <_dtoa_r+0x93e>
 800832a:	4631      	mov	r1, r6
 800832c:	2205      	movs	r2, #5
 800832e:	4620      	mov	r0, r4
 8008330:	f000 fd56 	bl	8008de0 <__multadd>
 8008334:	4601      	mov	r1, r0
 8008336:	4606      	mov	r6, r0
 8008338:	ee18 0a10 	vmov	r0, s16
 800833c:	f000 ffba 	bl	80092b4 <__mcmp>
 8008340:	2800      	cmp	r0, #0
 8008342:	f73f adbb 	bgt.w	8007ebc <_dtoa_r+0x4b4>
 8008346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008348:	9d01      	ldr	r5, [sp, #4]
 800834a:	43db      	mvns	r3, r3
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	f04f 0800 	mov.w	r8, #0
 8008352:	4631      	mov	r1, r6
 8008354:	4620      	mov	r0, r4
 8008356:	f000 fd21 	bl	8008d9c <_Bfree>
 800835a:	2f00      	cmp	r7, #0
 800835c:	f43f aea4 	beq.w	80080a8 <_dtoa_r+0x6a0>
 8008360:	f1b8 0f00 	cmp.w	r8, #0
 8008364:	d005      	beq.n	8008372 <_dtoa_r+0x96a>
 8008366:	45b8      	cmp	r8, r7
 8008368:	d003      	beq.n	8008372 <_dtoa_r+0x96a>
 800836a:	4641      	mov	r1, r8
 800836c:	4620      	mov	r0, r4
 800836e:	f000 fd15 	bl	8008d9c <_Bfree>
 8008372:	4639      	mov	r1, r7
 8008374:	4620      	mov	r0, r4
 8008376:	f000 fd11 	bl	8008d9c <_Bfree>
 800837a:	e695      	b.n	80080a8 <_dtoa_r+0x6a0>
 800837c:	2600      	movs	r6, #0
 800837e:	4637      	mov	r7, r6
 8008380:	e7e1      	b.n	8008346 <_dtoa_r+0x93e>
 8008382:	9700      	str	r7, [sp, #0]
 8008384:	4637      	mov	r7, r6
 8008386:	e599      	b.n	8007ebc <_dtoa_r+0x4b4>
 8008388:	40240000 	.word	0x40240000
 800838c:	9b08      	ldr	r3, [sp, #32]
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 80ca 	beq.w	8008528 <_dtoa_r+0xb20>
 8008394:	9b03      	ldr	r3, [sp, #12]
 8008396:	9302      	str	r3, [sp, #8]
 8008398:	2d00      	cmp	r5, #0
 800839a:	dd05      	ble.n	80083a8 <_dtoa_r+0x9a0>
 800839c:	4639      	mov	r1, r7
 800839e:	462a      	mov	r2, r5
 80083a0:	4620      	mov	r0, r4
 80083a2:	f000 ff17 	bl	80091d4 <__lshift>
 80083a6:	4607      	mov	r7, r0
 80083a8:	f1b8 0f00 	cmp.w	r8, #0
 80083ac:	d05b      	beq.n	8008466 <_dtoa_r+0xa5e>
 80083ae:	6879      	ldr	r1, [r7, #4]
 80083b0:	4620      	mov	r0, r4
 80083b2:	f000 fcb3 	bl	8008d1c <_Balloc>
 80083b6:	4605      	mov	r5, r0
 80083b8:	b928      	cbnz	r0, 80083c6 <_dtoa_r+0x9be>
 80083ba:	4b87      	ldr	r3, [pc, #540]	; (80085d8 <_dtoa_r+0xbd0>)
 80083bc:	4602      	mov	r2, r0
 80083be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80083c2:	f7ff bb3b 	b.w	8007a3c <_dtoa_r+0x34>
 80083c6:	693a      	ldr	r2, [r7, #16]
 80083c8:	3202      	adds	r2, #2
 80083ca:	0092      	lsls	r2, r2, #2
 80083cc:	f107 010c 	add.w	r1, r7, #12
 80083d0:	300c      	adds	r0, #12
 80083d2:	f000 fc95 	bl	8008d00 <memcpy>
 80083d6:	2201      	movs	r2, #1
 80083d8:	4629      	mov	r1, r5
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 fefa 	bl	80091d4 <__lshift>
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	f103 0901 	add.w	r9, r3, #1
 80083e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80083ea:	4413      	add	r3, r2
 80083ec:	9305      	str	r3, [sp, #20]
 80083ee:	f00a 0301 	and.w	r3, sl, #1
 80083f2:	46b8      	mov	r8, r7
 80083f4:	9304      	str	r3, [sp, #16]
 80083f6:	4607      	mov	r7, r0
 80083f8:	4631      	mov	r1, r6
 80083fa:	ee18 0a10 	vmov	r0, s16
 80083fe:	f7ff fa77 	bl	80078f0 <quorem>
 8008402:	4641      	mov	r1, r8
 8008404:	9002      	str	r0, [sp, #8]
 8008406:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800840a:	ee18 0a10 	vmov	r0, s16
 800840e:	f000 ff51 	bl	80092b4 <__mcmp>
 8008412:	463a      	mov	r2, r7
 8008414:	9003      	str	r0, [sp, #12]
 8008416:	4631      	mov	r1, r6
 8008418:	4620      	mov	r0, r4
 800841a:	f000 ff67 	bl	80092ec <__mdiff>
 800841e:	68c2      	ldr	r2, [r0, #12]
 8008420:	f109 3bff 	add.w	fp, r9, #4294967295
 8008424:	4605      	mov	r5, r0
 8008426:	bb02      	cbnz	r2, 800846a <_dtoa_r+0xa62>
 8008428:	4601      	mov	r1, r0
 800842a:	ee18 0a10 	vmov	r0, s16
 800842e:	f000 ff41 	bl	80092b4 <__mcmp>
 8008432:	4602      	mov	r2, r0
 8008434:	4629      	mov	r1, r5
 8008436:	4620      	mov	r0, r4
 8008438:	9207      	str	r2, [sp, #28]
 800843a:	f000 fcaf 	bl	8008d9c <_Bfree>
 800843e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008442:	ea43 0102 	orr.w	r1, r3, r2
 8008446:	9b04      	ldr	r3, [sp, #16]
 8008448:	430b      	orrs	r3, r1
 800844a:	464d      	mov	r5, r9
 800844c:	d10f      	bne.n	800846e <_dtoa_r+0xa66>
 800844e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008452:	d02a      	beq.n	80084aa <_dtoa_r+0xaa2>
 8008454:	9b03      	ldr	r3, [sp, #12]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dd02      	ble.n	8008460 <_dtoa_r+0xa58>
 800845a:	9b02      	ldr	r3, [sp, #8]
 800845c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008460:	f88b a000 	strb.w	sl, [fp]
 8008464:	e775      	b.n	8008352 <_dtoa_r+0x94a>
 8008466:	4638      	mov	r0, r7
 8008468:	e7ba      	b.n	80083e0 <_dtoa_r+0x9d8>
 800846a:	2201      	movs	r2, #1
 800846c:	e7e2      	b.n	8008434 <_dtoa_r+0xa2c>
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	db04      	blt.n	800847e <_dtoa_r+0xa76>
 8008474:	9906      	ldr	r1, [sp, #24]
 8008476:	430b      	orrs	r3, r1
 8008478:	9904      	ldr	r1, [sp, #16]
 800847a:	430b      	orrs	r3, r1
 800847c:	d122      	bne.n	80084c4 <_dtoa_r+0xabc>
 800847e:	2a00      	cmp	r2, #0
 8008480:	ddee      	ble.n	8008460 <_dtoa_r+0xa58>
 8008482:	ee18 1a10 	vmov	r1, s16
 8008486:	2201      	movs	r2, #1
 8008488:	4620      	mov	r0, r4
 800848a:	f000 fea3 	bl	80091d4 <__lshift>
 800848e:	4631      	mov	r1, r6
 8008490:	ee08 0a10 	vmov	s16, r0
 8008494:	f000 ff0e 	bl	80092b4 <__mcmp>
 8008498:	2800      	cmp	r0, #0
 800849a:	dc03      	bgt.n	80084a4 <_dtoa_r+0xa9c>
 800849c:	d1e0      	bne.n	8008460 <_dtoa_r+0xa58>
 800849e:	f01a 0f01 	tst.w	sl, #1
 80084a2:	d0dd      	beq.n	8008460 <_dtoa_r+0xa58>
 80084a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084a8:	d1d7      	bne.n	800845a <_dtoa_r+0xa52>
 80084aa:	2339      	movs	r3, #57	; 0x39
 80084ac:	f88b 3000 	strb.w	r3, [fp]
 80084b0:	462b      	mov	r3, r5
 80084b2:	461d      	mov	r5, r3
 80084b4:	3b01      	subs	r3, #1
 80084b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80084ba:	2a39      	cmp	r2, #57	; 0x39
 80084bc:	d071      	beq.n	80085a2 <_dtoa_r+0xb9a>
 80084be:	3201      	adds	r2, #1
 80084c0:	701a      	strb	r2, [r3, #0]
 80084c2:	e746      	b.n	8008352 <_dtoa_r+0x94a>
 80084c4:	2a00      	cmp	r2, #0
 80084c6:	dd07      	ble.n	80084d8 <_dtoa_r+0xad0>
 80084c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084cc:	d0ed      	beq.n	80084aa <_dtoa_r+0xaa2>
 80084ce:	f10a 0301 	add.w	r3, sl, #1
 80084d2:	f88b 3000 	strb.w	r3, [fp]
 80084d6:	e73c      	b.n	8008352 <_dtoa_r+0x94a>
 80084d8:	9b05      	ldr	r3, [sp, #20]
 80084da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80084de:	4599      	cmp	r9, r3
 80084e0:	d047      	beq.n	8008572 <_dtoa_r+0xb6a>
 80084e2:	ee18 1a10 	vmov	r1, s16
 80084e6:	2300      	movs	r3, #0
 80084e8:	220a      	movs	r2, #10
 80084ea:	4620      	mov	r0, r4
 80084ec:	f000 fc78 	bl	8008de0 <__multadd>
 80084f0:	45b8      	cmp	r8, r7
 80084f2:	ee08 0a10 	vmov	s16, r0
 80084f6:	f04f 0300 	mov.w	r3, #0
 80084fa:	f04f 020a 	mov.w	r2, #10
 80084fe:	4641      	mov	r1, r8
 8008500:	4620      	mov	r0, r4
 8008502:	d106      	bne.n	8008512 <_dtoa_r+0xb0a>
 8008504:	f000 fc6c 	bl	8008de0 <__multadd>
 8008508:	4680      	mov	r8, r0
 800850a:	4607      	mov	r7, r0
 800850c:	f109 0901 	add.w	r9, r9, #1
 8008510:	e772      	b.n	80083f8 <_dtoa_r+0x9f0>
 8008512:	f000 fc65 	bl	8008de0 <__multadd>
 8008516:	4639      	mov	r1, r7
 8008518:	4680      	mov	r8, r0
 800851a:	2300      	movs	r3, #0
 800851c:	220a      	movs	r2, #10
 800851e:	4620      	mov	r0, r4
 8008520:	f000 fc5e 	bl	8008de0 <__multadd>
 8008524:	4607      	mov	r7, r0
 8008526:	e7f1      	b.n	800850c <_dtoa_r+0xb04>
 8008528:	9b03      	ldr	r3, [sp, #12]
 800852a:	9302      	str	r3, [sp, #8]
 800852c:	9d01      	ldr	r5, [sp, #4]
 800852e:	ee18 0a10 	vmov	r0, s16
 8008532:	4631      	mov	r1, r6
 8008534:	f7ff f9dc 	bl	80078f0 <quorem>
 8008538:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	f805 ab01 	strb.w	sl, [r5], #1
 8008542:	1aea      	subs	r2, r5, r3
 8008544:	9b02      	ldr	r3, [sp, #8]
 8008546:	4293      	cmp	r3, r2
 8008548:	dd09      	ble.n	800855e <_dtoa_r+0xb56>
 800854a:	ee18 1a10 	vmov	r1, s16
 800854e:	2300      	movs	r3, #0
 8008550:	220a      	movs	r2, #10
 8008552:	4620      	mov	r0, r4
 8008554:	f000 fc44 	bl	8008de0 <__multadd>
 8008558:	ee08 0a10 	vmov	s16, r0
 800855c:	e7e7      	b.n	800852e <_dtoa_r+0xb26>
 800855e:	9b02      	ldr	r3, [sp, #8]
 8008560:	2b00      	cmp	r3, #0
 8008562:	bfc8      	it	gt
 8008564:	461d      	movgt	r5, r3
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	bfd8      	it	le
 800856a:	2501      	movle	r5, #1
 800856c:	441d      	add	r5, r3
 800856e:	f04f 0800 	mov.w	r8, #0
 8008572:	ee18 1a10 	vmov	r1, s16
 8008576:	2201      	movs	r2, #1
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fe2b 	bl	80091d4 <__lshift>
 800857e:	4631      	mov	r1, r6
 8008580:	ee08 0a10 	vmov	s16, r0
 8008584:	f000 fe96 	bl	80092b4 <__mcmp>
 8008588:	2800      	cmp	r0, #0
 800858a:	dc91      	bgt.n	80084b0 <_dtoa_r+0xaa8>
 800858c:	d102      	bne.n	8008594 <_dtoa_r+0xb8c>
 800858e:	f01a 0f01 	tst.w	sl, #1
 8008592:	d18d      	bne.n	80084b0 <_dtoa_r+0xaa8>
 8008594:	462b      	mov	r3, r5
 8008596:	461d      	mov	r5, r3
 8008598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800859c:	2a30      	cmp	r2, #48	; 0x30
 800859e:	d0fa      	beq.n	8008596 <_dtoa_r+0xb8e>
 80085a0:	e6d7      	b.n	8008352 <_dtoa_r+0x94a>
 80085a2:	9a01      	ldr	r2, [sp, #4]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d184      	bne.n	80084b2 <_dtoa_r+0xaaa>
 80085a8:	9b00      	ldr	r3, [sp, #0]
 80085aa:	3301      	adds	r3, #1
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	2331      	movs	r3, #49	; 0x31
 80085b0:	7013      	strb	r3, [r2, #0]
 80085b2:	e6ce      	b.n	8008352 <_dtoa_r+0x94a>
 80085b4:	4b09      	ldr	r3, [pc, #36]	; (80085dc <_dtoa_r+0xbd4>)
 80085b6:	f7ff ba95 	b.w	8007ae4 <_dtoa_r+0xdc>
 80085ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f47f aa6e 	bne.w	8007a9e <_dtoa_r+0x96>
 80085c2:	4b07      	ldr	r3, [pc, #28]	; (80085e0 <_dtoa_r+0xbd8>)
 80085c4:	f7ff ba8e 	b.w	8007ae4 <_dtoa_r+0xdc>
 80085c8:	9b02      	ldr	r3, [sp, #8]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dcae      	bgt.n	800852c <_dtoa_r+0xb24>
 80085ce:	9b06      	ldr	r3, [sp, #24]
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	f73f aea8 	bgt.w	8008326 <_dtoa_r+0x91e>
 80085d6:	e7a9      	b.n	800852c <_dtoa_r+0xb24>
 80085d8:	0800a9c8 	.word	0x0800a9c8
 80085dc:	0800a7c8 	.word	0x0800a7c8
 80085e0:	0800a949 	.word	0x0800a949

080085e4 <rshift>:
 80085e4:	6903      	ldr	r3, [r0, #16]
 80085e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80085ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80085f2:	f100 0414 	add.w	r4, r0, #20
 80085f6:	dd45      	ble.n	8008684 <rshift+0xa0>
 80085f8:	f011 011f 	ands.w	r1, r1, #31
 80085fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008600:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008604:	d10c      	bne.n	8008620 <rshift+0x3c>
 8008606:	f100 0710 	add.w	r7, r0, #16
 800860a:	4629      	mov	r1, r5
 800860c:	42b1      	cmp	r1, r6
 800860e:	d334      	bcc.n	800867a <rshift+0x96>
 8008610:	1a9b      	subs	r3, r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	1eea      	subs	r2, r5, #3
 8008616:	4296      	cmp	r6, r2
 8008618:	bf38      	it	cc
 800861a:	2300      	movcc	r3, #0
 800861c:	4423      	add	r3, r4
 800861e:	e015      	b.n	800864c <rshift+0x68>
 8008620:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008624:	f1c1 0820 	rsb	r8, r1, #32
 8008628:	40cf      	lsrs	r7, r1
 800862a:	f105 0e04 	add.w	lr, r5, #4
 800862e:	46a1      	mov	r9, r4
 8008630:	4576      	cmp	r6, lr
 8008632:	46f4      	mov	ip, lr
 8008634:	d815      	bhi.n	8008662 <rshift+0x7e>
 8008636:	1a9a      	subs	r2, r3, r2
 8008638:	0092      	lsls	r2, r2, #2
 800863a:	3a04      	subs	r2, #4
 800863c:	3501      	adds	r5, #1
 800863e:	42ae      	cmp	r6, r5
 8008640:	bf38      	it	cc
 8008642:	2200      	movcc	r2, #0
 8008644:	18a3      	adds	r3, r4, r2
 8008646:	50a7      	str	r7, [r4, r2]
 8008648:	b107      	cbz	r7, 800864c <rshift+0x68>
 800864a:	3304      	adds	r3, #4
 800864c:	1b1a      	subs	r2, r3, r4
 800864e:	42a3      	cmp	r3, r4
 8008650:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008654:	bf08      	it	eq
 8008656:	2300      	moveq	r3, #0
 8008658:	6102      	str	r2, [r0, #16]
 800865a:	bf08      	it	eq
 800865c:	6143      	streq	r3, [r0, #20]
 800865e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008662:	f8dc c000 	ldr.w	ip, [ip]
 8008666:	fa0c fc08 	lsl.w	ip, ip, r8
 800866a:	ea4c 0707 	orr.w	r7, ip, r7
 800866e:	f849 7b04 	str.w	r7, [r9], #4
 8008672:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008676:	40cf      	lsrs	r7, r1
 8008678:	e7da      	b.n	8008630 <rshift+0x4c>
 800867a:	f851 cb04 	ldr.w	ip, [r1], #4
 800867e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008682:	e7c3      	b.n	800860c <rshift+0x28>
 8008684:	4623      	mov	r3, r4
 8008686:	e7e1      	b.n	800864c <rshift+0x68>

08008688 <__hexdig_fun>:
 8008688:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800868c:	2b09      	cmp	r3, #9
 800868e:	d802      	bhi.n	8008696 <__hexdig_fun+0xe>
 8008690:	3820      	subs	r0, #32
 8008692:	b2c0      	uxtb	r0, r0
 8008694:	4770      	bx	lr
 8008696:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800869a:	2b05      	cmp	r3, #5
 800869c:	d801      	bhi.n	80086a2 <__hexdig_fun+0x1a>
 800869e:	3847      	subs	r0, #71	; 0x47
 80086a0:	e7f7      	b.n	8008692 <__hexdig_fun+0xa>
 80086a2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80086a6:	2b05      	cmp	r3, #5
 80086a8:	d801      	bhi.n	80086ae <__hexdig_fun+0x26>
 80086aa:	3827      	subs	r0, #39	; 0x27
 80086ac:	e7f1      	b.n	8008692 <__hexdig_fun+0xa>
 80086ae:	2000      	movs	r0, #0
 80086b0:	4770      	bx	lr
	...

080086b4 <__gethex>:
 80086b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b8:	ed2d 8b02 	vpush	{d8}
 80086bc:	b089      	sub	sp, #36	; 0x24
 80086be:	ee08 0a10 	vmov	s16, r0
 80086c2:	9304      	str	r3, [sp, #16]
 80086c4:	4bb4      	ldr	r3, [pc, #720]	; (8008998 <__gethex+0x2e4>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	9301      	str	r3, [sp, #4]
 80086ca:	4618      	mov	r0, r3
 80086cc:	468b      	mov	fp, r1
 80086ce:	4690      	mov	r8, r2
 80086d0:	f7f7 fd7e 	bl	80001d0 <strlen>
 80086d4:	9b01      	ldr	r3, [sp, #4]
 80086d6:	f8db 2000 	ldr.w	r2, [fp]
 80086da:	4403      	add	r3, r0
 80086dc:	4682      	mov	sl, r0
 80086de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80086e2:	9305      	str	r3, [sp, #20]
 80086e4:	1c93      	adds	r3, r2, #2
 80086e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80086ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80086ee:	32fe      	adds	r2, #254	; 0xfe
 80086f0:	18d1      	adds	r1, r2, r3
 80086f2:	461f      	mov	r7, r3
 80086f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80086f8:	9100      	str	r1, [sp, #0]
 80086fa:	2830      	cmp	r0, #48	; 0x30
 80086fc:	d0f8      	beq.n	80086f0 <__gethex+0x3c>
 80086fe:	f7ff ffc3 	bl	8008688 <__hexdig_fun>
 8008702:	4604      	mov	r4, r0
 8008704:	2800      	cmp	r0, #0
 8008706:	d13a      	bne.n	800877e <__gethex+0xca>
 8008708:	9901      	ldr	r1, [sp, #4]
 800870a:	4652      	mov	r2, sl
 800870c:	4638      	mov	r0, r7
 800870e:	f001 fa33 	bl	8009b78 <strncmp>
 8008712:	4605      	mov	r5, r0
 8008714:	2800      	cmp	r0, #0
 8008716:	d168      	bne.n	80087ea <__gethex+0x136>
 8008718:	f817 000a 	ldrb.w	r0, [r7, sl]
 800871c:	eb07 060a 	add.w	r6, r7, sl
 8008720:	f7ff ffb2 	bl	8008688 <__hexdig_fun>
 8008724:	2800      	cmp	r0, #0
 8008726:	d062      	beq.n	80087ee <__gethex+0x13a>
 8008728:	4633      	mov	r3, r6
 800872a:	7818      	ldrb	r0, [r3, #0]
 800872c:	2830      	cmp	r0, #48	; 0x30
 800872e:	461f      	mov	r7, r3
 8008730:	f103 0301 	add.w	r3, r3, #1
 8008734:	d0f9      	beq.n	800872a <__gethex+0x76>
 8008736:	f7ff ffa7 	bl	8008688 <__hexdig_fun>
 800873a:	2301      	movs	r3, #1
 800873c:	fab0 f480 	clz	r4, r0
 8008740:	0964      	lsrs	r4, r4, #5
 8008742:	4635      	mov	r5, r6
 8008744:	9300      	str	r3, [sp, #0]
 8008746:	463a      	mov	r2, r7
 8008748:	4616      	mov	r6, r2
 800874a:	3201      	adds	r2, #1
 800874c:	7830      	ldrb	r0, [r6, #0]
 800874e:	f7ff ff9b 	bl	8008688 <__hexdig_fun>
 8008752:	2800      	cmp	r0, #0
 8008754:	d1f8      	bne.n	8008748 <__gethex+0x94>
 8008756:	9901      	ldr	r1, [sp, #4]
 8008758:	4652      	mov	r2, sl
 800875a:	4630      	mov	r0, r6
 800875c:	f001 fa0c 	bl	8009b78 <strncmp>
 8008760:	b980      	cbnz	r0, 8008784 <__gethex+0xd0>
 8008762:	b94d      	cbnz	r5, 8008778 <__gethex+0xc4>
 8008764:	eb06 050a 	add.w	r5, r6, sl
 8008768:	462a      	mov	r2, r5
 800876a:	4616      	mov	r6, r2
 800876c:	3201      	adds	r2, #1
 800876e:	7830      	ldrb	r0, [r6, #0]
 8008770:	f7ff ff8a 	bl	8008688 <__hexdig_fun>
 8008774:	2800      	cmp	r0, #0
 8008776:	d1f8      	bne.n	800876a <__gethex+0xb6>
 8008778:	1bad      	subs	r5, r5, r6
 800877a:	00ad      	lsls	r5, r5, #2
 800877c:	e004      	b.n	8008788 <__gethex+0xd4>
 800877e:	2400      	movs	r4, #0
 8008780:	4625      	mov	r5, r4
 8008782:	e7e0      	b.n	8008746 <__gethex+0x92>
 8008784:	2d00      	cmp	r5, #0
 8008786:	d1f7      	bne.n	8008778 <__gethex+0xc4>
 8008788:	7833      	ldrb	r3, [r6, #0]
 800878a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800878e:	2b50      	cmp	r3, #80	; 0x50
 8008790:	d13b      	bne.n	800880a <__gethex+0x156>
 8008792:	7873      	ldrb	r3, [r6, #1]
 8008794:	2b2b      	cmp	r3, #43	; 0x2b
 8008796:	d02c      	beq.n	80087f2 <__gethex+0x13e>
 8008798:	2b2d      	cmp	r3, #45	; 0x2d
 800879a:	d02e      	beq.n	80087fa <__gethex+0x146>
 800879c:	1c71      	adds	r1, r6, #1
 800879e:	f04f 0900 	mov.w	r9, #0
 80087a2:	7808      	ldrb	r0, [r1, #0]
 80087a4:	f7ff ff70 	bl	8008688 <__hexdig_fun>
 80087a8:	1e43      	subs	r3, r0, #1
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b18      	cmp	r3, #24
 80087ae:	d82c      	bhi.n	800880a <__gethex+0x156>
 80087b0:	f1a0 0210 	sub.w	r2, r0, #16
 80087b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80087b8:	f7ff ff66 	bl	8008688 <__hexdig_fun>
 80087bc:	1e43      	subs	r3, r0, #1
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b18      	cmp	r3, #24
 80087c2:	d91d      	bls.n	8008800 <__gethex+0x14c>
 80087c4:	f1b9 0f00 	cmp.w	r9, #0
 80087c8:	d000      	beq.n	80087cc <__gethex+0x118>
 80087ca:	4252      	negs	r2, r2
 80087cc:	4415      	add	r5, r2
 80087ce:	f8cb 1000 	str.w	r1, [fp]
 80087d2:	b1e4      	cbz	r4, 800880e <__gethex+0x15a>
 80087d4:	9b00      	ldr	r3, [sp, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bf14      	ite	ne
 80087da:	2700      	movne	r7, #0
 80087dc:	2706      	moveq	r7, #6
 80087de:	4638      	mov	r0, r7
 80087e0:	b009      	add	sp, #36	; 0x24
 80087e2:	ecbd 8b02 	vpop	{d8}
 80087e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ea:	463e      	mov	r6, r7
 80087ec:	4625      	mov	r5, r4
 80087ee:	2401      	movs	r4, #1
 80087f0:	e7ca      	b.n	8008788 <__gethex+0xd4>
 80087f2:	f04f 0900 	mov.w	r9, #0
 80087f6:	1cb1      	adds	r1, r6, #2
 80087f8:	e7d3      	b.n	80087a2 <__gethex+0xee>
 80087fa:	f04f 0901 	mov.w	r9, #1
 80087fe:	e7fa      	b.n	80087f6 <__gethex+0x142>
 8008800:	230a      	movs	r3, #10
 8008802:	fb03 0202 	mla	r2, r3, r2, r0
 8008806:	3a10      	subs	r2, #16
 8008808:	e7d4      	b.n	80087b4 <__gethex+0x100>
 800880a:	4631      	mov	r1, r6
 800880c:	e7df      	b.n	80087ce <__gethex+0x11a>
 800880e:	1bf3      	subs	r3, r6, r7
 8008810:	3b01      	subs	r3, #1
 8008812:	4621      	mov	r1, r4
 8008814:	2b07      	cmp	r3, #7
 8008816:	dc0b      	bgt.n	8008830 <__gethex+0x17c>
 8008818:	ee18 0a10 	vmov	r0, s16
 800881c:	f000 fa7e 	bl	8008d1c <_Balloc>
 8008820:	4604      	mov	r4, r0
 8008822:	b940      	cbnz	r0, 8008836 <__gethex+0x182>
 8008824:	4b5d      	ldr	r3, [pc, #372]	; (800899c <__gethex+0x2e8>)
 8008826:	4602      	mov	r2, r0
 8008828:	21de      	movs	r1, #222	; 0xde
 800882a:	485d      	ldr	r0, [pc, #372]	; (80089a0 <__gethex+0x2ec>)
 800882c:	f001 f9c6 	bl	8009bbc <__assert_func>
 8008830:	3101      	adds	r1, #1
 8008832:	105b      	asrs	r3, r3, #1
 8008834:	e7ee      	b.n	8008814 <__gethex+0x160>
 8008836:	f100 0914 	add.w	r9, r0, #20
 800883a:	f04f 0b00 	mov.w	fp, #0
 800883e:	f1ca 0301 	rsb	r3, sl, #1
 8008842:	f8cd 9008 	str.w	r9, [sp, #8]
 8008846:	f8cd b000 	str.w	fp, [sp]
 800884a:	9306      	str	r3, [sp, #24]
 800884c:	42b7      	cmp	r7, r6
 800884e:	d340      	bcc.n	80088d2 <__gethex+0x21e>
 8008850:	9802      	ldr	r0, [sp, #8]
 8008852:	9b00      	ldr	r3, [sp, #0]
 8008854:	f840 3b04 	str.w	r3, [r0], #4
 8008858:	eba0 0009 	sub.w	r0, r0, r9
 800885c:	1080      	asrs	r0, r0, #2
 800885e:	0146      	lsls	r6, r0, #5
 8008860:	6120      	str	r0, [r4, #16]
 8008862:	4618      	mov	r0, r3
 8008864:	f000 fb4c 	bl	8008f00 <__hi0bits>
 8008868:	1a30      	subs	r0, r6, r0
 800886a:	f8d8 6000 	ldr.w	r6, [r8]
 800886e:	42b0      	cmp	r0, r6
 8008870:	dd63      	ble.n	800893a <__gethex+0x286>
 8008872:	1b87      	subs	r7, r0, r6
 8008874:	4639      	mov	r1, r7
 8008876:	4620      	mov	r0, r4
 8008878:	f000 fef0 	bl	800965c <__any_on>
 800887c:	4682      	mov	sl, r0
 800887e:	b1a8      	cbz	r0, 80088ac <__gethex+0x1f8>
 8008880:	1e7b      	subs	r3, r7, #1
 8008882:	1159      	asrs	r1, r3, #5
 8008884:	f003 021f 	and.w	r2, r3, #31
 8008888:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800888c:	f04f 0a01 	mov.w	sl, #1
 8008890:	fa0a f202 	lsl.w	r2, sl, r2
 8008894:	420a      	tst	r2, r1
 8008896:	d009      	beq.n	80088ac <__gethex+0x1f8>
 8008898:	4553      	cmp	r3, sl
 800889a:	dd05      	ble.n	80088a8 <__gethex+0x1f4>
 800889c:	1eb9      	subs	r1, r7, #2
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fedc 	bl	800965c <__any_on>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d145      	bne.n	8008934 <__gethex+0x280>
 80088a8:	f04f 0a02 	mov.w	sl, #2
 80088ac:	4639      	mov	r1, r7
 80088ae:	4620      	mov	r0, r4
 80088b0:	f7ff fe98 	bl	80085e4 <rshift>
 80088b4:	443d      	add	r5, r7
 80088b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088ba:	42ab      	cmp	r3, r5
 80088bc:	da4c      	bge.n	8008958 <__gethex+0x2a4>
 80088be:	ee18 0a10 	vmov	r0, s16
 80088c2:	4621      	mov	r1, r4
 80088c4:	f000 fa6a 	bl	8008d9c <_Bfree>
 80088c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088ca:	2300      	movs	r3, #0
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	27a3      	movs	r7, #163	; 0xa3
 80088d0:	e785      	b.n	80087de <__gethex+0x12a>
 80088d2:	1e73      	subs	r3, r6, #1
 80088d4:	9a05      	ldr	r2, [sp, #20]
 80088d6:	9303      	str	r3, [sp, #12]
 80088d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80088dc:	4293      	cmp	r3, r2
 80088de:	d019      	beq.n	8008914 <__gethex+0x260>
 80088e0:	f1bb 0f20 	cmp.w	fp, #32
 80088e4:	d107      	bne.n	80088f6 <__gethex+0x242>
 80088e6:	9b02      	ldr	r3, [sp, #8]
 80088e8:	9a00      	ldr	r2, [sp, #0]
 80088ea:	f843 2b04 	str.w	r2, [r3], #4
 80088ee:	9302      	str	r3, [sp, #8]
 80088f0:	2300      	movs	r3, #0
 80088f2:	9300      	str	r3, [sp, #0]
 80088f4:	469b      	mov	fp, r3
 80088f6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80088fa:	f7ff fec5 	bl	8008688 <__hexdig_fun>
 80088fe:	9b00      	ldr	r3, [sp, #0]
 8008900:	f000 000f 	and.w	r0, r0, #15
 8008904:	fa00 f00b 	lsl.w	r0, r0, fp
 8008908:	4303      	orrs	r3, r0
 800890a:	9300      	str	r3, [sp, #0]
 800890c:	f10b 0b04 	add.w	fp, fp, #4
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	e00d      	b.n	8008930 <__gethex+0x27c>
 8008914:	9b03      	ldr	r3, [sp, #12]
 8008916:	9a06      	ldr	r2, [sp, #24]
 8008918:	4413      	add	r3, r2
 800891a:	42bb      	cmp	r3, r7
 800891c:	d3e0      	bcc.n	80088e0 <__gethex+0x22c>
 800891e:	4618      	mov	r0, r3
 8008920:	9901      	ldr	r1, [sp, #4]
 8008922:	9307      	str	r3, [sp, #28]
 8008924:	4652      	mov	r2, sl
 8008926:	f001 f927 	bl	8009b78 <strncmp>
 800892a:	9b07      	ldr	r3, [sp, #28]
 800892c:	2800      	cmp	r0, #0
 800892e:	d1d7      	bne.n	80088e0 <__gethex+0x22c>
 8008930:	461e      	mov	r6, r3
 8008932:	e78b      	b.n	800884c <__gethex+0x198>
 8008934:	f04f 0a03 	mov.w	sl, #3
 8008938:	e7b8      	b.n	80088ac <__gethex+0x1f8>
 800893a:	da0a      	bge.n	8008952 <__gethex+0x29e>
 800893c:	1a37      	subs	r7, r6, r0
 800893e:	4621      	mov	r1, r4
 8008940:	ee18 0a10 	vmov	r0, s16
 8008944:	463a      	mov	r2, r7
 8008946:	f000 fc45 	bl	80091d4 <__lshift>
 800894a:	1bed      	subs	r5, r5, r7
 800894c:	4604      	mov	r4, r0
 800894e:	f100 0914 	add.w	r9, r0, #20
 8008952:	f04f 0a00 	mov.w	sl, #0
 8008956:	e7ae      	b.n	80088b6 <__gethex+0x202>
 8008958:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800895c:	42a8      	cmp	r0, r5
 800895e:	dd72      	ble.n	8008a46 <__gethex+0x392>
 8008960:	1b45      	subs	r5, r0, r5
 8008962:	42ae      	cmp	r6, r5
 8008964:	dc36      	bgt.n	80089d4 <__gethex+0x320>
 8008966:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800896a:	2b02      	cmp	r3, #2
 800896c:	d02a      	beq.n	80089c4 <__gethex+0x310>
 800896e:	2b03      	cmp	r3, #3
 8008970:	d02c      	beq.n	80089cc <__gethex+0x318>
 8008972:	2b01      	cmp	r3, #1
 8008974:	d11c      	bne.n	80089b0 <__gethex+0x2fc>
 8008976:	42ae      	cmp	r6, r5
 8008978:	d11a      	bne.n	80089b0 <__gethex+0x2fc>
 800897a:	2e01      	cmp	r6, #1
 800897c:	d112      	bne.n	80089a4 <__gethex+0x2f0>
 800897e:	9a04      	ldr	r2, [sp, #16]
 8008980:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	2301      	movs	r3, #1
 8008988:	6123      	str	r3, [r4, #16]
 800898a:	f8c9 3000 	str.w	r3, [r9]
 800898e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008990:	2762      	movs	r7, #98	; 0x62
 8008992:	601c      	str	r4, [r3, #0]
 8008994:	e723      	b.n	80087de <__gethex+0x12a>
 8008996:	bf00      	nop
 8008998:	0800aa40 	.word	0x0800aa40
 800899c:	0800a9c8 	.word	0x0800a9c8
 80089a0:	0800a9d9 	.word	0x0800a9d9
 80089a4:	1e71      	subs	r1, r6, #1
 80089a6:	4620      	mov	r0, r4
 80089a8:	f000 fe58 	bl	800965c <__any_on>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	d1e6      	bne.n	800897e <__gethex+0x2ca>
 80089b0:	ee18 0a10 	vmov	r0, s16
 80089b4:	4621      	mov	r1, r4
 80089b6:	f000 f9f1 	bl	8008d9c <_Bfree>
 80089ba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089bc:	2300      	movs	r3, #0
 80089be:	6013      	str	r3, [r2, #0]
 80089c0:	2750      	movs	r7, #80	; 0x50
 80089c2:	e70c      	b.n	80087de <__gethex+0x12a>
 80089c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1f2      	bne.n	80089b0 <__gethex+0x2fc>
 80089ca:	e7d8      	b.n	800897e <__gethex+0x2ca>
 80089cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1d5      	bne.n	800897e <__gethex+0x2ca>
 80089d2:	e7ed      	b.n	80089b0 <__gethex+0x2fc>
 80089d4:	1e6f      	subs	r7, r5, #1
 80089d6:	f1ba 0f00 	cmp.w	sl, #0
 80089da:	d131      	bne.n	8008a40 <__gethex+0x38c>
 80089dc:	b127      	cbz	r7, 80089e8 <__gethex+0x334>
 80089de:	4639      	mov	r1, r7
 80089e0:	4620      	mov	r0, r4
 80089e2:	f000 fe3b 	bl	800965c <__any_on>
 80089e6:	4682      	mov	sl, r0
 80089e8:	117b      	asrs	r3, r7, #5
 80089ea:	2101      	movs	r1, #1
 80089ec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80089f0:	f007 071f 	and.w	r7, r7, #31
 80089f4:	fa01 f707 	lsl.w	r7, r1, r7
 80089f8:	421f      	tst	r7, r3
 80089fa:	4629      	mov	r1, r5
 80089fc:	4620      	mov	r0, r4
 80089fe:	bf18      	it	ne
 8008a00:	f04a 0a02 	orrne.w	sl, sl, #2
 8008a04:	1b76      	subs	r6, r6, r5
 8008a06:	f7ff fded 	bl	80085e4 <rshift>
 8008a0a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a0e:	2702      	movs	r7, #2
 8008a10:	f1ba 0f00 	cmp.w	sl, #0
 8008a14:	d048      	beq.n	8008aa8 <__gethex+0x3f4>
 8008a16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d015      	beq.n	8008a4a <__gethex+0x396>
 8008a1e:	2b03      	cmp	r3, #3
 8008a20:	d017      	beq.n	8008a52 <__gethex+0x39e>
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d109      	bne.n	8008a3a <__gethex+0x386>
 8008a26:	f01a 0f02 	tst.w	sl, #2
 8008a2a:	d006      	beq.n	8008a3a <__gethex+0x386>
 8008a2c:	f8d9 0000 	ldr.w	r0, [r9]
 8008a30:	ea4a 0a00 	orr.w	sl, sl, r0
 8008a34:	f01a 0f01 	tst.w	sl, #1
 8008a38:	d10e      	bne.n	8008a58 <__gethex+0x3a4>
 8008a3a:	f047 0710 	orr.w	r7, r7, #16
 8008a3e:	e033      	b.n	8008aa8 <__gethex+0x3f4>
 8008a40:	f04f 0a01 	mov.w	sl, #1
 8008a44:	e7d0      	b.n	80089e8 <__gethex+0x334>
 8008a46:	2701      	movs	r7, #1
 8008a48:	e7e2      	b.n	8008a10 <__gethex+0x35c>
 8008a4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a4c:	f1c3 0301 	rsb	r3, r3, #1
 8008a50:	9315      	str	r3, [sp, #84]	; 0x54
 8008a52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d0f0      	beq.n	8008a3a <__gethex+0x386>
 8008a58:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008a5c:	f104 0314 	add.w	r3, r4, #20
 8008a60:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a64:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a68:	f04f 0c00 	mov.w	ip, #0
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a72:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a76:	d01c      	beq.n	8008ab2 <__gethex+0x3fe>
 8008a78:	3201      	adds	r2, #1
 8008a7a:	6002      	str	r2, [r0, #0]
 8008a7c:	2f02      	cmp	r7, #2
 8008a7e:	f104 0314 	add.w	r3, r4, #20
 8008a82:	d13f      	bne.n	8008b04 <__gethex+0x450>
 8008a84:	f8d8 2000 	ldr.w	r2, [r8]
 8008a88:	3a01      	subs	r2, #1
 8008a8a:	42b2      	cmp	r2, r6
 8008a8c:	d10a      	bne.n	8008aa4 <__gethex+0x3f0>
 8008a8e:	1171      	asrs	r1, r6, #5
 8008a90:	2201      	movs	r2, #1
 8008a92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a96:	f006 061f 	and.w	r6, r6, #31
 8008a9a:	fa02 f606 	lsl.w	r6, r2, r6
 8008a9e:	421e      	tst	r6, r3
 8008aa0:	bf18      	it	ne
 8008aa2:	4617      	movne	r7, r2
 8008aa4:	f047 0720 	orr.w	r7, r7, #32
 8008aa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008aaa:	601c      	str	r4, [r3, #0]
 8008aac:	9b04      	ldr	r3, [sp, #16]
 8008aae:	601d      	str	r5, [r3, #0]
 8008ab0:	e695      	b.n	80087de <__gethex+0x12a>
 8008ab2:	4299      	cmp	r1, r3
 8008ab4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ab8:	d8d8      	bhi.n	8008a6c <__gethex+0x3b8>
 8008aba:	68a3      	ldr	r3, [r4, #8]
 8008abc:	459b      	cmp	fp, r3
 8008abe:	db19      	blt.n	8008af4 <__gethex+0x440>
 8008ac0:	6861      	ldr	r1, [r4, #4]
 8008ac2:	ee18 0a10 	vmov	r0, s16
 8008ac6:	3101      	adds	r1, #1
 8008ac8:	f000 f928 	bl	8008d1c <_Balloc>
 8008acc:	4681      	mov	r9, r0
 8008ace:	b918      	cbnz	r0, 8008ad8 <__gethex+0x424>
 8008ad0:	4b1a      	ldr	r3, [pc, #104]	; (8008b3c <__gethex+0x488>)
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	2184      	movs	r1, #132	; 0x84
 8008ad6:	e6a8      	b.n	800882a <__gethex+0x176>
 8008ad8:	6922      	ldr	r2, [r4, #16]
 8008ada:	3202      	adds	r2, #2
 8008adc:	f104 010c 	add.w	r1, r4, #12
 8008ae0:	0092      	lsls	r2, r2, #2
 8008ae2:	300c      	adds	r0, #12
 8008ae4:	f000 f90c 	bl	8008d00 <memcpy>
 8008ae8:	4621      	mov	r1, r4
 8008aea:	ee18 0a10 	vmov	r0, s16
 8008aee:	f000 f955 	bl	8008d9c <_Bfree>
 8008af2:	464c      	mov	r4, r9
 8008af4:	6923      	ldr	r3, [r4, #16]
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008afc:	6122      	str	r2, [r4, #16]
 8008afe:	2201      	movs	r2, #1
 8008b00:	615a      	str	r2, [r3, #20]
 8008b02:	e7bb      	b.n	8008a7c <__gethex+0x3c8>
 8008b04:	6922      	ldr	r2, [r4, #16]
 8008b06:	455a      	cmp	r2, fp
 8008b08:	dd0b      	ble.n	8008b22 <__gethex+0x46e>
 8008b0a:	2101      	movs	r1, #1
 8008b0c:	4620      	mov	r0, r4
 8008b0e:	f7ff fd69 	bl	80085e4 <rshift>
 8008b12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b16:	3501      	adds	r5, #1
 8008b18:	42ab      	cmp	r3, r5
 8008b1a:	f6ff aed0 	blt.w	80088be <__gethex+0x20a>
 8008b1e:	2701      	movs	r7, #1
 8008b20:	e7c0      	b.n	8008aa4 <__gethex+0x3f0>
 8008b22:	f016 061f 	ands.w	r6, r6, #31
 8008b26:	d0fa      	beq.n	8008b1e <__gethex+0x46a>
 8008b28:	4453      	add	r3, sl
 8008b2a:	f1c6 0620 	rsb	r6, r6, #32
 8008b2e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008b32:	f000 f9e5 	bl	8008f00 <__hi0bits>
 8008b36:	42b0      	cmp	r0, r6
 8008b38:	dbe7      	blt.n	8008b0a <__gethex+0x456>
 8008b3a:	e7f0      	b.n	8008b1e <__gethex+0x46a>
 8008b3c:	0800a9c8 	.word	0x0800a9c8

08008b40 <L_shift>:
 8008b40:	f1c2 0208 	rsb	r2, r2, #8
 8008b44:	0092      	lsls	r2, r2, #2
 8008b46:	b570      	push	{r4, r5, r6, lr}
 8008b48:	f1c2 0620 	rsb	r6, r2, #32
 8008b4c:	6843      	ldr	r3, [r0, #4]
 8008b4e:	6804      	ldr	r4, [r0, #0]
 8008b50:	fa03 f506 	lsl.w	r5, r3, r6
 8008b54:	432c      	orrs	r4, r5
 8008b56:	40d3      	lsrs	r3, r2
 8008b58:	6004      	str	r4, [r0, #0]
 8008b5a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b5e:	4288      	cmp	r0, r1
 8008b60:	d3f4      	bcc.n	8008b4c <L_shift+0xc>
 8008b62:	bd70      	pop	{r4, r5, r6, pc}

08008b64 <__match>:
 8008b64:	b530      	push	{r4, r5, lr}
 8008b66:	6803      	ldr	r3, [r0, #0]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b6e:	b914      	cbnz	r4, 8008b76 <__match+0x12>
 8008b70:	6003      	str	r3, [r0, #0]
 8008b72:	2001      	movs	r0, #1
 8008b74:	bd30      	pop	{r4, r5, pc}
 8008b76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b7a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008b7e:	2d19      	cmp	r5, #25
 8008b80:	bf98      	it	ls
 8008b82:	3220      	addls	r2, #32
 8008b84:	42a2      	cmp	r2, r4
 8008b86:	d0f0      	beq.n	8008b6a <__match+0x6>
 8008b88:	2000      	movs	r0, #0
 8008b8a:	e7f3      	b.n	8008b74 <__match+0x10>

08008b8c <__hexnan>:
 8008b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b90:	680b      	ldr	r3, [r1, #0]
 8008b92:	115e      	asrs	r6, r3, #5
 8008b94:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008b98:	f013 031f 	ands.w	r3, r3, #31
 8008b9c:	b087      	sub	sp, #28
 8008b9e:	bf18      	it	ne
 8008ba0:	3604      	addne	r6, #4
 8008ba2:	2500      	movs	r5, #0
 8008ba4:	1f37      	subs	r7, r6, #4
 8008ba6:	4690      	mov	r8, r2
 8008ba8:	6802      	ldr	r2, [r0, #0]
 8008baa:	9301      	str	r3, [sp, #4]
 8008bac:	4682      	mov	sl, r0
 8008bae:	f846 5c04 	str.w	r5, [r6, #-4]
 8008bb2:	46b9      	mov	r9, r7
 8008bb4:	463c      	mov	r4, r7
 8008bb6:	9502      	str	r5, [sp, #8]
 8008bb8:	46ab      	mov	fp, r5
 8008bba:	7851      	ldrb	r1, [r2, #1]
 8008bbc:	1c53      	adds	r3, r2, #1
 8008bbe:	9303      	str	r3, [sp, #12]
 8008bc0:	b341      	cbz	r1, 8008c14 <__hexnan+0x88>
 8008bc2:	4608      	mov	r0, r1
 8008bc4:	9205      	str	r2, [sp, #20]
 8008bc6:	9104      	str	r1, [sp, #16]
 8008bc8:	f7ff fd5e 	bl	8008688 <__hexdig_fun>
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	d14f      	bne.n	8008c70 <__hexnan+0xe4>
 8008bd0:	9904      	ldr	r1, [sp, #16]
 8008bd2:	9a05      	ldr	r2, [sp, #20]
 8008bd4:	2920      	cmp	r1, #32
 8008bd6:	d818      	bhi.n	8008c0a <__hexnan+0x7e>
 8008bd8:	9b02      	ldr	r3, [sp, #8]
 8008bda:	459b      	cmp	fp, r3
 8008bdc:	dd13      	ble.n	8008c06 <__hexnan+0x7a>
 8008bde:	454c      	cmp	r4, r9
 8008be0:	d206      	bcs.n	8008bf0 <__hexnan+0x64>
 8008be2:	2d07      	cmp	r5, #7
 8008be4:	dc04      	bgt.n	8008bf0 <__hexnan+0x64>
 8008be6:	462a      	mov	r2, r5
 8008be8:	4649      	mov	r1, r9
 8008bea:	4620      	mov	r0, r4
 8008bec:	f7ff ffa8 	bl	8008b40 <L_shift>
 8008bf0:	4544      	cmp	r4, r8
 8008bf2:	d950      	bls.n	8008c96 <__hexnan+0x10a>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f1a4 0904 	sub.w	r9, r4, #4
 8008bfa:	f844 3c04 	str.w	r3, [r4, #-4]
 8008bfe:	f8cd b008 	str.w	fp, [sp, #8]
 8008c02:	464c      	mov	r4, r9
 8008c04:	461d      	mov	r5, r3
 8008c06:	9a03      	ldr	r2, [sp, #12]
 8008c08:	e7d7      	b.n	8008bba <__hexnan+0x2e>
 8008c0a:	2929      	cmp	r1, #41	; 0x29
 8008c0c:	d156      	bne.n	8008cbc <__hexnan+0x130>
 8008c0e:	3202      	adds	r2, #2
 8008c10:	f8ca 2000 	str.w	r2, [sl]
 8008c14:	f1bb 0f00 	cmp.w	fp, #0
 8008c18:	d050      	beq.n	8008cbc <__hexnan+0x130>
 8008c1a:	454c      	cmp	r4, r9
 8008c1c:	d206      	bcs.n	8008c2c <__hexnan+0xa0>
 8008c1e:	2d07      	cmp	r5, #7
 8008c20:	dc04      	bgt.n	8008c2c <__hexnan+0xa0>
 8008c22:	462a      	mov	r2, r5
 8008c24:	4649      	mov	r1, r9
 8008c26:	4620      	mov	r0, r4
 8008c28:	f7ff ff8a 	bl	8008b40 <L_shift>
 8008c2c:	4544      	cmp	r4, r8
 8008c2e:	d934      	bls.n	8008c9a <__hexnan+0x10e>
 8008c30:	f1a8 0204 	sub.w	r2, r8, #4
 8008c34:	4623      	mov	r3, r4
 8008c36:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c3a:	f842 1f04 	str.w	r1, [r2, #4]!
 8008c3e:	429f      	cmp	r7, r3
 8008c40:	d2f9      	bcs.n	8008c36 <__hexnan+0xaa>
 8008c42:	1b3b      	subs	r3, r7, r4
 8008c44:	f023 0303 	bic.w	r3, r3, #3
 8008c48:	3304      	adds	r3, #4
 8008c4a:	3401      	adds	r4, #1
 8008c4c:	3e03      	subs	r6, #3
 8008c4e:	42b4      	cmp	r4, r6
 8008c50:	bf88      	it	hi
 8008c52:	2304      	movhi	r3, #4
 8008c54:	4443      	add	r3, r8
 8008c56:	2200      	movs	r2, #0
 8008c58:	f843 2b04 	str.w	r2, [r3], #4
 8008c5c:	429f      	cmp	r7, r3
 8008c5e:	d2fb      	bcs.n	8008c58 <__hexnan+0xcc>
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	b91b      	cbnz	r3, 8008c6c <__hexnan+0xe0>
 8008c64:	4547      	cmp	r7, r8
 8008c66:	d127      	bne.n	8008cb8 <__hexnan+0x12c>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	603b      	str	r3, [r7, #0]
 8008c6c:	2005      	movs	r0, #5
 8008c6e:	e026      	b.n	8008cbe <__hexnan+0x132>
 8008c70:	3501      	adds	r5, #1
 8008c72:	2d08      	cmp	r5, #8
 8008c74:	f10b 0b01 	add.w	fp, fp, #1
 8008c78:	dd06      	ble.n	8008c88 <__hexnan+0xfc>
 8008c7a:	4544      	cmp	r4, r8
 8008c7c:	d9c3      	bls.n	8008c06 <__hexnan+0x7a>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c84:	2501      	movs	r5, #1
 8008c86:	3c04      	subs	r4, #4
 8008c88:	6822      	ldr	r2, [r4, #0]
 8008c8a:	f000 000f 	and.w	r0, r0, #15
 8008c8e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008c92:	6022      	str	r2, [r4, #0]
 8008c94:	e7b7      	b.n	8008c06 <__hexnan+0x7a>
 8008c96:	2508      	movs	r5, #8
 8008c98:	e7b5      	b.n	8008c06 <__hexnan+0x7a>
 8008c9a:	9b01      	ldr	r3, [sp, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0df      	beq.n	8008c60 <__hexnan+0xd4>
 8008ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca4:	f1c3 0320 	rsb	r3, r3, #32
 8008ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008cb0:	401a      	ands	r2, r3
 8008cb2:	f846 2c04 	str.w	r2, [r6, #-4]
 8008cb6:	e7d3      	b.n	8008c60 <__hexnan+0xd4>
 8008cb8:	3f04      	subs	r7, #4
 8008cba:	e7d1      	b.n	8008c60 <__hexnan+0xd4>
 8008cbc:	2004      	movs	r0, #4
 8008cbe:	b007      	add	sp, #28
 8008cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008cc4 <_localeconv_r>:
 8008cc4:	4800      	ldr	r0, [pc, #0]	; (8008cc8 <_localeconv_r+0x4>)
 8008cc6:	4770      	bx	lr
 8008cc8:	20000164 	.word	0x20000164

08008ccc <malloc>:
 8008ccc:	4b02      	ldr	r3, [pc, #8]	; (8008cd8 <malloc+0xc>)
 8008cce:	4601      	mov	r1, r0
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	f000 bd67 	b.w	80097a4 <_malloc_r>
 8008cd6:	bf00      	nop
 8008cd8:	2000000c 	.word	0x2000000c

08008cdc <__ascii_mbtowc>:
 8008cdc:	b082      	sub	sp, #8
 8008cde:	b901      	cbnz	r1, 8008ce2 <__ascii_mbtowc+0x6>
 8008ce0:	a901      	add	r1, sp, #4
 8008ce2:	b142      	cbz	r2, 8008cf6 <__ascii_mbtowc+0x1a>
 8008ce4:	b14b      	cbz	r3, 8008cfa <__ascii_mbtowc+0x1e>
 8008ce6:	7813      	ldrb	r3, [r2, #0]
 8008ce8:	600b      	str	r3, [r1, #0]
 8008cea:	7812      	ldrb	r2, [r2, #0]
 8008cec:	1e10      	subs	r0, r2, #0
 8008cee:	bf18      	it	ne
 8008cf0:	2001      	movne	r0, #1
 8008cf2:	b002      	add	sp, #8
 8008cf4:	4770      	bx	lr
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	e7fb      	b.n	8008cf2 <__ascii_mbtowc+0x16>
 8008cfa:	f06f 0001 	mvn.w	r0, #1
 8008cfe:	e7f8      	b.n	8008cf2 <__ascii_mbtowc+0x16>

08008d00 <memcpy>:
 8008d00:	440a      	add	r2, r1
 8008d02:	4291      	cmp	r1, r2
 8008d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d08:	d100      	bne.n	8008d0c <memcpy+0xc>
 8008d0a:	4770      	bx	lr
 8008d0c:	b510      	push	{r4, lr}
 8008d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d16:	4291      	cmp	r1, r2
 8008d18:	d1f9      	bne.n	8008d0e <memcpy+0xe>
 8008d1a:	bd10      	pop	{r4, pc}

08008d1c <_Balloc>:
 8008d1c:	b570      	push	{r4, r5, r6, lr}
 8008d1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d20:	4604      	mov	r4, r0
 8008d22:	460d      	mov	r5, r1
 8008d24:	b976      	cbnz	r6, 8008d44 <_Balloc+0x28>
 8008d26:	2010      	movs	r0, #16
 8008d28:	f7ff ffd0 	bl	8008ccc <malloc>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	6260      	str	r0, [r4, #36]	; 0x24
 8008d30:	b920      	cbnz	r0, 8008d3c <_Balloc+0x20>
 8008d32:	4b18      	ldr	r3, [pc, #96]	; (8008d94 <_Balloc+0x78>)
 8008d34:	4818      	ldr	r0, [pc, #96]	; (8008d98 <_Balloc+0x7c>)
 8008d36:	2166      	movs	r1, #102	; 0x66
 8008d38:	f000 ff40 	bl	8009bbc <__assert_func>
 8008d3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d40:	6006      	str	r6, [r0, #0]
 8008d42:	60c6      	str	r6, [r0, #12]
 8008d44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008d46:	68f3      	ldr	r3, [r6, #12]
 8008d48:	b183      	cbz	r3, 8008d6c <_Balloc+0x50>
 8008d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d52:	b9b8      	cbnz	r0, 8008d84 <_Balloc+0x68>
 8008d54:	2101      	movs	r1, #1
 8008d56:	fa01 f605 	lsl.w	r6, r1, r5
 8008d5a:	1d72      	adds	r2, r6, #5
 8008d5c:	0092      	lsls	r2, r2, #2
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f000 fc9d 	bl	800969e <_calloc_r>
 8008d64:	b160      	cbz	r0, 8008d80 <_Balloc+0x64>
 8008d66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d6a:	e00e      	b.n	8008d8a <_Balloc+0x6e>
 8008d6c:	2221      	movs	r2, #33	; 0x21
 8008d6e:	2104      	movs	r1, #4
 8008d70:	4620      	mov	r0, r4
 8008d72:	f000 fc94 	bl	800969e <_calloc_r>
 8008d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d78:	60f0      	str	r0, [r6, #12]
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1e4      	bne.n	8008d4a <_Balloc+0x2e>
 8008d80:	2000      	movs	r0, #0
 8008d82:	bd70      	pop	{r4, r5, r6, pc}
 8008d84:	6802      	ldr	r2, [r0, #0]
 8008d86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d90:	e7f7      	b.n	8008d82 <_Balloc+0x66>
 8008d92:	bf00      	nop
 8008d94:	0800a956 	.word	0x0800a956
 8008d98:	0800aa54 	.word	0x0800aa54

08008d9c <_Bfree>:
 8008d9c:	b570      	push	{r4, r5, r6, lr}
 8008d9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008da0:	4605      	mov	r5, r0
 8008da2:	460c      	mov	r4, r1
 8008da4:	b976      	cbnz	r6, 8008dc4 <_Bfree+0x28>
 8008da6:	2010      	movs	r0, #16
 8008da8:	f7ff ff90 	bl	8008ccc <malloc>
 8008dac:	4602      	mov	r2, r0
 8008dae:	6268      	str	r0, [r5, #36]	; 0x24
 8008db0:	b920      	cbnz	r0, 8008dbc <_Bfree+0x20>
 8008db2:	4b09      	ldr	r3, [pc, #36]	; (8008dd8 <_Bfree+0x3c>)
 8008db4:	4809      	ldr	r0, [pc, #36]	; (8008ddc <_Bfree+0x40>)
 8008db6:	218a      	movs	r1, #138	; 0x8a
 8008db8:	f000 ff00 	bl	8009bbc <__assert_func>
 8008dbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008dc0:	6006      	str	r6, [r0, #0]
 8008dc2:	60c6      	str	r6, [r0, #12]
 8008dc4:	b13c      	cbz	r4, 8008dd6 <_Bfree+0x3a>
 8008dc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008dc8:	6862      	ldr	r2, [r4, #4]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008dd0:	6021      	str	r1, [r4, #0]
 8008dd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008dd6:	bd70      	pop	{r4, r5, r6, pc}
 8008dd8:	0800a956 	.word	0x0800a956
 8008ddc:	0800aa54 	.word	0x0800aa54

08008de0 <__multadd>:
 8008de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008de4:	690d      	ldr	r5, [r1, #16]
 8008de6:	4607      	mov	r7, r0
 8008de8:	460c      	mov	r4, r1
 8008dea:	461e      	mov	r6, r3
 8008dec:	f101 0c14 	add.w	ip, r1, #20
 8008df0:	2000      	movs	r0, #0
 8008df2:	f8dc 3000 	ldr.w	r3, [ip]
 8008df6:	b299      	uxth	r1, r3
 8008df8:	fb02 6101 	mla	r1, r2, r1, r6
 8008dfc:	0c1e      	lsrs	r6, r3, #16
 8008dfe:	0c0b      	lsrs	r3, r1, #16
 8008e00:	fb02 3306 	mla	r3, r2, r6, r3
 8008e04:	b289      	uxth	r1, r1
 8008e06:	3001      	adds	r0, #1
 8008e08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e0c:	4285      	cmp	r5, r0
 8008e0e:	f84c 1b04 	str.w	r1, [ip], #4
 8008e12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e16:	dcec      	bgt.n	8008df2 <__multadd+0x12>
 8008e18:	b30e      	cbz	r6, 8008e5e <__multadd+0x7e>
 8008e1a:	68a3      	ldr	r3, [r4, #8]
 8008e1c:	42ab      	cmp	r3, r5
 8008e1e:	dc19      	bgt.n	8008e54 <__multadd+0x74>
 8008e20:	6861      	ldr	r1, [r4, #4]
 8008e22:	4638      	mov	r0, r7
 8008e24:	3101      	adds	r1, #1
 8008e26:	f7ff ff79 	bl	8008d1c <_Balloc>
 8008e2a:	4680      	mov	r8, r0
 8008e2c:	b928      	cbnz	r0, 8008e3a <__multadd+0x5a>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	4b0c      	ldr	r3, [pc, #48]	; (8008e64 <__multadd+0x84>)
 8008e32:	480d      	ldr	r0, [pc, #52]	; (8008e68 <__multadd+0x88>)
 8008e34:	21b5      	movs	r1, #181	; 0xb5
 8008e36:	f000 fec1 	bl	8009bbc <__assert_func>
 8008e3a:	6922      	ldr	r2, [r4, #16]
 8008e3c:	3202      	adds	r2, #2
 8008e3e:	f104 010c 	add.w	r1, r4, #12
 8008e42:	0092      	lsls	r2, r2, #2
 8008e44:	300c      	adds	r0, #12
 8008e46:	f7ff ff5b 	bl	8008d00 <memcpy>
 8008e4a:	4621      	mov	r1, r4
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	f7ff ffa5 	bl	8008d9c <_Bfree>
 8008e52:	4644      	mov	r4, r8
 8008e54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e58:	3501      	adds	r5, #1
 8008e5a:	615e      	str	r6, [r3, #20]
 8008e5c:	6125      	str	r5, [r4, #16]
 8008e5e:	4620      	mov	r0, r4
 8008e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e64:	0800a9c8 	.word	0x0800a9c8
 8008e68:	0800aa54 	.word	0x0800aa54

08008e6c <__s2b>:
 8008e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e70:	460c      	mov	r4, r1
 8008e72:	4615      	mov	r5, r2
 8008e74:	461f      	mov	r7, r3
 8008e76:	2209      	movs	r2, #9
 8008e78:	3308      	adds	r3, #8
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e80:	2100      	movs	r1, #0
 8008e82:	2201      	movs	r2, #1
 8008e84:	429a      	cmp	r2, r3
 8008e86:	db09      	blt.n	8008e9c <__s2b+0x30>
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7ff ff47 	bl	8008d1c <_Balloc>
 8008e8e:	b940      	cbnz	r0, 8008ea2 <__s2b+0x36>
 8008e90:	4602      	mov	r2, r0
 8008e92:	4b19      	ldr	r3, [pc, #100]	; (8008ef8 <__s2b+0x8c>)
 8008e94:	4819      	ldr	r0, [pc, #100]	; (8008efc <__s2b+0x90>)
 8008e96:	21ce      	movs	r1, #206	; 0xce
 8008e98:	f000 fe90 	bl	8009bbc <__assert_func>
 8008e9c:	0052      	lsls	r2, r2, #1
 8008e9e:	3101      	adds	r1, #1
 8008ea0:	e7f0      	b.n	8008e84 <__s2b+0x18>
 8008ea2:	9b08      	ldr	r3, [sp, #32]
 8008ea4:	6143      	str	r3, [r0, #20]
 8008ea6:	2d09      	cmp	r5, #9
 8008ea8:	f04f 0301 	mov.w	r3, #1
 8008eac:	6103      	str	r3, [r0, #16]
 8008eae:	dd16      	ble.n	8008ede <__s2b+0x72>
 8008eb0:	f104 0909 	add.w	r9, r4, #9
 8008eb4:	46c8      	mov	r8, r9
 8008eb6:	442c      	add	r4, r5
 8008eb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008ebc:	4601      	mov	r1, r0
 8008ebe:	3b30      	subs	r3, #48	; 0x30
 8008ec0:	220a      	movs	r2, #10
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f7ff ff8c 	bl	8008de0 <__multadd>
 8008ec8:	45a0      	cmp	r8, r4
 8008eca:	d1f5      	bne.n	8008eb8 <__s2b+0x4c>
 8008ecc:	f1a5 0408 	sub.w	r4, r5, #8
 8008ed0:	444c      	add	r4, r9
 8008ed2:	1b2d      	subs	r5, r5, r4
 8008ed4:	1963      	adds	r3, r4, r5
 8008ed6:	42bb      	cmp	r3, r7
 8008ed8:	db04      	blt.n	8008ee4 <__s2b+0x78>
 8008eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ede:	340a      	adds	r4, #10
 8008ee0:	2509      	movs	r5, #9
 8008ee2:	e7f6      	b.n	8008ed2 <__s2b+0x66>
 8008ee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ee8:	4601      	mov	r1, r0
 8008eea:	3b30      	subs	r3, #48	; 0x30
 8008eec:	220a      	movs	r2, #10
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f7ff ff76 	bl	8008de0 <__multadd>
 8008ef4:	e7ee      	b.n	8008ed4 <__s2b+0x68>
 8008ef6:	bf00      	nop
 8008ef8:	0800a9c8 	.word	0x0800a9c8
 8008efc:	0800aa54 	.word	0x0800aa54

08008f00 <__hi0bits>:
 8008f00:	0c03      	lsrs	r3, r0, #16
 8008f02:	041b      	lsls	r3, r3, #16
 8008f04:	b9d3      	cbnz	r3, 8008f3c <__hi0bits+0x3c>
 8008f06:	0400      	lsls	r0, r0, #16
 8008f08:	2310      	movs	r3, #16
 8008f0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f0e:	bf04      	itt	eq
 8008f10:	0200      	lsleq	r0, r0, #8
 8008f12:	3308      	addeq	r3, #8
 8008f14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f18:	bf04      	itt	eq
 8008f1a:	0100      	lsleq	r0, r0, #4
 8008f1c:	3304      	addeq	r3, #4
 8008f1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f22:	bf04      	itt	eq
 8008f24:	0080      	lsleq	r0, r0, #2
 8008f26:	3302      	addeq	r3, #2
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	db05      	blt.n	8008f38 <__hi0bits+0x38>
 8008f2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f30:	f103 0301 	add.w	r3, r3, #1
 8008f34:	bf08      	it	eq
 8008f36:	2320      	moveq	r3, #32
 8008f38:	4618      	mov	r0, r3
 8008f3a:	4770      	bx	lr
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	e7e4      	b.n	8008f0a <__hi0bits+0xa>

08008f40 <__lo0bits>:
 8008f40:	6803      	ldr	r3, [r0, #0]
 8008f42:	f013 0207 	ands.w	r2, r3, #7
 8008f46:	4601      	mov	r1, r0
 8008f48:	d00b      	beq.n	8008f62 <__lo0bits+0x22>
 8008f4a:	07da      	lsls	r2, r3, #31
 8008f4c:	d423      	bmi.n	8008f96 <__lo0bits+0x56>
 8008f4e:	0798      	lsls	r0, r3, #30
 8008f50:	bf49      	itett	mi
 8008f52:	085b      	lsrmi	r3, r3, #1
 8008f54:	089b      	lsrpl	r3, r3, #2
 8008f56:	2001      	movmi	r0, #1
 8008f58:	600b      	strmi	r3, [r1, #0]
 8008f5a:	bf5c      	itt	pl
 8008f5c:	600b      	strpl	r3, [r1, #0]
 8008f5e:	2002      	movpl	r0, #2
 8008f60:	4770      	bx	lr
 8008f62:	b298      	uxth	r0, r3
 8008f64:	b9a8      	cbnz	r0, 8008f92 <__lo0bits+0x52>
 8008f66:	0c1b      	lsrs	r3, r3, #16
 8008f68:	2010      	movs	r0, #16
 8008f6a:	b2da      	uxtb	r2, r3
 8008f6c:	b90a      	cbnz	r2, 8008f72 <__lo0bits+0x32>
 8008f6e:	3008      	adds	r0, #8
 8008f70:	0a1b      	lsrs	r3, r3, #8
 8008f72:	071a      	lsls	r2, r3, #28
 8008f74:	bf04      	itt	eq
 8008f76:	091b      	lsreq	r3, r3, #4
 8008f78:	3004      	addeq	r0, #4
 8008f7a:	079a      	lsls	r2, r3, #30
 8008f7c:	bf04      	itt	eq
 8008f7e:	089b      	lsreq	r3, r3, #2
 8008f80:	3002      	addeq	r0, #2
 8008f82:	07da      	lsls	r2, r3, #31
 8008f84:	d403      	bmi.n	8008f8e <__lo0bits+0x4e>
 8008f86:	085b      	lsrs	r3, r3, #1
 8008f88:	f100 0001 	add.w	r0, r0, #1
 8008f8c:	d005      	beq.n	8008f9a <__lo0bits+0x5a>
 8008f8e:	600b      	str	r3, [r1, #0]
 8008f90:	4770      	bx	lr
 8008f92:	4610      	mov	r0, r2
 8008f94:	e7e9      	b.n	8008f6a <__lo0bits+0x2a>
 8008f96:	2000      	movs	r0, #0
 8008f98:	4770      	bx	lr
 8008f9a:	2020      	movs	r0, #32
 8008f9c:	4770      	bx	lr
	...

08008fa0 <__i2b>:
 8008fa0:	b510      	push	{r4, lr}
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	2101      	movs	r1, #1
 8008fa6:	f7ff feb9 	bl	8008d1c <_Balloc>
 8008faa:	4602      	mov	r2, r0
 8008fac:	b928      	cbnz	r0, 8008fba <__i2b+0x1a>
 8008fae:	4b05      	ldr	r3, [pc, #20]	; (8008fc4 <__i2b+0x24>)
 8008fb0:	4805      	ldr	r0, [pc, #20]	; (8008fc8 <__i2b+0x28>)
 8008fb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008fb6:	f000 fe01 	bl	8009bbc <__assert_func>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	6144      	str	r4, [r0, #20]
 8008fbe:	6103      	str	r3, [r0, #16]
 8008fc0:	bd10      	pop	{r4, pc}
 8008fc2:	bf00      	nop
 8008fc4:	0800a9c8 	.word	0x0800a9c8
 8008fc8:	0800aa54 	.word	0x0800aa54

08008fcc <__multiply>:
 8008fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	4691      	mov	r9, r2
 8008fd2:	690a      	ldr	r2, [r1, #16]
 8008fd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	bfb8      	it	lt
 8008fdc:	460b      	movlt	r3, r1
 8008fde:	460c      	mov	r4, r1
 8008fe0:	bfbc      	itt	lt
 8008fe2:	464c      	movlt	r4, r9
 8008fe4:	4699      	movlt	r9, r3
 8008fe6:	6927      	ldr	r7, [r4, #16]
 8008fe8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fec:	68a3      	ldr	r3, [r4, #8]
 8008fee:	6861      	ldr	r1, [r4, #4]
 8008ff0:	eb07 060a 	add.w	r6, r7, sl
 8008ff4:	42b3      	cmp	r3, r6
 8008ff6:	b085      	sub	sp, #20
 8008ff8:	bfb8      	it	lt
 8008ffa:	3101      	addlt	r1, #1
 8008ffc:	f7ff fe8e 	bl	8008d1c <_Balloc>
 8009000:	b930      	cbnz	r0, 8009010 <__multiply+0x44>
 8009002:	4602      	mov	r2, r0
 8009004:	4b44      	ldr	r3, [pc, #272]	; (8009118 <__multiply+0x14c>)
 8009006:	4845      	ldr	r0, [pc, #276]	; (800911c <__multiply+0x150>)
 8009008:	f240 115d 	movw	r1, #349	; 0x15d
 800900c:	f000 fdd6 	bl	8009bbc <__assert_func>
 8009010:	f100 0514 	add.w	r5, r0, #20
 8009014:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009018:	462b      	mov	r3, r5
 800901a:	2200      	movs	r2, #0
 800901c:	4543      	cmp	r3, r8
 800901e:	d321      	bcc.n	8009064 <__multiply+0x98>
 8009020:	f104 0314 	add.w	r3, r4, #20
 8009024:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009028:	f109 0314 	add.w	r3, r9, #20
 800902c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009030:	9202      	str	r2, [sp, #8]
 8009032:	1b3a      	subs	r2, r7, r4
 8009034:	3a15      	subs	r2, #21
 8009036:	f022 0203 	bic.w	r2, r2, #3
 800903a:	3204      	adds	r2, #4
 800903c:	f104 0115 	add.w	r1, r4, #21
 8009040:	428f      	cmp	r7, r1
 8009042:	bf38      	it	cc
 8009044:	2204      	movcc	r2, #4
 8009046:	9201      	str	r2, [sp, #4]
 8009048:	9a02      	ldr	r2, [sp, #8]
 800904a:	9303      	str	r3, [sp, #12]
 800904c:	429a      	cmp	r2, r3
 800904e:	d80c      	bhi.n	800906a <__multiply+0x9e>
 8009050:	2e00      	cmp	r6, #0
 8009052:	dd03      	ble.n	800905c <__multiply+0x90>
 8009054:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009058:	2b00      	cmp	r3, #0
 800905a:	d05a      	beq.n	8009112 <__multiply+0x146>
 800905c:	6106      	str	r6, [r0, #16]
 800905e:	b005      	add	sp, #20
 8009060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009064:	f843 2b04 	str.w	r2, [r3], #4
 8009068:	e7d8      	b.n	800901c <__multiply+0x50>
 800906a:	f8b3 a000 	ldrh.w	sl, [r3]
 800906e:	f1ba 0f00 	cmp.w	sl, #0
 8009072:	d024      	beq.n	80090be <__multiply+0xf2>
 8009074:	f104 0e14 	add.w	lr, r4, #20
 8009078:	46a9      	mov	r9, r5
 800907a:	f04f 0c00 	mov.w	ip, #0
 800907e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009082:	f8d9 1000 	ldr.w	r1, [r9]
 8009086:	fa1f fb82 	uxth.w	fp, r2
 800908a:	b289      	uxth	r1, r1
 800908c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009090:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009094:	f8d9 2000 	ldr.w	r2, [r9]
 8009098:	4461      	add	r1, ip
 800909a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800909e:	fb0a c20b 	mla	r2, sl, fp, ip
 80090a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090a6:	b289      	uxth	r1, r1
 80090a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80090ac:	4577      	cmp	r7, lr
 80090ae:	f849 1b04 	str.w	r1, [r9], #4
 80090b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80090b6:	d8e2      	bhi.n	800907e <__multiply+0xb2>
 80090b8:	9a01      	ldr	r2, [sp, #4]
 80090ba:	f845 c002 	str.w	ip, [r5, r2]
 80090be:	9a03      	ldr	r2, [sp, #12]
 80090c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80090c4:	3304      	adds	r3, #4
 80090c6:	f1b9 0f00 	cmp.w	r9, #0
 80090ca:	d020      	beq.n	800910e <__multiply+0x142>
 80090cc:	6829      	ldr	r1, [r5, #0]
 80090ce:	f104 0c14 	add.w	ip, r4, #20
 80090d2:	46ae      	mov	lr, r5
 80090d4:	f04f 0a00 	mov.w	sl, #0
 80090d8:	f8bc b000 	ldrh.w	fp, [ip]
 80090dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80090e0:	fb09 220b 	mla	r2, r9, fp, r2
 80090e4:	4492      	add	sl, r2
 80090e6:	b289      	uxth	r1, r1
 80090e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80090ec:	f84e 1b04 	str.w	r1, [lr], #4
 80090f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80090f4:	f8be 1000 	ldrh.w	r1, [lr]
 80090f8:	0c12      	lsrs	r2, r2, #16
 80090fa:	fb09 1102 	mla	r1, r9, r2, r1
 80090fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009102:	4567      	cmp	r7, ip
 8009104:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009108:	d8e6      	bhi.n	80090d8 <__multiply+0x10c>
 800910a:	9a01      	ldr	r2, [sp, #4]
 800910c:	50a9      	str	r1, [r5, r2]
 800910e:	3504      	adds	r5, #4
 8009110:	e79a      	b.n	8009048 <__multiply+0x7c>
 8009112:	3e01      	subs	r6, #1
 8009114:	e79c      	b.n	8009050 <__multiply+0x84>
 8009116:	bf00      	nop
 8009118:	0800a9c8 	.word	0x0800a9c8
 800911c:	0800aa54 	.word	0x0800aa54

08009120 <__pow5mult>:
 8009120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009124:	4615      	mov	r5, r2
 8009126:	f012 0203 	ands.w	r2, r2, #3
 800912a:	4606      	mov	r6, r0
 800912c:	460f      	mov	r7, r1
 800912e:	d007      	beq.n	8009140 <__pow5mult+0x20>
 8009130:	4c25      	ldr	r4, [pc, #148]	; (80091c8 <__pow5mult+0xa8>)
 8009132:	3a01      	subs	r2, #1
 8009134:	2300      	movs	r3, #0
 8009136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800913a:	f7ff fe51 	bl	8008de0 <__multadd>
 800913e:	4607      	mov	r7, r0
 8009140:	10ad      	asrs	r5, r5, #2
 8009142:	d03d      	beq.n	80091c0 <__pow5mult+0xa0>
 8009144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009146:	b97c      	cbnz	r4, 8009168 <__pow5mult+0x48>
 8009148:	2010      	movs	r0, #16
 800914a:	f7ff fdbf 	bl	8008ccc <malloc>
 800914e:	4602      	mov	r2, r0
 8009150:	6270      	str	r0, [r6, #36]	; 0x24
 8009152:	b928      	cbnz	r0, 8009160 <__pow5mult+0x40>
 8009154:	4b1d      	ldr	r3, [pc, #116]	; (80091cc <__pow5mult+0xac>)
 8009156:	481e      	ldr	r0, [pc, #120]	; (80091d0 <__pow5mult+0xb0>)
 8009158:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800915c:	f000 fd2e 	bl	8009bbc <__assert_func>
 8009160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009164:	6004      	str	r4, [r0, #0]
 8009166:	60c4      	str	r4, [r0, #12]
 8009168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800916c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009170:	b94c      	cbnz	r4, 8009186 <__pow5mult+0x66>
 8009172:	f240 2171 	movw	r1, #625	; 0x271
 8009176:	4630      	mov	r0, r6
 8009178:	f7ff ff12 	bl	8008fa0 <__i2b>
 800917c:	2300      	movs	r3, #0
 800917e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009182:	4604      	mov	r4, r0
 8009184:	6003      	str	r3, [r0, #0]
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	07eb      	lsls	r3, r5, #31
 800918c:	d50a      	bpl.n	80091a4 <__pow5mult+0x84>
 800918e:	4639      	mov	r1, r7
 8009190:	4622      	mov	r2, r4
 8009192:	4630      	mov	r0, r6
 8009194:	f7ff ff1a 	bl	8008fcc <__multiply>
 8009198:	4639      	mov	r1, r7
 800919a:	4680      	mov	r8, r0
 800919c:	4630      	mov	r0, r6
 800919e:	f7ff fdfd 	bl	8008d9c <_Bfree>
 80091a2:	4647      	mov	r7, r8
 80091a4:	106d      	asrs	r5, r5, #1
 80091a6:	d00b      	beq.n	80091c0 <__pow5mult+0xa0>
 80091a8:	6820      	ldr	r0, [r4, #0]
 80091aa:	b938      	cbnz	r0, 80091bc <__pow5mult+0x9c>
 80091ac:	4622      	mov	r2, r4
 80091ae:	4621      	mov	r1, r4
 80091b0:	4630      	mov	r0, r6
 80091b2:	f7ff ff0b 	bl	8008fcc <__multiply>
 80091b6:	6020      	str	r0, [r4, #0]
 80091b8:	f8c0 9000 	str.w	r9, [r0]
 80091bc:	4604      	mov	r4, r0
 80091be:	e7e4      	b.n	800918a <__pow5mult+0x6a>
 80091c0:	4638      	mov	r0, r7
 80091c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091c6:	bf00      	nop
 80091c8:	0800aba0 	.word	0x0800aba0
 80091cc:	0800a956 	.word	0x0800a956
 80091d0:	0800aa54 	.word	0x0800aa54

080091d4 <__lshift>:
 80091d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d8:	460c      	mov	r4, r1
 80091da:	6849      	ldr	r1, [r1, #4]
 80091dc:	6923      	ldr	r3, [r4, #16]
 80091de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091e2:	68a3      	ldr	r3, [r4, #8]
 80091e4:	4607      	mov	r7, r0
 80091e6:	4691      	mov	r9, r2
 80091e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091ec:	f108 0601 	add.w	r6, r8, #1
 80091f0:	42b3      	cmp	r3, r6
 80091f2:	db0b      	blt.n	800920c <__lshift+0x38>
 80091f4:	4638      	mov	r0, r7
 80091f6:	f7ff fd91 	bl	8008d1c <_Balloc>
 80091fa:	4605      	mov	r5, r0
 80091fc:	b948      	cbnz	r0, 8009212 <__lshift+0x3e>
 80091fe:	4602      	mov	r2, r0
 8009200:	4b2a      	ldr	r3, [pc, #168]	; (80092ac <__lshift+0xd8>)
 8009202:	482b      	ldr	r0, [pc, #172]	; (80092b0 <__lshift+0xdc>)
 8009204:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009208:	f000 fcd8 	bl	8009bbc <__assert_func>
 800920c:	3101      	adds	r1, #1
 800920e:	005b      	lsls	r3, r3, #1
 8009210:	e7ee      	b.n	80091f0 <__lshift+0x1c>
 8009212:	2300      	movs	r3, #0
 8009214:	f100 0114 	add.w	r1, r0, #20
 8009218:	f100 0210 	add.w	r2, r0, #16
 800921c:	4618      	mov	r0, r3
 800921e:	4553      	cmp	r3, sl
 8009220:	db37      	blt.n	8009292 <__lshift+0xbe>
 8009222:	6920      	ldr	r0, [r4, #16]
 8009224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009228:	f104 0314 	add.w	r3, r4, #20
 800922c:	f019 091f 	ands.w	r9, r9, #31
 8009230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009234:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009238:	d02f      	beq.n	800929a <__lshift+0xc6>
 800923a:	f1c9 0e20 	rsb	lr, r9, #32
 800923e:	468a      	mov	sl, r1
 8009240:	f04f 0c00 	mov.w	ip, #0
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	fa02 f209 	lsl.w	r2, r2, r9
 800924a:	ea42 020c 	orr.w	r2, r2, ip
 800924e:	f84a 2b04 	str.w	r2, [sl], #4
 8009252:	f853 2b04 	ldr.w	r2, [r3], #4
 8009256:	4298      	cmp	r0, r3
 8009258:	fa22 fc0e 	lsr.w	ip, r2, lr
 800925c:	d8f2      	bhi.n	8009244 <__lshift+0x70>
 800925e:	1b03      	subs	r3, r0, r4
 8009260:	3b15      	subs	r3, #21
 8009262:	f023 0303 	bic.w	r3, r3, #3
 8009266:	3304      	adds	r3, #4
 8009268:	f104 0215 	add.w	r2, r4, #21
 800926c:	4290      	cmp	r0, r2
 800926e:	bf38      	it	cc
 8009270:	2304      	movcc	r3, #4
 8009272:	f841 c003 	str.w	ip, [r1, r3]
 8009276:	f1bc 0f00 	cmp.w	ip, #0
 800927a:	d001      	beq.n	8009280 <__lshift+0xac>
 800927c:	f108 0602 	add.w	r6, r8, #2
 8009280:	3e01      	subs	r6, #1
 8009282:	4638      	mov	r0, r7
 8009284:	612e      	str	r6, [r5, #16]
 8009286:	4621      	mov	r1, r4
 8009288:	f7ff fd88 	bl	8008d9c <_Bfree>
 800928c:	4628      	mov	r0, r5
 800928e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009292:	f842 0f04 	str.w	r0, [r2, #4]!
 8009296:	3301      	adds	r3, #1
 8009298:	e7c1      	b.n	800921e <__lshift+0x4a>
 800929a:	3904      	subs	r1, #4
 800929c:	f853 2b04 	ldr.w	r2, [r3], #4
 80092a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80092a4:	4298      	cmp	r0, r3
 80092a6:	d8f9      	bhi.n	800929c <__lshift+0xc8>
 80092a8:	e7ea      	b.n	8009280 <__lshift+0xac>
 80092aa:	bf00      	nop
 80092ac:	0800a9c8 	.word	0x0800a9c8
 80092b0:	0800aa54 	.word	0x0800aa54

080092b4 <__mcmp>:
 80092b4:	b530      	push	{r4, r5, lr}
 80092b6:	6902      	ldr	r2, [r0, #16]
 80092b8:	690c      	ldr	r4, [r1, #16]
 80092ba:	1b12      	subs	r2, r2, r4
 80092bc:	d10e      	bne.n	80092dc <__mcmp+0x28>
 80092be:	f100 0314 	add.w	r3, r0, #20
 80092c2:	3114      	adds	r1, #20
 80092c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80092c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80092cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80092d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80092d4:	42a5      	cmp	r5, r4
 80092d6:	d003      	beq.n	80092e0 <__mcmp+0x2c>
 80092d8:	d305      	bcc.n	80092e6 <__mcmp+0x32>
 80092da:	2201      	movs	r2, #1
 80092dc:	4610      	mov	r0, r2
 80092de:	bd30      	pop	{r4, r5, pc}
 80092e0:	4283      	cmp	r3, r0
 80092e2:	d3f3      	bcc.n	80092cc <__mcmp+0x18>
 80092e4:	e7fa      	b.n	80092dc <__mcmp+0x28>
 80092e6:	f04f 32ff 	mov.w	r2, #4294967295
 80092ea:	e7f7      	b.n	80092dc <__mcmp+0x28>

080092ec <__mdiff>:
 80092ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	460c      	mov	r4, r1
 80092f2:	4606      	mov	r6, r0
 80092f4:	4611      	mov	r1, r2
 80092f6:	4620      	mov	r0, r4
 80092f8:	4690      	mov	r8, r2
 80092fa:	f7ff ffdb 	bl	80092b4 <__mcmp>
 80092fe:	1e05      	subs	r5, r0, #0
 8009300:	d110      	bne.n	8009324 <__mdiff+0x38>
 8009302:	4629      	mov	r1, r5
 8009304:	4630      	mov	r0, r6
 8009306:	f7ff fd09 	bl	8008d1c <_Balloc>
 800930a:	b930      	cbnz	r0, 800931a <__mdiff+0x2e>
 800930c:	4b3a      	ldr	r3, [pc, #232]	; (80093f8 <__mdiff+0x10c>)
 800930e:	4602      	mov	r2, r0
 8009310:	f240 2132 	movw	r1, #562	; 0x232
 8009314:	4839      	ldr	r0, [pc, #228]	; (80093fc <__mdiff+0x110>)
 8009316:	f000 fc51 	bl	8009bbc <__assert_func>
 800931a:	2301      	movs	r3, #1
 800931c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009324:	bfa4      	itt	ge
 8009326:	4643      	movge	r3, r8
 8009328:	46a0      	movge	r8, r4
 800932a:	4630      	mov	r0, r6
 800932c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009330:	bfa6      	itte	ge
 8009332:	461c      	movge	r4, r3
 8009334:	2500      	movge	r5, #0
 8009336:	2501      	movlt	r5, #1
 8009338:	f7ff fcf0 	bl	8008d1c <_Balloc>
 800933c:	b920      	cbnz	r0, 8009348 <__mdiff+0x5c>
 800933e:	4b2e      	ldr	r3, [pc, #184]	; (80093f8 <__mdiff+0x10c>)
 8009340:	4602      	mov	r2, r0
 8009342:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009346:	e7e5      	b.n	8009314 <__mdiff+0x28>
 8009348:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800934c:	6926      	ldr	r6, [r4, #16]
 800934e:	60c5      	str	r5, [r0, #12]
 8009350:	f104 0914 	add.w	r9, r4, #20
 8009354:	f108 0514 	add.w	r5, r8, #20
 8009358:	f100 0e14 	add.w	lr, r0, #20
 800935c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009360:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009364:	f108 0210 	add.w	r2, r8, #16
 8009368:	46f2      	mov	sl, lr
 800936a:	2100      	movs	r1, #0
 800936c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009370:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009374:	fa1f f883 	uxth.w	r8, r3
 8009378:	fa11 f18b 	uxtah	r1, r1, fp
 800937c:	0c1b      	lsrs	r3, r3, #16
 800937e:	eba1 0808 	sub.w	r8, r1, r8
 8009382:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009386:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800938a:	fa1f f888 	uxth.w	r8, r8
 800938e:	1419      	asrs	r1, r3, #16
 8009390:	454e      	cmp	r6, r9
 8009392:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009396:	f84a 3b04 	str.w	r3, [sl], #4
 800939a:	d8e7      	bhi.n	800936c <__mdiff+0x80>
 800939c:	1b33      	subs	r3, r6, r4
 800939e:	3b15      	subs	r3, #21
 80093a0:	f023 0303 	bic.w	r3, r3, #3
 80093a4:	3304      	adds	r3, #4
 80093a6:	3415      	adds	r4, #21
 80093a8:	42a6      	cmp	r6, r4
 80093aa:	bf38      	it	cc
 80093ac:	2304      	movcc	r3, #4
 80093ae:	441d      	add	r5, r3
 80093b0:	4473      	add	r3, lr
 80093b2:	469e      	mov	lr, r3
 80093b4:	462e      	mov	r6, r5
 80093b6:	4566      	cmp	r6, ip
 80093b8:	d30e      	bcc.n	80093d8 <__mdiff+0xec>
 80093ba:	f10c 0203 	add.w	r2, ip, #3
 80093be:	1b52      	subs	r2, r2, r5
 80093c0:	f022 0203 	bic.w	r2, r2, #3
 80093c4:	3d03      	subs	r5, #3
 80093c6:	45ac      	cmp	ip, r5
 80093c8:	bf38      	it	cc
 80093ca:	2200      	movcc	r2, #0
 80093cc:	441a      	add	r2, r3
 80093ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80093d2:	b17b      	cbz	r3, 80093f4 <__mdiff+0x108>
 80093d4:	6107      	str	r7, [r0, #16]
 80093d6:	e7a3      	b.n	8009320 <__mdiff+0x34>
 80093d8:	f856 8b04 	ldr.w	r8, [r6], #4
 80093dc:	fa11 f288 	uxtah	r2, r1, r8
 80093e0:	1414      	asrs	r4, r2, #16
 80093e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80093e6:	b292      	uxth	r2, r2
 80093e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80093ec:	f84e 2b04 	str.w	r2, [lr], #4
 80093f0:	1421      	asrs	r1, r4, #16
 80093f2:	e7e0      	b.n	80093b6 <__mdiff+0xca>
 80093f4:	3f01      	subs	r7, #1
 80093f6:	e7ea      	b.n	80093ce <__mdiff+0xe2>
 80093f8:	0800a9c8 	.word	0x0800a9c8
 80093fc:	0800aa54 	.word	0x0800aa54

08009400 <__ulp>:
 8009400:	b082      	sub	sp, #8
 8009402:	ed8d 0b00 	vstr	d0, [sp]
 8009406:	9b01      	ldr	r3, [sp, #4]
 8009408:	4912      	ldr	r1, [pc, #72]	; (8009454 <__ulp+0x54>)
 800940a:	4019      	ands	r1, r3
 800940c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009410:	2900      	cmp	r1, #0
 8009412:	dd05      	ble.n	8009420 <__ulp+0x20>
 8009414:	2200      	movs	r2, #0
 8009416:	460b      	mov	r3, r1
 8009418:	ec43 2b10 	vmov	d0, r2, r3
 800941c:	b002      	add	sp, #8
 800941e:	4770      	bx	lr
 8009420:	4249      	negs	r1, r1
 8009422:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009426:	ea4f 5021 	mov.w	r0, r1, asr #20
 800942a:	f04f 0200 	mov.w	r2, #0
 800942e:	f04f 0300 	mov.w	r3, #0
 8009432:	da04      	bge.n	800943e <__ulp+0x3e>
 8009434:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009438:	fa41 f300 	asr.w	r3, r1, r0
 800943c:	e7ec      	b.n	8009418 <__ulp+0x18>
 800943e:	f1a0 0114 	sub.w	r1, r0, #20
 8009442:	291e      	cmp	r1, #30
 8009444:	bfda      	itte	le
 8009446:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800944a:	fa20 f101 	lsrle.w	r1, r0, r1
 800944e:	2101      	movgt	r1, #1
 8009450:	460a      	mov	r2, r1
 8009452:	e7e1      	b.n	8009418 <__ulp+0x18>
 8009454:	7ff00000 	.word	0x7ff00000

08009458 <__b2d>:
 8009458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945a:	6905      	ldr	r5, [r0, #16]
 800945c:	f100 0714 	add.w	r7, r0, #20
 8009460:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009464:	1f2e      	subs	r6, r5, #4
 8009466:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800946a:	4620      	mov	r0, r4
 800946c:	f7ff fd48 	bl	8008f00 <__hi0bits>
 8009470:	f1c0 0320 	rsb	r3, r0, #32
 8009474:	280a      	cmp	r0, #10
 8009476:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80094f4 <__b2d+0x9c>
 800947a:	600b      	str	r3, [r1, #0]
 800947c:	dc14      	bgt.n	80094a8 <__b2d+0x50>
 800947e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009482:	fa24 f10e 	lsr.w	r1, r4, lr
 8009486:	42b7      	cmp	r7, r6
 8009488:	ea41 030c 	orr.w	r3, r1, ip
 800948c:	bf34      	ite	cc
 800948e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009492:	2100      	movcs	r1, #0
 8009494:	3015      	adds	r0, #21
 8009496:	fa04 f000 	lsl.w	r0, r4, r0
 800949a:	fa21 f10e 	lsr.w	r1, r1, lr
 800949e:	ea40 0201 	orr.w	r2, r0, r1
 80094a2:	ec43 2b10 	vmov	d0, r2, r3
 80094a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094a8:	42b7      	cmp	r7, r6
 80094aa:	bf3a      	itte	cc
 80094ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80094b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80094b4:	2100      	movcs	r1, #0
 80094b6:	380b      	subs	r0, #11
 80094b8:	d017      	beq.n	80094ea <__b2d+0x92>
 80094ba:	f1c0 0c20 	rsb	ip, r0, #32
 80094be:	fa04 f500 	lsl.w	r5, r4, r0
 80094c2:	42be      	cmp	r6, r7
 80094c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80094c8:	ea45 0504 	orr.w	r5, r5, r4
 80094cc:	bf8c      	ite	hi
 80094ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80094d2:	2400      	movls	r4, #0
 80094d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80094d8:	fa01 f000 	lsl.w	r0, r1, r0
 80094dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80094e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80094e4:	ea40 0204 	orr.w	r2, r0, r4
 80094e8:	e7db      	b.n	80094a2 <__b2d+0x4a>
 80094ea:	ea44 030c 	orr.w	r3, r4, ip
 80094ee:	460a      	mov	r2, r1
 80094f0:	e7d7      	b.n	80094a2 <__b2d+0x4a>
 80094f2:	bf00      	nop
 80094f4:	3ff00000 	.word	0x3ff00000

080094f8 <__d2b>:
 80094f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094fc:	4689      	mov	r9, r1
 80094fe:	2101      	movs	r1, #1
 8009500:	ec57 6b10 	vmov	r6, r7, d0
 8009504:	4690      	mov	r8, r2
 8009506:	f7ff fc09 	bl	8008d1c <_Balloc>
 800950a:	4604      	mov	r4, r0
 800950c:	b930      	cbnz	r0, 800951c <__d2b+0x24>
 800950e:	4602      	mov	r2, r0
 8009510:	4b25      	ldr	r3, [pc, #148]	; (80095a8 <__d2b+0xb0>)
 8009512:	4826      	ldr	r0, [pc, #152]	; (80095ac <__d2b+0xb4>)
 8009514:	f240 310a 	movw	r1, #778	; 0x30a
 8009518:	f000 fb50 	bl	8009bbc <__assert_func>
 800951c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009524:	bb35      	cbnz	r5, 8009574 <__d2b+0x7c>
 8009526:	2e00      	cmp	r6, #0
 8009528:	9301      	str	r3, [sp, #4]
 800952a:	d028      	beq.n	800957e <__d2b+0x86>
 800952c:	4668      	mov	r0, sp
 800952e:	9600      	str	r6, [sp, #0]
 8009530:	f7ff fd06 	bl	8008f40 <__lo0bits>
 8009534:	9900      	ldr	r1, [sp, #0]
 8009536:	b300      	cbz	r0, 800957a <__d2b+0x82>
 8009538:	9a01      	ldr	r2, [sp, #4]
 800953a:	f1c0 0320 	rsb	r3, r0, #32
 800953e:	fa02 f303 	lsl.w	r3, r2, r3
 8009542:	430b      	orrs	r3, r1
 8009544:	40c2      	lsrs	r2, r0
 8009546:	6163      	str	r3, [r4, #20]
 8009548:	9201      	str	r2, [sp, #4]
 800954a:	9b01      	ldr	r3, [sp, #4]
 800954c:	61a3      	str	r3, [r4, #24]
 800954e:	2b00      	cmp	r3, #0
 8009550:	bf14      	ite	ne
 8009552:	2202      	movne	r2, #2
 8009554:	2201      	moveq	r2, #1
 8009556:	6122      	str	r2, [r4, #16]
 8009558:	b1d5      	cbz	r5, 8009590 <__d2b+0x98>
 800955a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800955e:	4405      	add	r5, r0
 8009560:	f8c9 5000 	str.w	r5, [r9]
 8009564:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009568:	f8c8 0000 	str.w	r0, [r8]
 800956c:	4620      	mov	r0, r4
 800956e:	b003      	add	sp, #12
 8009570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009578:	e7d5      	b.n	8009526 <__d2b+0x2e>
 800957a:	6161      	str	r1, [r4, #20]
 800957c:	e7e5      	b.n	800954a <__d2b+0x52>
 800957e:	a801      	add	r0, sp, #4
 8009580:	f7ff fcde 	bl	8008f40 <__lo0bits>
 8009584:	9b01      	ldr	r3, [sp, #4]
 8009586:	6163      	str	r3, [r4, #20]
 8009588:	2201      	movs	r2, #1
 800958a:	6122      	str	r2, [r4, #16]
 800958c:	3020      	adds	r0, #32
 800958e:	e7e3      	b.n	8009558 <__d2b+0x60>
 8009590:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009594:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009598:	f8c9 0000 	str.w	r0, [r9]
 800959c:	6918      	ldr	r0, [r3, #16]
 800959e:	f7ff fcaf 	bl	8008f00 <__hi0bits>
 80095a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095a6:	e7df      	b.n	8009568 <__d2b+0x70>
 80095a8:	0800a9c8 	.word	0x0800a9c8
 80095ac:	0800aa54 	.word	0x0800aa54

080095b0 <__ratio>:
 80095b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b4:	4688      	mov	r8, r1
 80095b6:	4669      	mov	r1, sp
 80095b8:	4681      	mov	r9, r0
 80095ba:	f7ff ff4d 	bl	8009458 <__b2d>
 80095be:	a901      	add	r1, sp, #4
 80095c0:	4640      	mov	r0, r8
 80095c2:	ec55 4b10 	vmov	r4, r5, d0
 80095c6:	f7ff ff47 	bl	8009458 <__b2d>
 80095ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80095ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80095d2:	eba3 0c02 	sub.w	ip, r3, r2
 80095d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80095da:	1a9b      	subs	r3, r3, r2
 80095dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80095e0:	ec51 0b10 	vmov	r0, r1, d0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	bfd6      	itet	le
 80095e8:	460a      	movle	r2, r1
 80095ea:	462a      	movgt	r2, r5
 80095ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80095f0:	468b      	mov	fp, r1
 80095f2:	462f      	mov	r7, r5
 80095f4:	bfd4      	ite	le
 80095f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80095fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80095fe:	4620      	mov	r0, r4
 8009600:	ee10 2a10 	vmov	r2, s0
 8009604:	465b      	mov	r3, fp
 8009606:	4639      	mov	r1, r7
 8009608:	f7f7 f920 	bl	800084c <__aeabi_ddiv>
 800960c:	ec41 0b10 	vmov	d0, r0, r1
 8009610:	b003      	add	sp, #12
 8009612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009616 <__copybits>:
 8009616:	3901      	subs	r1, #1
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	1149      	asrs	r1, r1, #5
 800961c:	6914      	ldr	r4, [r2, #16]
 800961e:	3101      	adds	r1, #1
 8009620:	f102 0314 	add.w	r3, r2, #20
 8009624:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009628:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800962c:	1f05      	subs	r5, r0, #4
 800962e:	42a3      	cmp	r3, r4
 8009630:	d30c      	bcc.n	800964c <__copybits+0x36>
 8009632:	1aa3      	subs	r3, r4, r2
 8009634:	3b11      	subs	r3, #17
 8009636:	f023 0303 	bic.w	r3, r3, #3
 800963a:	3211      	adds	r2, #17
 800963c:	42a2      	cmp	r2, r4
 800963e:	bf88      	it	hi
 8009640:	2300      	movhi	r3, #0
 8009642:	4418      	add	r0, r3
 8009644:	2300      	movs	r3, #0
 8009646:	4288      	cmp	r0, r1
 8009648:	d305      	bcc.n	8009656 <__copybits+0x40>
 800964a:	bd70      	pop	{r4, r5, r6, pc}
 800964c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009650:	f845 6f04 	str.w	r6, [r5, #4]!
 8009654:	e7eb      	b.n	800962e <__copybits+0x18>
 8009656:	f840 3b04 	str.w	r3, [r0], #4
 800965a:	e7f4      	b.n	8009646 <__copybits+0x30>

0800965c <__any_on>:
 800965c:	f100 0214 	add.w	r2, r0, #20
 8009660:	6900      	ldr	r0, [r0, #16]
 8009662:	114b      	asrs	r3, r1, #5
 8009664:	4298      	cmp	r0, r3
 8009666:	b510      	push	{r4, lr}
 8009668:	db11      	blt.n	800968e <__any_on+0x32>
 800966a:	dd0a      	ble.n	8009682 <__any_on+0x26>
 800966c:	f011 011f 	ands.w	r1, r1, #31
 8009670:	d007      	beq.n	8009682 <__any_on+0x26>
 8009672:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009676:	fa24 f001 	lsr.w	r0, r4, r1
 800967a:	fa00 f101 	lsl.w	r1, r0, r1
 800967e:	428c      	cmp	r4, r1
 8009680:	d10b      	bne.n	800969a <__any_on+0x3e>
 8009682:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009686:	4293      	cmp	r3, r2
 8009688:	d803      	bhi.n	8009692 <__any_on+0x36>
 800968a:	2000      	movs	r0, #0
 800968c:	bd10      	pop	{r4, pc}
 800968e:	4603      	mov	r3, r0
 8009690:	e7f7      	b.n	8009682 <__any_on+0x26>
 8009692:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009696:	2900      	cmp	r1, #0
 8009698:	d0f5      	beq.n	8009686 <__any_on+0x2a>
 800969a:	2001      	movs	r0, #1
 800969c:	e7f6      	b.n	800968c <__any_on+0x30>

0800969e <_calloc_r>:
 800969e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096a0:	fba1 2402 	umull	r2, r4, r1, r2
 80096a4:	b94c      	cbnz	r4, 80096ba <_calloc_r+0x1c>
 80096a6:	4611      	mov	r1, r2
 80096a8:	9201      	str	r2, [sp, #4]
 80096aa:	f000 f87b 	bl	80097a4 <_malloc_r>
 80096ae:	9a01      	ldr	r2, [sp, #4]
 80096b0:	4605      	mov	r5, r0
 80096b2:	b930      	cbnz	r0, 80096c2 <_calloc_r+0x24>
 80096b4:	4628      	mov	r0, r5
 80096b6:	b003      	add	sp, #12
 80096b8:	bd30      	pop	{r4, r5, pc}
 80096ba:	220c      	movs	r2, #12
 80096bc:	6002      	str	r2, [r0, #0]
 80096be:	2500      	movs	r5, #0
 80096c0:	e7f8      	b.n	80096b4 <_calloc_r+0x16>
 80096c2:	4621      	mov	r1, r4
 80096c4:	f7fc fbc0 	bl	8005e48 <memset>
 80096c8:	e7f4      	b.n	80096b4 <_calloc_r+0x16>
	...

080096cc <_free_r>:
 80096cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096ce:	2900      	cmp	r1, #0
 80096d0:	d044      	beq.n	800975c <_free_r+0x90>
 80096d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096d6:	9001      	str	r0, [sp, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	f1a1 0404 	sub.w	r4, r1, #4
 80096de:	bfb8      	it	lt
 80096e0:	18e4      	addlt	r4, r4, r3
 80096e2:	f000 fab5 	bl	8009c50 <__malloc_lock>
 80096e6:	4a1e      	ldr	r2, [pc, #120]	; (8009760 <_free_r+0x94>)
 80096e8:	9801      	ldr	r0, [sp, #4]
 80096ea:	6813      	ldr	r3, [r2, #0]
 80096ec:	b933      	cbnz	r3, 80096fc <_free_r+0x30>
 80096ee:	6063      	str	r3, [r4, #4]
 80096f0:	6014      	str	r4, [r2, #0]
 80096f2:	b003      	add	sp, #12
 80096f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096f8:	f000 bab0 	b.w	8009c5c <__malloc_unlock>
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	d908      	bls.n	8009712 <_free_r+0x46>
 8009700:	6825      	ldr	r5, [r4, #0]
 8009702:	1961      	adds	r1, r4, r5
 8009704:	428b      	cmp	r3, r1
 8009706:	bf01      	itttt	eq
 8009708:	6819      	ldreq	r1, [r3, #0]
 800970a:	685b      	ldreq	r3, [r3, #4]
 800970c:	1949      	addeq	r1, r1, r5
 800970e:	6021      	streq	r1, [r4, #0]
 8009710:	e7ed      	b.n	80096ee <_free_r+0x22>
 8009712:	461a      	mov	r2, r3
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	b10b      	cbz	r3, 800971c <_free_r+0x50>
 8009718:	42a3      	cmp	r3, r4
 800971a:	d9fa      	bls.n	8009712 <_free_r+0x46>
 800971c:	6811      	ldr	r1, [r2, #0]
 800971e:	1855      	adds	r5, r2, r1
 8009720:	42a5      	cmp	r5, r4
 8009722:	d10b      	bne.n	800973c <_free_r+0x70>
 8009724:	6824      	ldr	r4, [r4, #0]
 8009726:	4421      	add	r1, r4
 8009728:	1854      	adds	r4, r2, r1
 800972a:	42a3      	cmp	r3, r4
 800972c:	6011      	str	r1, [r2, #0]
 800972e:	d1e0      	bne.n	80096f2 <_free_r+0x26>
 8009730:	681c      	ldr	r4, [r3, #0]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	6053      	str	r3, [r2, #4]
 8009736:	4421      	add	r1, r4
 8009738:	6011      	str	r1, [r2, #0]
 800973a:	e7da      	b.n	80096f2 <_free_r+0x26>
 800973c:	d902      	bls.n	8009744 <_free_r+0x78>
 800973e:	230c      	movs	r3, #12
 8009740:	6003      	str	r3, [r0, #0]
 8009742:	e7d6      	b.n	80096f2 <_free_r+0x26>
 8009744:	6825      	ldr	r5, [r4, #0]
 8009746:	1961      	adds	r1, r4, r5
 8009748:	428b      	cmp	r3, r1
 800974a:	bf04      	itt	eq
 800974c:	6819      	ldreq	r1, [r3, #0]
 800974e:	685b      	ldreq	r3, [r3, #4]
 8009750:	6063      	str	r3, [r4, #4]
 8009752:	bf04      	itt	eq
 8009754:	1949      	addeq	r1, r1, r5
 8009756:	6021      	streq	r1, [r4, #0]
 8009758:	6054      	str	r4, [r2, #4]
 800975a:	e7ca      	b.n	80096f2 <_free_r+0x26>
 800975c:	b003      	add	sp, #12
 800975e:	bd30      	pop	{r4, r5, pc}
 8009760:	20000578 	.word	0x20000578

08009764 <sbrk_aligned>:
 8009764:	b570      	push	{r4, r5, r6, lr}
 8009766:	4e0e      	ldr	r6, [pc, #56]	; (80097a0 <sbrk_aligned+0x3c>)
 8009768:	460c      	mov	r4, r1
 800976a:	6831      	ldr	r1, [r6, #0]
 800976c:	4605      	mov	r5, r0
 800976e:	b911      	cbnz	r1, 8009776 <sbrk_aligned+0x12>
 8009770:	f000 f9f2 	bl	8009b58 <_sbrk_r>
 8009774:	6030      	str	r0, [r6, #0]
 8009776:	4621      	mov	r1, r4
 8009778:	4628      	mov	r0, r5
 800977a:	f000 f9ed 	bl	8009b58 <_sbrk_r>
 800977e:	1c43      	adds	r3, r0, #1
 8009780:	d00a      	beq.n	8009798 <sbrk_aligned+0x34>
 8009782:	1cc4      	adds	r4, r0, #3
 8009784:	f024 0403 	bic.w	r4, r4, #3
 8009788:	42a0      	cmp	r0, r4
 800978a:	d007      	beq.n	800979c <sbrk_aligned+0x38>
 800978c:	1a21      	subs	r1, r4, r0
 800978e:	4628      	mov	r0, r5
 8009790:	f000 f9e2 	bl	8009b58 <_sbrk_r>
 8009794:	3001      	adds	r0, #1
 8009796:	d101      	bne.n	800979c <sbrk_aligned+0x38>
 8009798:	f04f 34ff 	mov.w	r4, #4294967295
 800979c:	4620      	mov	r0, r4
 800979e:	bd70      	pop	{r4, r5, r6, pc}
 80097a0:	2000057c 	.word	0x2000057c

080097a4 <_malloc_r>:
 80097a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a8:	1ccd      	adds	r5, r1, #3
 80097aa:	f025 0503 	bic.w	r5, r5, #3
 80097ae:	3508      	adds	r5, #8
 80097b0:	2d0c      	cmp	r5, #12
 80097b2:	bf38      	it	cc
 80097b4:	250c      	movcc	r5, #12
 80097b6:	2d00      	cmp	r5, #0
 80097b8:	4607      	mov	r7, r0
 80097ba:	db01      	blt.n	80097c0 <_malloc_r+0x1c>
 80097bc:	42a9      	cmp	r1, r5
 80097be:	d905      	bls.n	80097cc <_malloc_r+0x28>
 80097c0:	230c      	movs	r3, #12
 80097c2:	603b      	str	r3, [r7, #0]
 80097c4:	2600      	movs	r6, #0
 80097c6:	4630      	mov	r0, r6
 80097c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097cc:	4e2e      	ldr	r6, [pc, #184]	; (8009888 <_malloc_r+0xe4>)
 80097ce:	f000 fa3f 	bl	8009c50 <__malloc_lock>
 80097d2:	6833      	ldr	r3, [r6, #0]
 80097d4:	461c      	mov	r4, r3
 80097d6:	bb34      	cbnz	r4, 8009826 <_malloc_r+0x82>
 80097d8:	4629      	mov	r1, r5
 80097da:	4638      	mov	r0, r7
 80097dc:	f7ff ffc2 	bl	8009764 <sbrk_aligned>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	4604      	mov	r4, r0
 80097e4:	d14d      	bne.n	8009882 <_malloc_r+0xde>
 80097e6:	6834      	ldr	r4, [r6, #0]
 80097e8:	4626      	mov	r6, r4
 80097ea:	2e00      	cmp	r6, #0
 80097ec:	d140      	bne.n	8009870 <_malloc_r+0xcc>
 80097ee:	6823      	ldr	r3, [r4, #0]
 80097f0:	4631      	mov	r1, r6
 80097f2:	4638      	mov	r0, r7
 80097f4:	eb04 0803 	add.w	r8, r4, r3
 80097f8:	f000 f9ae 	bl	8009b58 <_sbrk_r>
 80097fc:	4580      	cmp	r8, r0
 80097fe:	d13a      	bne.n	8009876 <_malloc_r+0xd2>
 8009800:	6821      	ldr	r1, [r4, #0]
 8009802:	3503      	adds	r5, #3
 8009804:	1a6d      	subs	r5, r5, r1
 8009806:	f025 0503 	bic.w	r5, r5, #3
 800980a:	3508      	adds	r5, #8
 800980c:	2d0c      	cmp	r5, #12
 800980e:	bf38      	it	cc
 8009810:	250c      	movcc	r5, #12
 8009812:	4629      	mov	r1, r5
 8009814:	4638      	mov	r0, r7
 8009816:	f7ff ffa5 	bl	8009764 <sbrk_aligned>
 800981a:	3001      	adds	r0, #1
 800981c:	d02b      	beq.n	8009876 <_malloc_r+0xd2>
 800981e:	6823      	ldr	r3, [r4, #0]
 8009820:	442b      	add	r3, r5
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	e00e      	b.n	8009844 <_malloc_r+0xa0>
 8009826:	6822      	ldr	r2, [r4, #0]
 8009828:	1b52      	subs	r2, r2, r5
 800982a:	d41e      	bmi.n	800986a <_malloc_r+0xc6>
 800982c:	2a0b      	cmp	r2, #11
 800982e:	d916      	bls.n	800985e <_malloc_r+0xba>
 8009830:	1961      	adds	r1, r4, r5
 8009832:	42a3      	cmp	r3, r4
 8009834:	6025      	str	r5, [r4, #0]
 8009836:	bf18      	it	ne
 8009838:	6059      	strne	r1, [r3, #4]
 800983a:	6863      	ldr	r3, [r4, #4]
 800983c:	bf08      	it	eq
 800983e:	6031      	streq	r1, [r6, #0]
 8009840:	5162      	str	r2, [r4, r5]
 8009842:	604b      	str	r3, [r1, #4]
 8009844:	4638      	mov	r0, r7
 8009846:	f104 060b 	add.w	r6, r4, #11
 800984a:	f000 fa07 	bl	8009c5c <__malloc_unlock>
 800984e:	f026 0607 	bic.w	r6, r6, #7
 8009852:	1d23      	adds	r3, r4, #4
 8009854:	1af2      	subs	r2, r6, r3
 8009856:	d0b6      	beq.n	80097c6 <_malloc_r+0x22>
 8009858:	1b9b      	subs	r3, r3, r6
 800985a:	50a3      	str	r3, [r4, r2]
 800985c:	e7b3      	b.n	80097c6 <_malloc_r+0x22>
 800985e:	6862      	ldr	r2, [r4, #4]
 8009860:	42a3      	cmp	r3, r4
 8009862:	bf0c      	ite	eq
 8009864:	6032      	streq	r2, [r6, #0]
 8009866:	605a      	strne	r2, [r3, #4]
 8009868:	e7ec      	b.n	8009844 <_malloc_r+0xa0>
 800986a:	4623      	mov	r3, r4
 800986c:	6864      	ldr	r4, [r4, #4]
 800986e:	e7b2      	b.n	80097d6 <_malloc_r+0x32>
 8009870:	4634      	mov	r4, r6
 8009872:	6876      	ldr	r6, [r6, #4]
 8009874:	e7b9      	b.n	80097ea <_malloc_r+0x46>
 8009876:	230c      	movs	r3, #12
 8009878:	603b      	str	r3, [r7, #0]
 800987a:	4638      	mov	r0, r7
 800987c:	f000 f9ee 	bl	8009c5c <__malloc_unlock>
 8009880:	e7a1      	b.n	80097c6 <_malloc_r+0x22>
 8009882:	6025      	str	r5, [r4, #0]
 8009884:	e7de      	b.n	8009844 <_malloc_r+0xa0>
 8009886:	bf00      	nop
 8009888:	20000578 	.word	0x20000578

0800988c <__ssputs_r>:
 800988c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009890:	688e      	ldr	r6, [r1, #8]
 8009892:	429e      	cmp	r6, r3
 8009894:	4682      	mov	sl, r0
 8009896:	460c      	mov	r4, r1
 8009898:	4690      	mov	r8, r2
 800989a:	461f      	mov	r7, r3
 800989c:	d838      	bhi.n	8009910 <__ssputs_r+0x84>
 800989e:	898a      	ldrh	r2, [r1, #12]
 80098a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098a4:	d032      	beq.n	800990c <__ssputs_r+0x80>
 80098a6:	6825      	ldr	r5, [r4, #0]
 80098a8:	6909      	ldr	r1, [r1, #16]
 80098aa:	eba5 0901 	sub.w	r9, r5, r1
 80098ae:	6965      	ldr	r5, [r4, #20]
 80098b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098b8:	3301      	adds	r3, #1
 80098ba:	444b      	add	r3, r9
 80098bc:	106d      	asrs	r5, r5, #1
 80098be:	429d      	cmp	r5, r3
 80098c0:	bf38      	it	cc
 80098c2:	461d      	movcc	r5, r3
 80098c4:	0553      	lsls	r3, r2, #21
 80098c6:	d531      	bpl.n	800992c <__ssputs_r+0xa0>
 80098c8:	4629      	mov	r1, r5
 80098ca:	f7ff ff6b 	bl	80097a4 <_malloc_r>
 80098ce:	4606      	mov	r6, r0
 80098d0:	b950      	cbnz	r0, 80098e8 <__ssputs_r+0x5c>
 80098d2:	230c      	movs	r3, #12
 80098d4:	f8ca 3000 	str.w	r3, [sl]
 80098d8:	89a3      	ldrh	r3, [r4, #12]
 80098da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098de:	81a3      	strh	r3, [r4, #12]
 80098e0:	f04f 30ff 	mov.w	r0, #4294967295
 80098e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e8:	6921      	ldr	r1, [r4, #16]
 80098ea:	464a      	mov	r2, r9
 80098ec:	f7ff fa08 	bl	8008d00 <memcpy>
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80098f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098fa:	81a3      	strh	r3, [r4, #12]
 80098fc:	6126      	str	r6, [r4, #16]
 80098fe:	6165      	str	r5, [r4, #20]
 8009900:	444e      	add	r6, r9
 8009902:	eba5 0509 	sub.w	r5, r5, r9
 8009906:	6026      	str	r6, [r4, #0]
 8009908:	60a5      	str	r5, [r4, #8]
 800990a:	463e      	mov	r6, r7
 800990c:	42be      	cmp	r6, r7
 800990e:	d900      	bls.n	8009912 <__ssputs_r+0x86>
 8009910:	463e      	mov	r6, r7
 8009912:	6820      	ldr	r0, [r4, #0]
 8009914:	4632      	mov	r2, r6
 8009916:	4641      	mov	r1, r8
 8009918:	f000 f980 	bl	8009c1c <memmove>
 800991c:	68a3      	ldr	r3, [r4, #8]
 800991e:	1b9b      	subs	r3, r3, r6
 8009920:	60a3      	str	r3, [r4, #8]
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	4433      	add	r3, r6
 8009926:	6023      	str	r3, [r4, #0]
 8009928:	2000      	movs	r0, #0
 800992a:	e7db      	b.n	80098e4 <__ssputs_r+0x58>
 800992c:	462a      	mov	r2, r5
 800992e:	f000 f99b 	bl	8009c68 <_realloc_r>
 8009932:	4606      	mov	r6, r0
 8009934:	2800      	cmp	r0, #0
 8009936:	d1e1      	bne.n	80098fc <__ssputs_r+0x70>
 8009938:	6921      	ldr	r1, [r4, #16]
 800993a:	4650      	mov	r0, sl
 800993c:	f7ff fec6 	bl	80096cc <_free_r>
 8009940:	e7c7      	b.n	80098d2 <__ssputs_r+0x46>
	...

08009944 <_svfiprintf_r>:
 8009944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009948:	4698      	mov	r8, r3
 800994a:	898b      	ldrh	r3, [r1, #12]
 800994c:	061b      	lsls	r3, r3, #24
 800994e:	b09d      	sub	sp, #116	; 0x74
 8009950:	4607      	mov	r7, r0
 8009952:	460d      	mov	r5, r1
 8009954:	4614      	mov	r4, r2
 8009956:	d50e      	bpl.n	8009976 <_svfiprintf_r+0x32>
 8009958:	690b      	ldr	r3, [r1, #16]
 800995a:	b963      	cbnz	r3, 8009976 <_svfiprintf_r+0x32>
 800995c:	2140      	movs	r1, #64	; 0x40
 800995e:	f7ff ff21 	bl	80097a4 <_malloc_r>
 8009962:	6028      	str	r0, [r5, #0]
 8009964:	6128      	str	r0, [r5, #16]
 8009966:	b920      	cbnz	r0, 8009972 <_svfiprintf_r+0x2e>
 8009968:	230c      	movs	r3, #12
 800996a:	603b      	str	r3, [r7, #0]
 800996c:	f04f 30ff 	mov.w	r0, #4294967295
 8009970:	e0d1      	b.n	8009b16 <_svfiprintf_r+0x1d2>
 8009972:	2340      	movs	r3, #64	; 0x40
 8009974:	616b      	str	r3, [r5, #20]
 8009976:	2300      	movs	r3, #0
 8009978:	9309      	str	r3, [sp, #36]	; 0x24
 800997a:	2320      	movs	r3, #32
 800997c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009980:	f8cd 800c 	str.w	r8, [sp, #12]
 8009984:	2330      	movs	r3, #48	; 0x30
 8009986:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009b30 <_svfiprintf_r+0x1ec>
 800998a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800998e:	f04f 0901 	mov.w	r9, #1
 8009992:	4623      	mov	r3, r4
 8009994:	469a      	mov	sl, r3
 8009996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800999a:	b10a      	cbz	r2, 80099a0 <_svfiprintf_r+0x5c>
 800999c:	2a25      	cmp	r2, #37	; 0x25
 800999e:	d1f9      	bne.n	8009994 <_svfiprintf_r+0x50>
 80099a0:	ebba 0b04 	subs.w	fp, sl, r4
 80099a4:	d00b      	beq.n	80099be <_svfiprintf_r+0x7a>
 80099a6:	465b      	mov	r3, fp
 80099a8:	4622      	mov	r2, r4
 80099aa:	4629      	mov	r1, r5
 80099ac:	4638      	mov	r0, r7
 80099ae:	f7ff ff6d 	bl	800988c <__ssputs_r>
 80099b2:	3001      	adds	r0, #1
 80099b4:	f000 80aa 	beq.w	8009b0c <_svfiprintf_r+0x1c8>
 80099b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099ba:	445a      	add	r2, fp
 80099bc:	9209      	str	r2, [sp, #36]	; 0x24
 80099be:	f89a 3000 	ldrb.w	r3, [sl]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f000 80a2 	beq.w	8009b0c <_svfiprintf_r+0x1c8>
 80099c8:	2300      	movs	r3, #0
 80099ca:	f04f 32ff 	mov.w	r2, #4294967295
 80099ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099d2:	f10a 0a01 	add.w	sl, sl, #1
 80099d6:	9304      	str	r3, [sp, #16]
 80099d8:	9307      	str	r3, [sp, #28]
 80099da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099de:	931a      	str	r3, [sp, #104]	; 0x68
 80099e0:	4654      	mov	r4, sl
 80099e2:	2205      	movs	r2, #5
 80099e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099e8:	4851      	ldr	r0, [pc, #324]	; (8009b30 <_svfiprintf_r+0x1ec>)
 80099ea:	f7f6 fbf9 	bl	80001e0 <memchr>
 80099ee:	9a04      	ldr	r2, [sp, #16]
 80099f0:	b9d8      	cbnz	r0, 8009a2a <_svfiprintf_r+0xe6>
 80099f2:	06d0      	lsls	r0, r2, #27
 80099f4:	bf44      	itt	mi
 80099f6:	2320      	movmi	r3, #32
 80099f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099fc:	0711      	lsls	r1, r2, #28
 80099fe:	bf44      	itt	mi
 8009a00:	232b      	movmi	r3, #43	; 0x2b
 8009a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a06:	f89a 3000 	ldrb.w	r3, [sl]
 8009a0a:	2b2a      	cmp	r3, #42	; 0x2a
 8009a0c:	d015      	beq.n	8009a3a <_svfiprintf_r+0xf6>
 8009a0e:	9a07      	ldr	r2, [sp, #28]
 8009a10:	4654      	mov	r4, sl
 8009a12:	2000      	movs	r0, #0
 8009a14:	f04f 0c0a 	mov.w	ip, #10
 8009a18:	4621      	mov	r1, r4
 8009a1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a1e:	3b30      	subs	r3, #48	; 0x30
 8009a20:	2b09      	cmp	r3, #9
 8009a22:	d94e      	bls.n	8009ac2 <_svfiprintf_r+0x17e>
 8009a24:	b1b0      	cbz	r0, 8009a54 <_svfiprintf_r+0x110>
 8009a26:	9207      	str	r2, [sp, #28]
 8009a28:	e014      	b.n	8009a54 <_svfiprintf_r+0x110>
 8009a2a:	eba0 0308 	sub.w	r3, r0, r8
 8009a2e:	fa09 f303 	lsl.w	r3, r9, r3
 8009a32:	4313      	orrs	r3, r2
 8009a34:	9304      	str	r3, [sp, #16]
 8009a36:	46a2      	mov	sl, r4
 8009a38:	e7d2      	b.n	80099e0 <_svfiprintf_r+0x9c>
 8009a3a:	9b03      	ldr	r3, [sp, #12]
 8009a3c:	1d19      	adds	r1, r3, #4
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	9103      	str	r1, [sp, #12]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	bfbb      	ittet	lt
 8009a46:	425b      	neglt	r3, r3
 8009a48:	f042 0202 	orrlt.w	r2, r2, #2
 8009a4c:	9307      	strge	r3, [sp, #28]
 8009a4e:	9307      	strlt	r3, [sp, #28]
 8009a50:	bfb8      	it	lt
 8009a52:	9204      	strlt	r2, [sp, #16]
 8009a54:	7823      	ldrb	r3, [r4, #0]
 8009a56:	2b2e      	cmp	r3, #46	; 0x2e
 8009a58:	d10c      	bne.n	8009a74 <_svfiprintf_r+0x130>
 8009a5a:	7863      	ldrb	r3, [r4, #1]
 8009a5c:	2b2a      	cmp	r3, #42	; 0x2a
 8009a5e:	d135      	bne.n	8009acc <_svfiprintf_r+0x188>
 8009a60:	9b03      	ldr	r3, [sp, #12]
 8009a62:	1d1a      	adds	r2, r3, #4
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	9203      	str	r2, [sp, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	bfb8      	it	lt
 8009a6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a70:	3402      	adds	r4, #2
 8009a72:	9305      	str	r3, [sp, #20]
 8009a74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b40 <_svfiprintf_r+0x1fc>
 8009a78:	7821      	ldrb	r1, [r4, #0]
 8009a7a:	2203      	movs	r2, #3
 8009a7c:	4650      	mov	r0, sl
 8009a7e:	f7f6 fbaf 	bl	80001e0 <memchr>
 8009a82:	b140      	cbz	r0, 8009a96 <_svfiprintf_r+0x152>
 8009a84:	2340      	movs	r3, #64	; 0x40
 8009a86:	eba0 000a 	sub.w	r0, r0, sl
 8009a8a:	fa03 f000 	lsl.w	r0, r3, r0
 8009a8e:	9b04      	ldr	r3, [sp, #16]
 8009a90:	4303      	orrs	r3, r0
 8009a92:	3401      	adds	r4, #1
 8009a94:	9304      	str	r3, [sp, #16]
 8009a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9a:	4826      	ldr	r0, [pc, #152]	; (8009b34 <_svfiprintf_r+0x1f0>)
 8009a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009aa0:	2206      	movs	r2, #6
 8009aa2:	f7f6 fb9d 	bl	80001e0 <memchr>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d038      	beq.n	8009b1c <_svfiprintf_r+0x1d8>
 8009aaa:	4b23      	ldr	r3, [pc, #140]	; (8009b38 <_svfiprintf_r+0x1f4>)
 8009aac:	bb1b      	cbnz	r3, 8009af6 <_svfiprintf_r+0x1b2>
 8009aae:	9b03      	ldr	r3, [sp, #12]
 8009ab0:	3307      	adds	r3, #7
 8009ab2:	f023 0307 	bic.w	r3, r3, #7
 8009ab6:	3308      	adds	r3, #8
 8009ab8:	9303      	str	r3, [sp, #12]
 8009aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009abc:	4433      	add	r3, r6
 8009abe:	9309      	str	r3, [sp, #36]	; 0x24
 8009ac0:	e767      	b.n	8009992 <_svfiprintf_r+0x4e>
 8009ac2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	2001      	movs	r0, #1
 8009aca:	e7a5      	b.n	8009a18 <_svfiprintf_r+0xd4>
 8009acc:	2300      	movs	r3, #0
 8009ace:	3401      	adds	r4, #1
 8009ad0:	9305      	str	r3, [sp, #20]
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	f04f 0c0a 	mov.w	ip, #10
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ade:	3a30      	subs	r2, #48	; 0x30
 8009ae0:	2a09      	cmp	r2, #9
 8009ae2:	d903      	bls.n	8009aec <_svfiprintf_r+0x1a8>
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d0c5      	beq.n	8009a74 <_svfiprintf_r+0x130>
 8009ae8:	9105      	str	r1, [sp, #20]
 8009aea:	e7c3      	b.n	8009a74 <_svfiprintf_r+0x130>
 8009aec:	fb0c 2101 	mla	r1, ip, r1, r2
 8009af0:	4604      	mov	r4, r0
 8009af2:	2301      	movs	r3, #1
 8009af4:	e7f0      	b.n	8009ad8 <_svfiprintf_r+0x194>
 8009af6:	ab03      	add	r3, sp, #12
 8009af8:	9300      	str	r3, [sp, #0]
 8009afa:	462a      	mov	r2, r5
 8009afc:	4b0f      	ldr	r3, [pc, #60]	; (8009b3c <_svfiprintf_r+0x1f8>)
 8009afe:	a904      	add	r1, sp, #16
 8009b00:	4638      	mov	r0, r7
 8009b02:	f7fc fa49 	bl	8005f98 <_printf_float>
 8009b06:	1c42      	adds	r2, r0, #1
 8009b08:	4606      	mov	r6, r0
 8009b0a:	d1d6      	bne.n	8009aba <_svfiprintf_r+0x176>
 8009b0c:	89ab      	ldrh	r3, [r5, #12]
 8009b0e:	065b      	lsls	r3, r3, #25
 8009b10:	f53f af2c 	bmi.w	800996c <_svfiprintf_r+0x28>
 8009b14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b16:	b01d      	add	sp, #116	; 0x74
 8009b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b1c:	ab03      	add	r3, sp, #12
 8009b1e:	9300      	str	r3, [sp, #0]
 8009b20:	462a      	mov	r2, r5
 8009b22:	4b06      	ldr	r3, [pc, #24]	; (8009b3c <_svfiprintf_r+0x1f8>)
 8009b24:	a904      	add	r1, sp, #16
 8009b26:	4638      	mov	r0, r7
 8009b28:	f7fc fcda 	bl	80064e0 <_printf_i>
 8009b2c:	e7eb      	b.n	8009b06 <_svfiprintf_r+0x1c2>
 8009b2e:	bf00      	nop
 8009b30:	0800abac 	.word	0x0800abac
 8009b34:	0800abb6 	.word	0x0800abb6
 8009b38:	08005f99 	.word	0x08005f99
 8009b3c:	0800988d 	.word	0x0800988d
 8009b40:	0800abb2 	.word	0x0800abb2
 8009b44:	00000000 	.word	0x00000000

08009b48 <nan>:
 8009b48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009b50 <nan+0x8>
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	00000000 	.word	0x00000000
 8009b54:	7ff80000 	.word	0x7ff80000

08009b58 <_sbrk_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d06      	ldr	r5, [pc, #24]	; (8009b74 <_sbrk_r+0x1c>)
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	4604      	mov	r4, r0
 8009b60:	4608      	mov	r0, r1
 8009b62:	602b      	str	r3, [r5, #0]
 8009b64:	f7f8 f9e0 	bl	8001f28 <_sbrk>
 8009b68:	1c43      	adds	r3, r0, #1
 8009b6a:	d102      	bne.n	8009b72 <_sbrk_r+0x1a>
 8009b6c:	682b      	ldr	r3, [r5, #0]
 8009b6e:	b103      	cbz	r3, 8009b72 <_sbrk_r+0x1a>
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	bd38      	pop	{r3, r4, r5, pc}
 8009b74:	20000580 	.word	0x20000580

08009b78 <strncmp>:
 8009b78:	b510      	push	{r4, lr}
 8009b7a:	b17a      	cbz	r2, 8009b9c <strncmp+0x24>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	3901      	subs	r1, #1
 8009b80:	1884      	adds	r4, r0, r2
 8009b82:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b86:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009b8a:	4290      	cmp	r0, r2
 8009b8c:	d101      	bne.n	8009b92 <strncmp+0x1a>
 8009b8e:	42a3      	cmp	r3, r4
 8009b90:	d101      	bne.n	8009b96 <strncmp+0x1e>
 8009b92:	1a80      	subs	r0, r0, r2
 8009b94:	bd10      	pop	{r4, pc}
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d1f3      	bne.n	8009b82 <strncmp+0xa>
 8009b9a:	e7fa      	b.n	8009b92 <strncmp+0x1a>
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	e7f9      	b.n	8009b94 <strncmp+0x1c>

08009ba0 <__ascii_wctomb>:
 8009ba0:	b149      	cbz	r1, 8009bb6 <__ascii_wctomb+0x16>
 8009ba2:	2aff      	cmp	r2, #255	; 0xff
 8009ba4:	bf85      	ittet	hi
 8009ba6:	238a      	movhi	r3, #138	; 0x8a
 8009ba8:	6003      	strhi	r3, [r0, #0]
 8009baa:	700a      	strbls	r2, [r1, #0]
 8009bac:	f04f 30ff 	movhi.w	r0, #4294967295
 8009bb0:	bf98      	it	ls
 8009bb2:	2001      	movls	r0, #1
 8009bb4:	4770      	bx	lr
 8009bb6:	4608      	mov	r0, r1
 8009bb8:	4770      	bx	lr
	...

08009bbc <__assert_func>:
 8009bbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bbe:	4614      	mov	r4, r2
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	4b09      	ldr	r3, [pc, #36]	; (8009be8 <__assert_func+0x2c>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4605      	mov	r5, r0
 8009bc8:	68d8      	ldr	r0, [r3, #12]
 8009bca:	b14c      	cbz	r4, 8009be0 <__assert_func+0x24>
 8009bcc:	4b07      	ldr	r3, [pc, #28]	; (8009bec <__assert_func+0x30>)
 8009bce:	9100      	str	r1, [sp, #0]
 8009bd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009bd4:	4906      	ldr	r1, [pc, #24]	; (8009bf0 <__assert_func+0x34>)
 8009bd6:	462b      	mov	r3, r5
 8009bd8:	f000 f80e 	bl	8009bf8 <fiprintf>
 8009bdc:	f000 fa8c 	bl	800a0f8 <abort>
 8009be0:	4b04      	ldr	r3, [pc, #16]	; (8009bf4 <__assert_func+0x38>)
 8009be2:	461c      	mov	r4, r3
 8009be4:	e7f3      	b.n	8009bce <__assert_func+0x12>
 8009be6:	bf00      	nop
 8009be8:	2000000c 	.word	0x2000000c
 8009bec:	0800abbd 	.word	0x0800abbd
 8009bf0:	0800abca 	.word	0x0800abca
 8009bf4:	0800abf8 	.word	0x0800abf8

08009bf8 <fiprintf>:
 8009bf8:	b40e      	push	{r1, r2, r3}
 8009bfa:	b503      	push	{r0, r1, lr}
 8009bfc:	4601      	mov	r1, r0
 8009bfe:	ab03      	add	r3, sp, #12
 8009c00:	4805      	ldr	r0, [pc, #20]	; (8009c18 <fiprintf+0x20>)
 8009c02:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c06:	6800      	ldr	r0, [r0, #0]
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	f000 f885 	bl	8009d18 <_vfiprintf_r>
 8009c0e:	b002      	add	sp, #8
 8009c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c14:	b003      	add	sp, #12
 8009c16:	4770      	bx	lr
 8009c18:	2000000c 	.word	0x2000000c

08009c1c <memmove>:
 8009c1c:	4288      	cmp	r0, r1
 8009c1e:	b510      	push	{r4, lr}
 8009c20:	eb01 0402 	add.w	r4, r1, r2
 8009c24:	d902      	bls.n	8009c2c <memmove+0x10>
 8009c26:	4284      	cmp	r4, r0
 8009c28:	4623      	mov	r3, r4
 8009c2a:	d807      	bhi.n	8009c3c <memmove+0x20>
 8009c2c:	1e43      	subs	r3, r0, #1
 8009c2e:	42a1      	cmp	r1, r4
 8009c30:	d008      	beq.n	8009c44 <memmove+0x28>
 8009c32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c3a:	e7f8      	b.n	8009c2e <memmove+0x12>
 8009c3c:	4402      	add	r2, r0
 8009c3e:	4601      	mov	r1, r0
 8009c40:	428a      	cmp	r2, r1
 8009c42:	d100      	bne.n	8009c46 <memmove+0x2a>
 8009c44:	bd10      	pop	{r4, pc}
 8009c46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c4e:	e7f7      	b.n	8009c40 <memmove+0x24>

08009c50 <__malloc_lock>:
 8009c50:	4801      	ldr	r0, [pc, #4]	; (8009c58 <__malloc_lock+0x8>)
 8009c52:	f000 bc11 	b.w	800a478 <__retarget_lock_acquire_recursive>
 8009c56:	bf00      	nop
 8009c58:	20000584 	.word	0x20000584

08009c5c <__malloc_unlock>:
 8009c5c:	4801      	ldr	r0, [pc, #4]	; (8009c64 <__malloc_unlock+0x8>)
 8009c5e:	f000 bc0c 	b.w	800a47a <__retarget_lock_release_recursive>
 8009c62:	bf00      	nop
 8009c64:	20000584 	.word	0x20000584

08009c68 <_realloc_r>:
 8009c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6c:	4680      	mov	r8, r0
 8009c6e:	4614      	mov	r4, r2
 8009c70:	460e      	mov	r6, r1
 8009c72:	b921      	cbnz	r1, 8009c7e <_realloc_r+0x16>
 8009c74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c78:	4611      	mov	r1, r2
 8009c7a:	f7ff bd93 	b.w	80097a4 <_malloc_r>
 8009c7e:	b92a      	cbnz	r2, 8009c8c <_realloc_r+0x24>
 8009c80:	f7ff fd24 	bl	80096cc <_free_r>
 8009c84:	4625      	mov	r5, r4
 8009c86:	4628      	mov	r0, r5
 8009c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c8c:	f000 fc5c 	bl	800a548 <_malloc_usable_size_r>
 8009c90:	4284      	cmp	r4, r0
 8009c92:	4607      	mov	r7, r0
 8009c94:	d802      	bhi.n	8009c9c <_realloc_r+0x34>
 8009c96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009c9a:	d812      	bhi.n	8009cc2 <_realloc_r+0x5a>
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	4640      	mov	r0, r8
 8009ca0:	f7ff fd80 	bl	80097a4 <_malloc_r>
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	d0ed      	beq.n	8009c86 <_realloc_r+0x1e>
 8009caa:	42bc      	cmp	r4, r7
 8009cac:	4622      	mov	r2, r4
 8009cae:	4631      	mov	r1, r6
 8009cb0:	bf28      	it	cs
 8009cb2:	463a      	movcs	r2, r7
 8009cb4:	f7ff f824 	bl	8008d00 <memcpy>
 8009cb8:	4631      	mov	r1, r6
 8009cba:	4640      	mov	r0, r8
 8009cbc:	f7ff fd06 	bl	80096cc <_free_r>
 8009cc0:	e7e1      	b.n	8009c86 <_realloc_r+0x1e>
 8009cc2:	4635      	mov	r5, r6
 8009cc4:	e7df      	b.n	8009c86 <_realloc_r+0x1e>

08009cc6 <__sfputc_r>:
 8009cc6:	6893      	ldr	r3, [r2, #8]
 8009cc8:	3b01      	subs	r3, #1
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	b410      	push	{r4}
 8009cce:	6093      	str	r3, [r2, #8]
 8009cd0:	da08      	bge.n	8009ce4 <__sfputc_r+0x1e>
 8009cd2:	6994      	ldr	r4, [r2, #24]
 8009cd4:	42a3      	cmp	r3, r4
 8009cd6:	db01      	blt.n	8009cdc <__sfputc_r+0x16>
 8009cd8:	290a      	cmp	r1, #10
 8009cda:	d103      	bne.n	8009ce4 <__sfputc_r+0x1e>
 8009cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ce0:	f000 b94a 	b.w	8009f78 <__swbuf_r>
 8009ce4:	6813      	ldr	r3, [r2, #0]
 8009ce6:	1c58      	adds	r0, r3, #1
 8009ce8:	6010      	str	r0, [r2, #0]
 8009cea:	7019      	strb	r1, [r3, #0]
 8009cec:	4608      	mov	r0, r1
 8009cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <__sfputs_r>:
 8009cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	460f      	mov	r7, r1
 8009cfa:	4614      	mov	r4, r2
 8009cfc:	18d5      	adds	r5, r2, r3
 8009cfe:	42ac      	cmp	r4, r5
 8009d00:	d101      	bne.n	8009d06 <__sfputs_r+0x12>
 8009d02:	2000      	movs	r0, #0
 8009d04:	e007      	b.n	8009d16 <__sfputs_r+0x22>
 8009d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d0a:	463a      	mov	r2, r7
 8009d0c:	4630      	mov	r0, r6
 8009d0e:	f7ff ffda 	bl	8009cc6 <__sfputc_r>
 8009d12:	1c43      	adds	r3, r0, #1
 8009d14:	d1f3      	bne.n	8009cfe <__sfputs_r+0xa>
 8009d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d18 <_vfiprintf_r>:
 8009d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1c:	460d      	mov	r5, r1
 8009d1e:	b09d      	sub	sp, #116	; 0x74
 8009d20:	4614      	mov	r4, r2
 8009d22:	4698      	mov	r8, r3
 8009d24:	4606      	mov	r6, r0
 8009d26:	b118      	cbz	r0, 8009d30 <_vfiprintf_r+0x18>
 8009d28:	6983      	ldr	r3, [r0, #24]
 8009d2a:	b90b      	cbnz	r3, 8009d30 <_vfiprintf_r+0x18>
 8009d2c:	f000 fb06 	bl	800a33c <__sinit>
 8009d30:	4b89      	ldr	r3, [pc, #548]	; (8009f58 <_vfiprintf_r+0x240>)
 8009d32:	429d      	cmp	r5, r3
 8009d34:	d11b      	bne.n	8009d6e <_vfiprintf_r+0x56>
 8009d36:	6875      	ldr	r5, [r6, #4]
 8009d38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d3a:	07d9      	lsls	r1, r3, #31
 8009d3c:	d405      	bmi.n	8009d4a <_vfiprintf_r+0x32>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	059a      	lsls	r2, r3, #22
 8009d42:	d402      	bmi.n	8009d4a <_vfiprintf_r+0x32>
 8009d44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d46:	f000 fb97 	bl	800a478 <__retarget_lock_acquire_recursive>
 8009d4a:	89ab      	ldrh	r3, [r5, #12]
 8009d4c:	071b      	lsls	r3, r3, #28
 8009d4e:	d501      	bpl.n	8009d54 <_vfiprintf_r+0x3c>
 8009d50:	692b      	ldr	r3, [r5, #16]
 8009d52:	b9eb      	cbnz	r3, 8009d90 <_vfiprintf_r+0x78>
 8009d54:	4629      	mov	r1, r5
 8009d56:	4630      	mov	r0, r6
 8009d58:	f000 f960 	bl	800a01c <__swsetup_r>
 8009d5c:	b1c0      	cbz	r0, 8009d90 <_vfiprintf_r+0x78>
 8009d5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d60:	07dc      	lsls	r4, r3, #31
 8009d62:	d50e      	bpl.n	8009d82 <_vfiprintf_r+0x6a>
 8009d64:	f04f 30ff 	mov.w	r0, #4294967295
 8009d68:	b01d      	add	sp, #116	; 0x74
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	4b7b      	ldr	r3, [pc, #492]	; (8009f5c <_vfiprintf_r+0x244>)
 8009d70:	429d      	cmp	r5, r3
 8009d72:	d101      	bne.n	8009d78 <_vfiprintf_r+0x60>
 8009d74:	68b5      	ldr	r5, [r6, #8]
 8009d76:	e7df      	b.n	8009d38 <_vfiprintf_r+0x20>
 8009d78:	4b79      	ldr	r3, [pc, #484]	; (8009f60 <_vfiprintf_r+0x248>)
 8009d7a:	429d      	cmp	r5, r3
 8009d7c:	bf08      	it	eq
 8009d7e:	68f5      	ldreq	r5, [r6, #12]
 8009d80:	e7da      	b.n	8009d38 <_vfiprintf_r+0x20>
 8009d82:	89ab      	ldrh	r3, [r5, #12]
 8009d84:	0598      	lsls	r0, r3, #22
 8009d86:	d4ed      	bmi.n	8009d64 <_vfiprintf_r+0x4c>
 8009d88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d8a:	f000 fb76 	bl	800a47a <__retarget_lock_release_recursive>
 8009d8e:	e7e9      	b.n	8009d64 <_vfiprintf_r+0x4c>
 8009d90:	2300      	movs	r3, #0
 8009d92:	9309      	str	r3, [sp, #36]	; 0x24
 8009d94:	2320      	movs	r3, #32
 8009d96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d9e:	2330      	movs	r3, #48	; 0x30
 8009da0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009f64 <_vfiprintf_r+0x24c>
 8009da4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009da8:	f04f 0901 	mov.w	r9, #1
 8009dac:	4623      	mov	r3, r4
 8009dae:	469a      	mov	sl, r3
 8009db0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db4:	b10a      	cbz	r2, 8009dba <_vfiprintf_r+0xa2>
 8009db6:	2a25      	cmp	r2, #37	; 0x25
 8009db8:	d1f9      	bne.n	8009dae <_vfiprintf_r+0x96>
 8009dba:	ebba 0b04 	subs.w	fp, sl, r4
 8009dbe:	d00b      	beq.n	8009dd8 <_vfiprintf_r+0xc0>
 8009dc0:	465b      	mov	r3, fp
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	f7ff ff94 	bl	8009cf4 <__sfputs_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	f000 80aa 	beq.w	8009f26 <_vfiprintf_r+0x20e>
 8009dd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dd4:	445a      	add	r2, fp
 8009dd6:	9209      	str	r2, [sp, #36]	; 0x24
 8009dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	f000 80a2 	beq.w	8009f26 <_vfiprintf_r+0x20e>
 8009de2:	2300      	movs	r3, #0
 8009de4:	f04f 32ff 	mov.w	r2, #4294967295
 8009de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dec:	f10a 0a01 	add.w	sl, sl, #1
 8009df0:	9304      	str	r3, [sp, #16]
 8009df2:	9307      	str	r3, [sp, #28]
 8009df4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009df8:	931a      	str	r3, [sp, #104]	; 0x68
 8009dfa:	4654      	mov	r4, sl
 8009dfc:	2205      	movs	r2, #5
 8009dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e02:	4858      	ldr	r0, [pc, #352]	; (8009f64 <_vfiprintf_r+0x24c>)
 8009e04:	f7f6 f9ec 	bl	80001e0 <memchr>
 8009e08:	9a04      	ldr	r2, [sp, #16]
 8009e0a:	b9d8      	cbnz	r0, 8009e44 <_vfiprintf_r+0x12c>
 8009e0c:	06d1      	lsls	r1, r2, #27
 8009e0e:	bf44      	itt	mi
 8009e10:	2320      	movmi	r3, #32
 8009e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e16:	0713      	lsls	r3, r2, #28
 8009e18:	bf44      	itt	mi
 8009e1a:	232b      	movmi	r3, #43	; 0x2b
 8009e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e20:	f89a 3000 	ldrb.w	r3, [sl]
 8009e24:	2b2a      	cmp	r3, #42	; 0x2a
 8009e26:	d015      	beq.n	8009e54 <_vfiprintf_r+0x13c>
 8009e28:	9a07      	ldr	r2, [sp, #28]
 8009e2a:	4654      	mov	r4, sl
 8009e2c:	2000      	movs	r0, #0
 8009e2e:	f04f 0c0a 	mov.w	ip, #10
 8009e32:	4621      	mov	r1, r4
 8009e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e38:	3b30      	subs	r3, #48	; 0x30
 8009e3a:	2b09      	cmp	r3, #9
 8009e3c:	d94e      	bls.n	8009edc <_vfiprintf_r+0x1c4>
 8009e3e:	b1b0      	cbz	r0, 8009e6e <_vfiprintf_r+0x156>
 8009e40:	9207      	str	r2, [sp, #28]
 8009e42:	e014      	b.n	8009e6e <_vfiprintf_r+0x156>
 8009e44:	eba0 0308 	sub.w	r3, r0, r8
 8009e48:	fa09 f303 	lsl.w	r3, r9, r3
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	9304      	str	r3, [sp, #16]
 8009e50:	46a2      	mov	sl, r4
 8009e52:	e7d2      	b.n	8009dfa <_vfiprintf_r+0xe2>
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	1d19      	adds	r1, r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	9103      	str	r1, [sp, #12]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	bfbb      	ittet	lt
 8009e60:	425b      	neglt	r3, r3
 8009e62:	f042 0202 	orrlt.w	r2, r2, #2
 8009e66:	9307      	strge	r3, [sp, #28]
 8009e68:	9307      	strlt	r3, [sp, #28]
 8009e6a:	bfb8      	it	lt
 8009e6c:	9204      	strlt	r2, [sp, #16]
 8009e6e:	7823      	ldrb	r3, [r4, #0]
 8009e70:	2b2e      	cmp	r3, #46	; 0x2e
 8009e72:	d10c      	bne.n	8009e8e <_vfiprintf_r+0x176>
 8009e74:	7863      	ldrb	r3, [r4, #1]
 8009e76:	2b2a      	cmp	r3, #42	; 0x2a
 8009e78:	d135      	bne.n	8009ee6 <_vfiprintf_r+0x1ce>
 8009e7a:	9b03      	ldr	r3, [sp, #12]
 8009e7c:	1d1a      	adds	r2, r3, #4
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	9203      	str	r2, [sp, #12]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	bfb8      	it	lt
 8009e86:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e8a:	3402      	adds	r4, #2
 8009e8c:	9305      	str	r3, [sp, #20]
 8009e8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009f74 <_vfiprintf_r+0x25c>
 8009e92:	7821      	ldrb	r1, [r4, #0]
 8009e94:	2203      	movs	r2, #3
 8009e96:	4650      	mov	r0, sl
 8009e98:	f7f6 f9a2 	bl	80001e0 <memchr>
 8009e9c:	b140      	cbz	r0, 8009eb0 <_vfiprintf_r+0x198>
 8009e9e:	2340      	movs	r3, #64	; 0x40
 8009ea0:	eba0 000a 	sub.w	r0, r0, sl
 8009ea4:	fa03 f000 	lsl.w	r0, r3, r0
 8009ea8:	9b04      	ldr	r3, [sp, #16]
 8009eaa:	4303      	orrs	r3, r0
 8009eac:	3401      	adds	r4, #1
 8009eae:	9304      	str	r3, [sp, #16]
 8009eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb4:	482c      	ldr	r0, [pc, #176]	; (8009f68 <_vfiprintf_r+0x250>)
 8009eb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009eba:	2206      	movs	r2, #6
 8009ebc:	f7f6 f990 	bl	80001e0 <memchr>
 8009ec0:	2800      	cmp	r0, #0
 8009ec2:	d03f      	beq.n	8009f44 <_vfiprintf_r+0x22c>
 8009ec4:	4b29      	ldr	r3, [pc, #164]	; (8009f6c <_vfiprintf_r+0x254>)
 8009ec6:	bb1b      	cbnz	r3, 8009f10 <_vfiprintf_r+0x1f8>
 8009ec8:	9b03      	ldr	r3, [sp, #12]
 8009eca:	3307      	adds	r3, #7
 8009ecc:	f023 0307 	bic.w	r3, r3, #7
 8009ed0:	3308      	adds	r3, #8
 8009ed2:	9303      	str	r3, [sp, #12]
 8009ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed6:	443b      	add	r3, r7
 8009ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8009eda:	e767      	b.n	8009dac <_vfiprintf_r+0x94>
 8009edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	2001      	movs	r0, #1
 8009ee4:	e7a5      	b.n	8009e32 <_vfiprintf_r+0x11a>
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	3401      	adds	r4, #1
 8009eea:	9305      	str	r3, [sp, #20]
 8009eec:	4619      	mov	r1, r3
 8009eee:	f04f 0c0a 	mov.w	ip, #10
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ef8:	3a30      	subs	r2, #48	; 0x30
 8009efa:	2a09      	cmp	r2, #9
 8009efc:	d903      	bls.n	8009f06 <_vfiprintf_r+0x1ee>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d0c5      	beq.n	8009e8e <_vfiprintf_r+0x176>
 8009f02:	9105      	str	r1, [sp, #20]
 8009f04:	e7c3      	b.n	8009e8e <_vfiprintf_r+0x176>
 8009f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e7f0      	b.n	8009ef2 <_vfiprintf_r+0x1da>
 8009f10:	ab03      	add	r3, sp, #12
 8009f12:	9300      	str	r3, [sp, #0]
 8009f14:	462a      	mov	r2, r5
 8009f16:	4b16      	ldr	r3, [pc, #88]	; (8009f70 <_vfiprintf_r+0x258>)
 8009f18:	a904      	add	r1, sp, #16
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	f7fc f83c 	bl	8005f98 <_printf_float>
 8009f20:	4607      	mov	r7, r0
 8009f22:	1c78      	adds	r0, r7, #1
 8009f24:	d1d6      	bne.n	8009ed4 <_vfiprintf_r+0x1bc>
 8009f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f28:	07d9      	lsls	r1, r3, #31
 8009f2a:	d405      	bmi.n	8009f38 <_vfiprintf_r+0x220>
 8009f2c:	89ab      	ldrh	r3, [r5, #12]
 8009f2e:	059a      	lsls	r2, r3, #22
 8009f30:	d402      	bmi.n	8009f38 <_vfiprintf_r+0x220>
 8009f32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f34:	f000 faa1 	bl	800a47a <__retarget_lock_release_recursive>
 8009f38:	89ab      	ldrh	r3, [r5, #12]
 8009f3a:	065b      	lsls	r3, r3, #25
 8009f3c:	f53f af12 	bmi.w	8009d64 <_vfiprintf_r+0x4c>
 8009f40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f42:	e711      	b.n	8009d68 <_vfiprintf_r+0x50>
 8009f44:	ab03      	add	r3, sp, #12
 8009f46:	9300      	str	r3, [sp, #0]
 8009f48:	462a      	mov	r2, r5
 8009f4a:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <_vfiprintf_r+0x258>)
 8009f4c:	a904      	add	r1, sp, #16
 8009f4e:	4630      	mov	r0, r6
 8009f50:	f7fc fac6 	bl	80064e0 <_printf_i>
 8009f54:	e7e4      	b.n	8009f20 <_vfiprintf_r+0x208>
 8009f56:	bf00      	nop
 8009f58:	0800ac1c 	.word	0x0800ac1c
 8009f5c:	0800ac3c 	.word	0x0800ac3c
 8009f60:	0800abfc 	.word	0x0800abfc
 8009f64:	0800abac 	.word	0x0800abac
 8009f68:	0800abb6 	.word	0x0800abb6
 8009f6c:	08005f99 	.word	0x08005f99
 8009f70:	08009cf5 	.word	0x08009cf5
 8009f74:	0800abb2 	.word	0x0800abb2

08009f78 <__swbuf_r>:
 8009f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7a:	460e      	mov	r6, r1
 8009f7c:	4614      	mov	r4, r2
 8009f7e:	4605      	mov	r5, r0
 8009f80:	b118      	cbz	r0, 8009f8a <__swbuf_r+0x12>
 8009f82:	6983      	ldr	r3, [r0, #24]
 8009f84:	b90b      	cbnz	r3, 8009f8a <__swbuf_r+0x12>
 8009f86:	f000 f9d9 	bl	800a33c <__sinit>
 8009f8a:	4b21      	ldr	r3, [pc, #132]	; (800a010 <__swbuf_r+0x98>)
 8009f8c:	429c      	cmp	r4, r3
 8009f8e:	d12b      	bne.n	8009fe8 <__swbuf_r+0x70>
 8009f90:	686c      	ldr	r4, [r5, #4]
 8009f92:	69a3      	ldr	r3, [r4, #24]
 8009f94:	60a3      	str	r3, [r4, #8]
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	071a      	lsls	r2, r3, #28
 8009f9a:	d52f      	bpl.n	8009ffc <__swbuf_r+0x84>
 8009f9c:	6923      	ldr	r3, [r4, #16]
 8009f9e:	b36b      	cbz	r3, 8009ffc <__swbuf_r+0x84>
 8009fa0:	6923      	ldr	r3, [r4, #16]
 8009fa2:	6820      	ldr	r0, [r4, #0]
 8009fa4:	1ac0      	subs	r0, r0, r3
 8009fa6:	6963      	ldr	r3, [r4, #20]
 8009fa8:	b2f6      	uxtb	r6, r6
 8009faa:	4283      	cmp	r3, r0
 8009fac:	4637      	mov	r7, r6
 8009fae:	dc04      	bgt.n	8009fba <__swbuf_r+0x42>
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	f000 f92e 	bl	800a214 <_fflush_r>
 8009fb8:	bb30      	cbnz	r0, 800a008 <__swbuf_r+0x90>
 8009fba:	68a3      	ldr	r3, [r4, #8]
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	60a3      	str	r3, [r4, #8]
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	6022      	str	r2, [r4, #0]
 8009fc6:	701e      	strb	r6, [r3, #0]
 8009fc8:	6963      	ldr	r3, [r4, #20]
 8009fca:	3001      	adds	r0, #1
 8009fcc:	4283      	cmp	r3, r0
 8009fce:	d004      	beq.n	8009fda <__swbuf_r+0x62>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	07db      	lsls	r3, r3, #31
 8009fd4:	d506      	bpl.n	8009fe4 <__swbuf_r+0x6c>
 8009fd6:	2e0a      	cmp	r6, #10
 8009fd8:	d104      	bne.n	8009fe4 <__swbuf_r+0x6c>
 8009fda:	4621      	mov	r1, r4
 8009fdc:	4628      	mov	r0, r5
 8009fde:	f000 f919 	bl	800a214 <_fflush_r>
 8009fe2:	b988      	cbnz	r0, 800a008 <__swbuf_r+0x90>
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe8:	4b0a      	ldr	r3, [pc, #40]	; (800a014 <__swbuf_r+0x9c>)
 8009fea:	429c      	cmp	r4, r3
 8009fec:	d101      	bne.n	8009ff2 <__swbuf_r+0x7a>
 8009fee:	68ac      	ldr	r4, [r5, #8]
 8009ff0:	e7cf      	b.n	8009f92 <__swbuf_r+0x1a>
 8009ff2:	4b09      	ldr	r3, [pc, #36]	; (800a018 <__swbuf_r+0xa0>)
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	bf08      	it	eq
 8009ff8:	68ec      	ldreq	r4, [r5, #12]
 8009ffa:	e7ca      	b.n	8009f92 <__swbuf_r+0x1a>
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	4628      	mov	r0, r5
 800a000:	f000 f80c 	bl	800a01c <__swsetup_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	d0cb      	beq.n	8009fa0 <__swbuf_r+0x28>
 800a008:	f04f 37ff 	mov.w	r7, #4294967295
 800a00c:	e7ea      	b.n	8009fe4 <__swbuf_r+0x6c>
 800a00e:	bf00      	nop
 800a010:	0800ac1c 	.word	0x0800ac1c
 800a014:	0800ac3c 	.word	0x0800ac3c
 800a018:	0800abfc 	.word	0x0800abfc

0800a01c <__swsetup_r>:
 800a01c:	4b32      	ldr	r3, [pc, #200]	; (800a0e8 <__swsetup_r+0xcc>)
 800a01e:	b570      	push	{r4, r5, r6, lr}
 800a020:	681d      	ldr	r5, [r3, #0]
 800a022:	4606      	mov	r6, r0
 800a024:	460c      	mov	r4, r1
 800a026:	b125      	cbz	r5, 800a032 <__swsetup_r+0x16>
 800a028:	69ab      	ldr	r3, [r5, #24]
 800a02a:	b913      	cbnz	r3, 800a032 <__swsetup_r+0x16>
 800a02c:	4628      	mov	r0, r5
 800a02e:	f000 f985 	bl	800a33c <__sinit>
 800a032:	4b2e      	ldr	r3, [pc, #184]	; (800a0ec <__swsetup_r+0xd0>)
 800a034:	429c      	cmp	r4, r3
 800a036:	d10f      	bne.n	800a058 <__swsetup_r+0x3c>
 800a038:	686c      	ldr	r4, [r5, #4]
 800a03a:	89a3      	ldrh	r3, [r4, #12]
 800a03c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a040:	0719      	lsls	r1, r3, #28
 800a042:	d42c      	bmi.n	800a09e <__swsetup_r+0x82>
 800a044:	06dd      	lsls	r5, r3, #27
 800a046:	d411      	bmi.n	800a06c <__swsetup_r+0x50>
 800a048:	2309      	movs	r3, #9
 800a04a:	6033      	str	r3, [r6, #0]
 800a04c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a050:	81a3      	strh	r3, [r4, #12]
 800a052:	f04f 30ff 	mov.w	r0, #4294967295
 800a056:	e03e      	b.n	800a0d6 <__swsetup_r+0xba>
 800a058:	4b25      	ldr	r3, [pc, #148]	; (800a0f0 <__swsetup_r+0xd4>)
 800a05a:	429c      	cmp	r4, r3
 800a05c:	d101      	bne.n	800a062 <__swsetup_r+0x46>
 800a05e:	68ac      	ldr	r4, [r5, #8]
 800a060:	e7eb      	b.n	800a03a <__swsetup_r+0x1e>
 800a062:	4b24      	ldr	r3, [pc, #144]	; (800a0f4 <__swsetup_r+0xd8>)
 800a064:	429c      	cmp	r4, r3
 800a066:	bf08      	it	eq
 800a068:	68ec      	ldreq	r4, [r5, #12]
 800a06a:	e7e6      	b.n	800a03a <__swsetup_r+0x1e>
 800a06c:	0758      	lsls	r0, r3, #29
 800a06e:	d512      	bpl.n	800a096 <__swsetup_r+0x7a>
 800a070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a072:	b141      	cbz	r1, 800a086 <__swsetup_r+0x6a>
 800a074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a078:	4299      	cmp	r1, r3
 800a07a:	d002      	beq.n	800a082 <__swsetup_r+0x66>
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7ff fb25 	bl	80096cc <_free_r>
 800a082:	2300      	movs	r3, #0
 800a084:	6363      	str	r3, [r4, #52]	; 0x34
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a08c:	81a3      	strh	r3, [r4, #12]
 800a08e:	2300      	movs	r3, #0
 800a090:	6063      	str	r3, [r4, #4]
 800a092:	6923      	ldr	r3, [r4, #16]
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	89a3      	ldrh	r3, [r4, #12]
 800a098:	f043 0308 	orr.w	r3, r3, #8
 800a09c:	81a3      	strh	r3, [r4, #12]
 800a09e:	6923      	ldr	r3, [r4, #16]
 800a0a0:	b94b      	cbnz	r3, 800a0b6 <__swsetup_r+0x9a>
 800a0a2:	89a3      	ldrh	r3, [r4, #12]
 800a0a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0ac:	d003      	beq.n	800a0b6 <__swsetup_r+0x9a>
 800a0ae:	4621      	mov	r1, r4
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	f000 fa09 	bl	800a4c8 <__smakebuf_r>
 800a0b6:	89a0      	ldrh	r0, [r4, #12]
 800a0b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0bc:	f010 0301 	ands.w	r3, r0, #1
 800a0c0:	d00a      	beq.n	800a0d8 <__swsetup_r+0xbc>
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	60a3      	str	r3, [r4, #8]
 800a0c6:	6963      	ldr	r3, [r4, #20]
 800a0c8:	425b      	negs	r3, r3
 800a0ca:	61a3      	str	r3, [r4, #24]
 800a0cc:	6923      	ldr	r3, [r4, #16]
 800a0ce:	b943      	cbnz	r3, 800a0e2 <__swsetup_r+0xc6>
 800a0d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0d4:	d1ba      	bne.n	800a04c <__swsetup_r+0x30>
 800a0d6:	bd70      	pop	{r4, r5, r6, pc}
 800a0d8:	0781      	lsls	r1, r0, #30
 800a0da:	bf58      	it	pl
 800a0dc:	6963      	ldrpl	r3, [r4, #20]
 800a0de:	60a3      	str	r3, [r4, #8]
 800a0e0:	e7f4      	b.n	800a0cc <__swsetup_r+0xb0>
 800a0e2:	2000      	movs	r0, #0
 800a0e4:	e7f7      	b.n	800a0d6 <__swsetup_r+0xba>
 800a0e6:	bf00      	nop
 800a0e8:	2000000c 	.word	0x2000000c
 800a0ec:	0800ac1c 	.word	0x0800ac1c
 800a0f0:	0800ac3c 	.word	0x0800ac3c
 800a0f4:	0800abfc 	.word	0x0800abfc

0800a0f8 <abort>:
 800a0f8:	b508      	push	{r3, lr}
 800a0fa:	2006      	movs	r0, #6
 800a0fc:	f000 fa54 	bl	800a5a8 <raise>
 800a100:	2001      	movs	r0, #1
 800a102:	f7f7 fe99 	bl	8001e38 <_exit>
	...

0800a108 <__sflush_r>:
 800a108:	898a      	ldrh	r2, [r1, #12]
 800a10a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a10e:	4605      	mov	r5, r0
 800a110:	0710      	lsls	r0, r2, #28
 800a112:	460c      	mov	r4, r1
 800a114:	d458      	bmi.n	800a1c8 <__sflush_r+0xc0>
 800a116:	684b      	ldr	r3, [r1, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	dc05      	bgt.n	800a128 <__sflush_r+0x20>
 800a11c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a11e:	2b00      	cmp	r3, #0
 800a120:	dc02      	bgt.n	800a128 <__sflush_r+0x20>
 800a122:	2000      	movs	r0, #0
 800a124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a12a:	2e00      	cmp	r6, #0
 800a12c:	d0f9      	beq.n	800a122 <__sflush_r+0x1a>
 800a12e:	2300      	movs	r3, #0
 800a130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a134:	682f      	ldr	r7, [r5, #0]
 800a136:	602b      	str	r3, [r5, #0]
 800a138:	d032      	beq.n	800a1a0 <__sflush_r+0x98>
 800a13a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	075a      	lsls	r2, r3, #29
 800a140:	d505      	bpl.n	800a14e <__sflush_r+0x46>
 800a142:	6863      	ldr	r3, [r4, #4]
 800a144:	1ac0      	subs	r0, r0, r3
 800a146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a148:	b10b      	cbz	r3, 800a14e <__sflush_r+0x46>
 800a14a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a14c:	1ac0      	subs	r0, r0, r3
 800a14e:	2300      	movs	r3, #0
 800a150:	4602      	mov	r2, r0
 800a152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a154:	6a21      	ldr	r1, [r4, #32]
 800a156:	4628      	mov	r0, r5
 800a158:	47b0      	blx	r6
 800a15a:	1c43      	adds	r3, r0, #1
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	d106      	bne.n	800a16e <__sflush_r+0x66>
 800a160:	6829      	ldr	r1, [r5, #0]
 800a162:	291d      	cmp	r1, #29
 800a164:	d82c      	bhi.n	800a1c0 <__sflush_r+0xb8>
 800a166:	4a2a      	ldr	r2, [pc, #168]	; (800a210 <__sflush_r+0x108>)
 800a168:	40ca      	lsrs	r2, r1
 800a16a:	07d6      	lsls	r6, r2, #31
 800a16c:	d528      	bpl.n	800a1c0 <__sflush_r+0xb8>
 800a16e:	2200      	movs	r2, #0
 800a170:	6062      	str	r2, [r4, #4]
 800a172:	04d9      	lsls	r1, r3, #19
 800a174:	6922      	ldr	r2, [r4, #16]
 800a176:	6022      	str	r2, [r4, #0]
 800a178:	d504      	bpl.n	800a184 <__sflush_r+0x7c>
 800a17a:	1c42      	adds	r2, r0, #1
 800a17c:	d101      	bne.n	800a182 <__sflush_r+0x7a>
 800a17e:	682b      	ldr	r3, [r5, #0]
 800a180:	b903      	cbnz	r3, 800a184 <__sflush_r+0x7c>
 800a182:	6560      	str	r0, [r4, #84]	; 0x54
 800a184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a186:	602f      	str	r7, [r5, #0]
 800a188:	2900      	cmp	r1, #0
 800a18a:	d0ca      	beq.n	800a122 <__sflush_r+0x1a>
 800a18c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a190:	4299      	cmp	r1, r3
 800a192:	d002      	beq.n	800a19a <__sflush_r+0x92>
 800a194:	4628      	mov	r0, r5
 800a196:	f7ff fa99 	bl	80096cc <_free_r>
 800a19a:	2000      	movs	r0, #0
 800a19c:	6360      	str	r0, [r4, #52]	; 0x34
 800a19e:	e7c1      	b.n	800a124 <__sflush_r+0x1c>
 800a1a0:	6a21      	ldr	r1, [r4, #32]
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	47b0      	blx	r6
 800a1a8:	1c41      	adds	r1, r0, #1
 800a1aa:	d1c7      	bne.n	800a13c <__sflush_r+0x34>
 800a1ac:	682b      	ldr	r3, [r5, #0]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d0c4      	beq.n	800a13c <__sflush_r+0x34>
 800a1b2:	2b1d      	cmp	r3, #29
 800a1b4:	d001      	beq.n	800a1ba <__sflush_r+0xb2>
 800a1b6:	2b16      	cmp	r3, #22
 800a1b8:	d101      	bne.n	800a1be <__sflush_r+0xb6>
 800a1ba:	602f      	str	r7, [r5, #0]
 800a1bc:	e7b1      	b.n	800a122 <__sflush_r+0x1a>
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1c4:	81a3      	strh	r3, [r4, #12]
 800a1c6:	e7ad      	b.n	800a124 <__sflush_r+0x1c>
 800a1c8:	690f      	ldr	r7, [r1, #16]
 800a1ca:	2f00      	cmp	r7, #0
 800a1cc:	d0a9      	beq.n	800a122 <__sflush_r+0x1a>
 800a1ce:	0793      	lsls	r3, r2, #30
 800a1d0:	680e      	ldr	r6, [r1, #0]
 800a1d2:	bf08      	it	eq
 800a1d4:	694b      	ldreq	r3, [r1, #20]
 800a1d6:	600f      	str	r7, [r1, #0]
 800a1d8:	bf18      	it	ne
 800a1da:	2300      	movne	r3, #0
 800a1dc:	eba6 0807 	sub.w	r8, r6, r7
 800a1e0:	608b      	str	r3, [r1, #8]
 800a1e2:	f1b8 0f00 	cmp.w	r8, #0
 800a1e6:	dd9c      	ble.n	800a122 <__sflush_r+0x1a>
 800a1e8:	6a21      	ldr	r1, [r4, #32]
 800a1ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1ec:	4643      	mov	r3, r8
 800a1ee:	463a      	mov	r2, r7
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	47b0      	blx	r6
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	dc06      	bgt.n	800a206 <__sflush_r+0xfe>
 800a1f8:	89a3      	ldrh	r3, [r4, #12]
 800a1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1fe:	81a3      	strh	r3, [r4, #12]
 800a200:	f04f 30ff 	mov.w	r0, #4294967295
 800a204:	e78e      	b.n	800a124 <__sflush_r+0x1c>
 800a206:	4407      	add	r7, r0
 800a208:	eba8 0800 	sub.w	r8, r8, r0
 800a20c:	e7e9      	b.n	800a1e2 <__sflush_r+0xda>
 800a20e:	bf00      	nop
 800a210:	20400001 	.word	0x20400001

0800a214 <_fflush_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	690b      	ldr	r3, [r1, #16]
 800a218:	4605      	mov	r5, r0
 800a21a:	460c      	mov	r4, r1
 800a21c:	b913      	cbnz	r3, 800a224 <_fflush_r+0x10>
 800a21e:	2500      	movs	r5, #0
 800a220:	4628      	mov	r0, r5
 800a222:	bd38      	pop	{r3, r4, r5, pc}
 800a224:	b118      	cbz	r0, 800a22e <_fflush_r+0x1a>
 800a226:	6983      	ldr	r3, [r0, #24]
 800a228:	b90b      	cbnz	r3, 800a22e <_fflush_r+0x1a>
 800a22a:	f000 f887 	bl	800a33c <__sinit>
 800a22e:	4b14      	ldr	r3, [pc, #80]	; (800a280 <_fflush_r+0x6c>)
 800a230:	429c      	cmp	r4, r3
 800a232:	d11b      	bne.n	800a26c <_fflush_r+0x58>
 800a234:	686c      	ldr	r4, [r5, #4]
 800a236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0ef      	beq.n	800a21e <_fflush_r+0xa>
 800a23e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a240:	07d0      	lsls	r0, r2, #31
 800a242:	d404      	bmi.n	800a24e <_fflush_r+0x3a>
 800a244:	0599      	lsls	r1, r3, #22
 800a246:	d402      	bmi.n	800a24e <_fflush_r+0x3a>
 800a248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a24a:	f000 f915 	bl	800a478 <__retarget_lock_acquire_recursive>
 800a24e:	4628      	mov	r0, r5
 800a250:	4621      	mov	r1, r4
 800a252:	f7ff ff59 	bl	800a108 <__sflush_r>
 800a256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a258:	07da      	lsls	r2, r3, #31
 800a25a:	4605      	mov	r5, r0
 800a25c:	d4e0      	bmi.n	800a220 <_fflush_r+0xc>
 800a25e:	89a3      	ldrh	r3, [r4, #12]
 800a260:	059b      	lsls	r3, r3, #22
 800a262:	d4dd      	bmi.n	800a220 <_fflush_r+0xc>
 800a264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a266:	f000 f908 	bl	800a47a <__retarget_lock_release_recursive>
 800a26a:	e7d9      	b.n	800a220 <_fflush_r+0xc>
 800a26c:	4b05      	ldr	r3, [pc, #20]	; (800a284 <_fflush_r+0x70>)
 800a26e:	429c      	cmp	r4, r3
 800a270:	d101      	bne.n	800a276 <_fflush_r+0x62>
 800a272:	68ac      	ldr	r4, [r5, #8]
 800a274:	e7df      	b.n	800a236 <_fflush_r+0x22>
 800a276:	4b04      	ldr	r3, [pc, #16]	; (800a288 <_fflush_r+0x74>)
 800a278:	429c      	cmp	r4, r3
 800a27a:	bf08      	it	eq
 800a27c:	68ec      	ldreq	r4, [r5, #12]
 800a27e:	e7da      	b.n	800a236 <_fflush_r+0x22>
 800a280:	0800ac1c 	.word	0x0800ac1c
 800a284:	0800ac3c 	.word	0x0800ac3c
 800a288:	0800abfc 	.word	0x0800abfc

0800a28c <std>:
 800a28c:	2300      	movs	r3, #0
 800a28e:	b510      	push	{r4, lr}
 800a290:	4604      	mov	r4, r0
 800a292:	e9c0 3300 	strd	r3, r3, [r0]
 800a296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a29a:	6083      	str	r3, [r0, #8]
 800a29c:	8181      	strh	r1, [r0, #12]
 800a29e:	6643      	str	r3, [r0, #100]	; 0x64
 800a2a0:	81c2      	strh	r2, [r0, #14]
 800a2a2:	6183      	str	r3, [r0, #24]
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	2208      	movs	r2, #8
 800a2a8:	305c      	adds	r0, #92	; 0x5c
 800a2aa:	f7fb fdcd 	bl	8005e48 <memset>
 800a2ae:	4b05      	ldr	r3, [pc, #20]	; (800a2c4 <std+0x38>)
 800a2b0:	6263      	str	r3, [r4, #36]	; 0x24
 800a2b2:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <std+0x3c>)
 800a2b4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2b6:	4b05      	ldr	r3, [pc, #20]	; (800a2cc <std+0x40>)
 800a2b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2ba:	4b05      	ldr	r3, [pc, #20]	; (800a2d0 <std+0x44>)
 800a2bc:	6224      	str	r4, [r4, #32]
 800a2be:	6323      	str	r3, [r4, #48]	; 0x30
 800a2c0:	bd10      	pop	{r4, pc}
 800a2c2:	bf00      	nop
 800a2c4:	0800a5e1 	.word	0x0800a5e1
 800a2c8:	0800a603 	.word	0x0800a603
 800a2cc:	0800a63b 	.word	0x0800a63b
 800a2d0:	0800a65f 	.word	0x0800a65f

0800a2d4 <_cleanup_r>:
 800a2d4:	4901      	ldr	r1, [pc, #4]	; (800a2dc <_cleanup_r+0x8>)
 800a2d6:	f000 b8af 	b.w	800a438 <_fwalk_reent>
 800a2da:	bf00      	nop
 800a2dc:	0800a215 	.word	0x0800a215

0800a2e0 <__sfmoreglue>:
 800a2e0:	b570      	push	{r4, r5, r6, lr}
 800a2e2:	2268      	movs	r2, #104	; 0x68
 800a2e4:	1e4d      	subs	r5, r1, #1
 800a2e6:	4355      	muls	r5, r2
 800a2e8:	460e      	mov	r6, r1
 800a2ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2ee:	f7ff fa59 	bl	80097a4 <_malloc_r>
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	b140      	cbz	r0, 800a308 <__sfmoreglue+0x28>
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	e9c0 1600 	strd	r1, r6, [r0]
 800a2fc:	300c      	adds	r0, #12
 800a2fe:	60a0      	str	r0, [r4, #8]
 800a300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a304:	f7fb fda0 	bl	8005e48 <memset>
 800a308:	4620      	mov	r0, r4
 800a30a:	bd70      	pop	{r4, r5, r6, pc}

0800a30c <__sfp_lock_acquire>:
 800a30c:	4801      	ldr	r0, [pc, #4]	; (800a314 <__sfp_lock_acquire+0x8>)
 800a30e:	f000 b8b3 	b.w	800a478 <__retarget_lock_acquire_recursive>
 800a312:	bf00      	nop
 800a314:	20000585 	.word	0x20000585

0800a318 <__sfp_lock_release>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__sfp_lock_release+0x8>)
 800a31a:	f000 b8ae 	b.w	800a47a <__retarget_lock_release_recursive>
 800a31e:	bf00      	nop
 800a320:	20000585 	.word	0x20000585

0800a324 <__sinit_lock_acquire>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__sinit_lock_acquire+0x8>)
 800a326:	f000 b8a7 	b.w	800a478 <__retarget_lock_acquire_recursive>
 800a32a:	bf00      	nop
 800a32c:	20000586 	.word	0x20000586

0800a330 <__sinit_lock_release>:
 800a330:	4801      	ldr	r0, [pc, #4]	; (800a338 <__sinit_lock_release+0x8>)
 800a332:	f000 b8a2 	b.w	800a47a <__retarget_lock_release_recursive>
 800a336:	bf00      	nop
 800a338:	20000586 	.word	0x20000586

0800a33c <__sinit>:
 800a33c:	b510      	push	{r4, lr}
 800a33e:	4604      	mov	r4, r0
 800a340:	f7ff fff0 	bl	800a324 <__sinit_lock_acquire>
 800a344:	69a3      	ldr	r3, [r4, #24]
 800a346:	b11b      	cbz	r3, 800a350 <__sinit+0x14>
 800a348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a34c:	f7ff bff0 	b.w	800a330 <__sinit_lock_release>
 800a350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a354:	6523      	str	r3, [r4, #80]	; 0x50
 800a356:	4b13      	ldr	r3, [pc, #76]	; (800a3a4 <__sinit+0x68>)
 800a358:	4a13      	ldr	r2, [pc, #76]	; (800a3a8 <__sinit+0x6c>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a35e:	42a3      	cmp	r3, r4
 800a360:	bf04      	itt	eq
 800a362:	2301      	moveq	r3, #1
 800a364:	61a3      	streq	r3, [r4, #24]
 800a366:	4620      	mov	r0, r4
 800a368:	f000 f820 	bl	800a3ac <__sfp>
 800a36c:	6060      	str	r0, [r4, #4]
 800a36e:	4620      	mov	r0, r4
 800a370:	f000 f81c 	bl	800a3ac <__sfp>
 800a374:	60a0      	str	r0, [r4, #8]
 800a376:	4620      	mov	r0, r4
 800a378:	f000 f818 	bl	800a3ac <__sfp>
 800a37c:	2200      	movs	r2, #0
 800a37e:	60e0      	str	r0, [r4, #12]
 800a380:	2104      	movs	r1, #4
 800a382:	6860      	ldr	r0, [r4, #4]
 800a384:	f7ff ff82 	bl	800a28c <std>
 800a388:	68a0      	ldr	r0, [r4, #8]
 800a38a:	2201      	movs	r2, #1
 800a38c:	2109      	movs	r1, #9
 800a38e:	f7ff ff7d 	bl	800a28c <std>
 800a392:	68e0      	ldr	r0, [r4, #12]
 800a394:	2202      	movs	r2, #2
 800a396:	2112      	movs	r1, #18
 800a398:	f7ff ff78 	bl	800a28c <std>
 800a39c:	2301      	movs	r3, #1
 800a39e:	61a3      	str	r3, [r4, #24]
 800a3a0:	e7d2      	b.n	800a348 <__sinit+0xc>
 800a3a2:	bf00      	nop
 800a3a4:	0800a7b4 	.word	0x0800a7b4
 800a3a8:	0800a2d5 	.word	0x0800a2d5

0800a3ac <__sfp>:
 800a3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ae:	4607      	mov	r7, r0
 800a3b0:	f7ff ffac 	bl	800a30c <__sfp_lock_acquire>
 800a3b4:	4b1e      	ldr	r3, [pc, #120]	; (800a430 <__sfp+0x84>)
 800a3b6:	681e      	ldr	r6, [r3, #0]
 800a3b8:	69b3      	ldr	r3, [r6, #24]
 800a3ba:	b913      	cbnz	r3, 800a3c2 <__sfp+0x16>
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7ff ffbd 	bl	800a33c <__sinit>
 800a3c2:	3648      	adds	r6, #72	; 0x48
 800a3c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	d503      	bpl.n	800a3d4 <__sfp+0x28>
 800a3cc:	6833      	ldr	r3, [r6, #0]
 800a3ce:	b30b      	cbz	r3, 800a414 <__sfp+0x68>
 800a3d0:	6836      	ldr	r6, [r6, #0]
 800a3d2:	e7f7      	b.n	800a3c4 <__sfp+0x18>
 800a3d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3d8:	b9d5      	cbnz	r5, 800a410 <__sfp+0x64>
 800a3da:	4b16      	ldr	r3, [pc, #88]	; (800a434 <__sfp+0x88>)
 800a3dc:	60e3      	str	r3, [r4, #12]
 800a3de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3e2:	6665      	str	r5, [r4, #100]	; 0x64
 800a3e4:	f000 f847 	bl	800a476 <__retarget_lock_init_recursive>
 800a3e8:	f7ff ff96 	bl	800a318 <__sfp_lock_release>
 800a3ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3f4:	6025      	str	r5, [r4, #0]
 800a3f6:	61a5      	str	r5, [r4, #24]
 800a3f8:	2208      	movs	r2, #8
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a400:	f7fb fd22 	bl	8005e48 <memset>
 800a404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a40c:	4620      	mov	r0, r4
 800a40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a410:	3468      	adds	r4, #104	; 0x68
 800a412:	e7d9      	b.n	800a3c8 <__sfp+0x1c>
 800a414:	2104      	movs	r1, #4
 800a416:	4638      	mov	r0, r7
 800a418:	f7ff ff62 	bl	800a2e0 <__sfmoreglue>
 800a41c:	4604      	mov	r4, r0
 800a41e:	6030      	str	r0, [r6, #0]
 800a420:	2800      	cmp	r0, #0
 800a422:	d1d5      	bne.n	800a3d0 <__sfp+0x24>
 800a424:	f7ff ff78 	bl	800a318 <__sfp_lock_release>
 800a428:	230c      	movs	r3, #12
 800a42a:	603b      	str	r3, [r7, #0]
 800a42c:	e7ee      	b.n	800a40c <__sfp+0x60>
 800a42e:	bf00      	nop
 800a430:	0800a7b4 	.word	0x0800a7b4
 800a434:	ffff0001 	.word	0xffff0001

0800a438 <_fwalk_reent>:
 800a438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a43c:	4606      	mov	r6, r0
 800a43e:	4688      	mov	r8, r1
 800a440:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a444:	2700      	movs	r7, #0
 800a446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a44a:	f1b9 0901 	subs.w	r9, r9, #1
 800a44e:	d505      	bpl.n	800a45c <_fwalk_reent+0x24>
 800a450:	6824      	ldr	r4, [r4, #0]
 800a452:	2c00      	cmp	r4, #0
 800a454:	d1f7      	bne.n	800a446 <_fwalk_reent+0xe>
 800a456:	4638      	mov	r0, r7
 800a458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a45c:	89ab      	ldrh	r3, [r5, #12]
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d907      	bls.n	800a472 <_fwalk_reent+0x3a>
 800a462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a466:	3301      	adds	r3, #1
 800a468:	d003      	beq.n	800a472 <_fwalk_reent+0x3a>
 800a46a:	4629      	mov	r1, r5
 800a46c:	4630      	mov	r0, r6
 800a46e:	47c0      	blx	r8
 800a470:	4307      	orrs	r7, r0
 800a472:	3568      	adds	r5, #104	; 0x68
 800a474:	e7e9      	b.n	800a44a <_fwalk_reent+0x12>

0800a476 <__retarget_lock_init_recursive>:
 800a476:	4770      	bx	lr

0800a478 <__retarget_lock_acquire_recursive>:
 800a478:	4770      	bx	lr

0800a47a <__retarget_lock_release_recursive>:
 800a47a:	4770      	bx	lr

0800a47c <__swhatbuf_r>:
 800a47c:	b570      	push	{r4, r5, r6, lr}
 800a47e:	460e      	mov	r6, r1
 800a480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a484:	2900      	cmp	r1, #0
 800a486:	b096      	sub	sp, #88	; 0x58
 800a488:	4614      	mov	r4, r2
 800a48a:	461d      	mov	r5, r3
 800a48c:	da08      	bge.n	800a4a0 <__swhatbuf_r+0x24>
 800a48e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a492:	2200      	movs	r2, #0
 800a494:	602a      	str	r2, [r5, #0]
 800a496:	061a      	lsls	r2, r3, #24
 800a498:	d410      	bmi.n	800a4bc <__swhatbuf_r+0x40>
 800a49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a49e:	e00e      	b.n	800a4be <__swhatbuf_r+0x42>
 800a4a0:	466a      	mov	r2, sp
 800a4a2:	f000 f903 	bl	800a6ac <_fstat_r>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	dbf1      	blt.n	800a48e <__swhatbuf_r+0x12>
 800a4aa:	9a01      	ldr	r2, [sp, #4]
 800a4ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a4b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a4b4:	425a      	negs	r2, r3
 800a4b6:	415a      	adcs	r2, r3
 800a4b8:	602a      	str	r2, [r5, #0]
 800a4ba:	e7ee      	b.n	800a49a <__swhatbuf_r+0x1e>
 800a4bc:	2340      	movs	r3, #64	; 0x40
 800a4be:	2000      	movs	r0, #0
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	b016      	add	sp, #88	; 0x58
 800a4c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a4c8 <__smakebuf_r>:
 800a4c8:	898b      	ldrh	r3, [r1, #12]
 800a4ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4cc:	079d      	lsls	r5, r3, #30
 800a4ce:	4606      	mov	r6, r0
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	d507      	bpl.n	800a4e4 <__smakebuf_r+0x1c>
 800a4d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4d8:	6023      	str	r3, [r4, #0]
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	2301      	movs	r3, #1
 800a4de:	6163      	str	r3, [r4, #20]
 800a4e0:	b002      	add	sp, #8
 800a4e2:	bd70      	pop	{r4, r5, r6, pc}
 800a4e4:	ab01      	add	r3, sp, #4
 800a4e6:	466a      	mov	r2, sp
 800a4e8:	f7ff ffc8 	bl	800a47c <__swhatbuf_r>
 800a4ec:	9900      	ldr	r1, [sp, #0]
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f7ff f957 	bl	80097a4 <_malloc_r>
 800a4f6:	b948      	cbnz	r0, 800a50c <__smakebuf_r+0x44>
 800a4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4fc:	059a      	lsls	r2, r3, #22
 800a4fe:	d4ef      	bmi.n	800a4e0 <__smakebuf_r+0x18>
 800a500:	f023 0303 	bic.w	r3, r3, #3
 800a504:	f043 0302 	orr.w	r3, r3, #2
 800a508:	81a3      	strh	r3, [r4, #12]
 800a50a:	e7e3      	b.n	800a4d4 <__smakebuf_r+0xc>
 800a50c:	4b0d      	ldr	r3, [pc, #52]	; (800a544 <__smakebuf_r+0x7c>)
 800a50e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a510:	89a3      	ldrh	r3, [r4, #12]
 800a512:	6020      	str	r0, [r4, #0]
 800a514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a518:	81a3      	strh	r3, [r4, #12]
 800a51a:	9b00      	ldr	r3, [sp, #0]
 800a51c:	6163      	str	r3, [r4, #20]
 800a51e:	9b01      	ldr	r3, [sp, #4]
 800a520:	6120      	str	r0, [r4, #16]
 800a522:	b15b      	cbz	r3, 800a53c <__smakebuf_r+0x74>
 800a524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a528:	4630      	mov	r0, r6
 800a52a:	f000 f8d1 	bl	800a6d0 <_isatty_r>
 800a52e:	b128      	cbz	r0, 800a53c <__smakebuf_r+0x74>
 800a530:	89a3      	ldrh	r3, [r4, #12]
 800a532:	f023 0303 	bic.w	r3, r3, #3
 800a536:	f043 0301 	orr.w	r3, r3, #1
 800a53a:	81a3      	strh	r3, [r4, #12]
 800a53c:	89a0      	ldrh	r0, [r4, #12]
 800a53e:	4305      	orrs	r5, r0
 800a540:	81a5      	strh	r5, [r4, #12]
 800a542:	e7cd      	b.n	800a4e0 <__smakebuf_r+0x18>
 800a544:	0800a2d5 	.word	0x0800a2d5

0800a548 <_malloc_usable_size_r>:
 800a548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a54c:	1f18      	subs	r0, r3, #4
 800a54e:	2b00      	cmp	r3, #0
 800a550:	bfbc      	itt	lt
 800a552:	580b      	ldrlt	r3, [r1, r0]
 800a554:	18c0      	addlt	r0, r0, r3
 800a556:	4770      	bx	lr

0800a558 <_raise_r>:
 800a558:	291f      	cmp	r1, #31
 800a55a:	b538      	push	{r3, r4, r5, lr}
 800a55c:	4604      	mov	r4, r0
 800a55e:	460d      	mov	r5, r1
 800a560:	d904      	bls.n	800a56c <_raise_r+0x14>
 800a562:	2316      	movs	r3, #22
 800a564:	6003      	str	r3, [r0, #0]
 800a566:	f04f 30ff 	mov.w	r0, #4294967295
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a56e:	b112      	cbz	r2, 800a576 <_raise_r+0x1e>
 800a570:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a574:	b94b      	cbnz	r3, 800a58a <_raise_r+0x32>
 800a576:	4620      	mov	r0, r4
 800a578:	f000 f830 	bl	800a5dc <_getpid_r>
 800a57c:	462a      	mov	r2, r5
 800a57e:	4601      	mov	r1, r0
 800a580:	4620      	mov	r0, r4
 800a582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a586:	f000 b817 	b.w	800a5b8 <_kill_r>
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d00a      	beq.n	800a5a4 <_raise_r+0x4c>
 800a58e:	1c59      	adds	r1, r3, #1
 800a590:	d103      	bne.n	800a59a <_raise_r+0x42>
 800a592:	2316      	movs	r3, #22
 800a594:	6003      	str	r3, [r0, #0]
 800a596:	2001      	movs	r0, #1
 800a598:	e7e7      	b.n	800a56a <_raise_r+0x12>
 800a59a:	2400      	movs	r4, #0
 800a59c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	4798      	blx	r3
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	e7e0      	b.n	800a56a <_raise_r+0x12>

0800a5a8 <raise>:
 800a5a8:	4b02      	ldr	r3, [pc, #8]	; (800a5b4 <raise+0xc>)
 800a5aa:	4601      	mov	r1, r0
 800a5ac:	6818      	ldr	r0, [r3, #0]
 800a5ae:	f7ff bfd3 	b.w	800a558 <_raise_r>
 800a5b2:	bf00      	nop
 800a5b4:	2000000c 	.word	0x2000000c

0800a5b8 <_kill_r>:
 800a5b8:	b538      	push	{r3, r4, r5, lr}
 800a5ba:	4d07      	ldr	r5, [pc, #28]	; (800a5d8 <_kill_r+0x20>)
 800a5bc:	2300      	movs	r3, #0
 800a5be:	4604      	mov	r4, r0
 800a5c0:	4608      	mov	r0, r1
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	602b      	str	r3, [r5, #0]
 800a5c6:	f7f7 fc27 	bl	8001e18 <_kill>
 800a5ca:	1c43      	adds	r3, r0, #1
 800a5cc:	d102      	bne.n	800a5d4 <_kill_r+0x1c>
 800a5ce:	682b      	ldr	r3, [r5, #0]
 800a5d0:	b103      	cbz	r3, 800a5d4 <_kill_r+0x1c>
 800a5d2:	6023      	str	r3, [r4, #0]
 800a5d4:	bd38      	pop	{r3, r4, r5, pc}
 800a5d6:	bf00      	nop
 800a5d8:	20000580 	.word	0x20000580

0800a5dc <_getpid_r>:
 800a5dc:	f7f7 bc14 	b.w	8001e08 <_getpid>

0800a5e0 <__sread>:
 800a5e0:	b510      	push	{r4, lr}
 800a5e2:	460c      	mov	r4, r1
 800a5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e8:	f000 f894 	bl	800a714 <_read_r>
 800a5ec:	2800      	cmp	r0, #0
 800a5ee:	bfab      	itete	ge
 800a5f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5f4:	181b      	addge	r3, r3, r0
 800a5f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5fa:	bfac      	ite	ge
 800a5fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5fe:	81a3      	strhlt	r3, [r4, #12]
 800a600:	bd10      	pop	{r4, pc}

0800a602 <__swrite>:
 800a602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a606:	461f      	mov	r7, r3
 800a608:	898b      	ldrh	r3, [r1, #12]
 800a60a:	05db      	lsls	r3, r3, #23
 800a60c:	4605      	mov	r5, r0
 800a60e:	460c      	mov	r4, r1
 800a610:	4616      	mov	r6, r2
 800a612:	d505      	bpl.n	800a620 <__swrite+0x1e>
 800a614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a618:	2302      	movs	r3, #2
 800a61a:	2200      	movs	r2, #0
 800a61c:	f000 f868 	bl	800a6f0 <_lseek_r>
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a62a:	81a3      	strh	r3, [r4, #12]
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	4628      	mov	r0, r5
 800a632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a636:	f000 b817 	b.w	800a668 <_write_r>

0800a63a <__sseek>:
 800a63a:	b510      	push	{r4, lr}
 800a63c:	460c      	mov	r4, r1
 800a63e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a642:	f000 f855 	bl	800a6f0 <_lseek_r>
 800a646:	1c43      	adds	r3, r0, #1
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	bf15      	itete	ne
 800a64c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a64e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a652:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a656:	81a3      	strheq	r3, [r4, #12]
 800a658:	bf18      	it	ne
 800a65a:	81a3      	strhne	r3, [r4, #12]
 800a65c:	bd10      	pop	{r4, pc}

0800a65e <__sclose>:
 800a65e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a662:	f000 b813 	b.w	800a68c <_close_r>
	...

0800a668 <_write_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4d07      	ldr	r5, [pc, #28]	; (800a688 <_write_r+0x20>)
 800a66c:	4604      	mov	r4, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	602a      	str	r2, [r5, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7f7 fc05 	bl	8001e86 <_write>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_write_r+0x1e>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_write_r+0x1e>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20000580 	.word	0x20000580

0800a68c <_close_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d06      	ldr	r5, [pc, #24]	; (800a6a8 <_close_r+0x1c>)
 800a690:	2300      	movs	r3, #0
 800a692:	4604      	mov	r4, r0
 800a694:	4608      	mov	r0, r1
 800a696:	602b      	str	r3, [r5, #0]
 800a698:	f7f7 fc11 	bl	8001ebe <_close>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	d102      	bne.n	800a6a6 <_close_r+0x1a>
 800a6a0:	682b      	ldr	r3, [r5, #0]
 800a6a2:	b103      	cbz	r3, 800a6a6 <_close_r+0x1a>
 800a6a4:	6023      	str	r3, [r4, #0]
 800a6a6:	bd38      	pop	{r3, r4, r5, pc}
 800a6a8:	20000580 	.word	0x20000580

0800a6ac <_fstat_r>:
 800a6ac:	b538      	push	{r3, r4, r5, lr}
 800a6ae:	4d07      	ldr	r5, [pc, #28]	; (800a6cc <_fstat_r+0x20>)
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4604      	mov	r4, r0
 800a6b4:	4608      	mov	r0, r1
 800a6b6:	4611      	mov	r1, r2
 800a6b8:	602b      	str	r3, [r5, #0]
 800a6ba:	f7f7 fc0c 	bl	8001ed6 <_fstat>
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	d102      	bne.n	800a6c8 <_fstat_r+0x1c>
 800a6c2:	682b      	ldr	r3, [r5, #0]
 800a6c4:	b103      	cbz	r3, 800a6c8 <_fstat_r+0x1c>
 800a6c6:	6023      	str	r3, [r4, #0]
 800a6c8:	bd38      	pop	{r3, r4, r5, pc}
 800a6ca:	bf00      	nop
 800a6cc:	20000580 	.word	0x20000580

0800a6d0 <_isatty_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4d06      	ldr	r5, [pc, #24]	; (800a6ec <_isatty_r+0x1c>)
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	602b      	str	r3, [r5, #0]
 800a6dc:	f7f7 fc0b 	bl	8001ef6 <_isatty>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_isatty_r+0x1a>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_isatty_r+0x1a>
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	20000580 	.word	0x20000580

0800a6f0 <_lseek_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d07      	ldr	r5, [pc, #28]	; (800a710 <_lseek_r+0x20>)
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	4608      	mov	r0, r1
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	602a      	str	r2, [r5, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f7f7 fc04 	bl	8001f0c <_lseek>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_lseek_r+0x1e>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_lseek_r+0x1e>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20000580 	.word	0x20000580

0800a714 <_read_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d07      	ldr	r5, [pc, #28]	; (800a734 <_read_r+0x20>)
 800a718:	4604      	mov	r4, r0
 800a71a:	4608      	mov	r0, r1
 800a71c:	4611      	mov	r1, r2
 800a71e:	2200      	movs	r2, #0
 800a720:	602a      	str	r2, [r5, #0]
 800a722:	461a      	mov	r2, r3
 800a724:	f7f7 fb92 	bl	8001e4c <_read>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d102      	bne.n	800a732 <_read_r+0x1e>
 800a72c:	682b      	ldr	r3, [r5, #0]
 800a72e:	b103      	cbz	r3, 800a732 <_read_r+0x1e>
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	20000580 	.word	0x20000580

0800a738 <_init>:
 800a738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a73a:	bf00      	nop
 800a73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73e:	bc08      	pop	{r3}
 800a740:	469e      	mov	lr, r3
 800a742:	4770      	bx	lr

0800a744 <_fini>:
 800a744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a746:	bf00      	nop
 800a748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a74a:	bc08      	pop	{r3}
 800a74c:	469e      	mov	lr, r3
 800a74e:	4770      	bx	lr
