{"sha": "95764a8f6e0e48600168618f6f99233654a6ac8e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTU3NjRhOGY2ZTBlNDg2MDAxNjg2MThmNmY5OTIzMzY1NGE2YWM4ZQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2007-02-23T09:34:34Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2007-02-23T09:34:34Z"}, "message": "i386.c (bdesc_1arg): Initialize IX86_BUILTIN_MOVSHDUP and IX86_BUILTIN_MOVSLDUP with...\n\n2007-02-23  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* config/i386/i386.c (bdesc_1arg): Initialize\n\tIX86_BUILTIN_MOVSHDUP and IX86_BUILTIN_MOVSLDUP with\n\t\"__builtin_ia32_movshdup\" and \"__builtin_ia32_movsldup\".\n\t(ix86_init_mmx_sse_builtins): Remove IX86_BUILTIN_MOVSHDUP\n\tand IX86_BUILTIN_MOVSLDUP.\n\nFrom-SVN: r122254", "tree": {"sha": "ae5c1c741b3a6f7795ec88f1bc08da3fae8f21e5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ae5c1c741b3a6f7795ec88f1bc08da3fae8f21e5"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/95764a8f6e0e48600168618f6f99233654a6ac8e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/95764a8f6e0e48600168618f6f99233654a6ac8e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/95764a8f6e0e48600168618f6f99233654a6ac8e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/95764a8f6e0e48600168618f6f99233654a6ac8e/comments", "author": null, "committer": null, "parents": [{"sha": "c0729306a62169f2a4fae2a5c16e83d8a485f746", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c0729306a62169f2a4fae2a5c16e83d8a485f746", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c0729306a62169f2a4fae2a5c16e83d8a485f746"}], "stats": {"total": 20, "additions": 11, "deletions": 9}, "files": [{"sha": "90a2abc2ac069d62bcbb7d4880d8c0e22e09abea", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 1, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/95764a8f6e0e48600168618f6f99233654a6ac8e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/95764a8f6e0e48600168618f6f99233654a6ac8e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=95764a8f6e0e48600168618f6f99233654a6ac8e", "patch": "@@ -1,7 +1,15 @@\n+2007-02-23  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/i386.c (bdesc_1arg): Initialize\n+\tIX86_BUILTIN_MOVSHDUP and IX86_BUILTIN_MOVSLDUP with\n+\t\"__builtin_ia32_movshdup\" and \"__builtin_ia32_movsldup\".\n+\t(ix86_init_mmx_sse_builtins): Remove IX86_BUILTIN_MOVSHDUP\n+\tand IX86_BUILTIN_MOVSLDUP.\n+\n 2007-02-22  Paolo Bonzini  <bonzini@gnu.org>\n \n \tPR rtl-optimization/30841\n-        * fwprop.c (propagate_rtx_1): Accept a VOIDmode replacement address.\n+\t* fwprop.c (propagate_rtx_1): Accept a VOIDmode replacement address.\n \n 2007-02-22  Kaveh R. Ghazi  <ghazi@caip.rutgers.edu>\n "}, {"sha": "e0da85a81030e41a3612b932deaa9321a56750e1", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 2, "deletions": 8, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/95764a8f6e0e48600168618f6f99233654a6ac8e/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/95764a8f6e0e48600168618f6f99233654a6ac8e/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=95764a8f6e0e48600168618f6f99233654a6ac8e", "patch": "@@ -16490,8 +16490,8 @@ static const struct builtin_description bdesc_1arg[] =\n   { MASK_SSE2, CODE_FOR_sse2_cvttps2dq, 0, IX86_BUILTIN_CVTTPS2DQ, 0, 0 },\n \n   /* SSE3 */\n-  { MASK_SSE3, CODE_FOR_sse3_movshdup, 0, IX86_BUILTIN_MOVSHDUP, 0, 0 },\n-  { MASK_SSE3, CODE_FOR_sse3_movsldup, 0, IX86_BUILTIN_MOVSLDUP, 0, 0 },\n+  { MASK_SSE3, CODE_FOR_sse3_movshdup, \"__builtin_ia32_movshdup\", IX86_BUILTIN_MOVSHDUP, 0, 0 },\n+  { MASK_SSE3, CODE_FOR_sse3_movsldup, \"__builtin_ia32_movsldup\", IX86_BUILTIN_MOVSLDUP, 0, 0 },\n \n   /* SSSE3 */\n   { MASK_SSSE3, CODE_FOR_absv16qi2, \"__builtin_ia32_pabsb128\", IX86_BUILTIN_PABSB128, 0, 0 },\n@@ -17141,12 +17141,6 @@ ix86_init_mmx_sse_builtins (void)\n   def_builtin (MASK_SSE3, \"__builtin_ia32_mwait\",\n \t       void_ftype_unsigned_unsigned,\n \t       IX86_BUILTIN_MWAIT);\n-  def_builtin (MASK_SSE3, \"__builtin_ia32_movshdup\",\n-\t       v4sf_ftype_v4sf,\n-\t       IX86_BUILTIN_MOVSHDUP);\n-  def_builtin (MASK_SSE3, \"__builtin_ia32_movsldup\",\n-\t       v4sf_ftype_v4sf,\n-\t       IX86_BUILTIN_MOVSLDUP);\n   def_builtin (MASK_SSE3, \"__builtin_ia32_lddqu\",\n \t       v16qi_ftype_pcchar, IX86_BUILTIN_LDDQU);\n "}]}