module BCD_module(
	input [3:0] bcd_in,
	output reg [6:0] bcd_out
	);
	
	always@(*)
	begin
		case(bcd_in)
			0: bcd_out=~7'b1111110;
			1: bcd_out=~7'b0110000;
			2: bcd_out=~7'b1101101;
			3: bcd_out=~7'b1111001;
			4: bcd_out=~7'b0110011;
			5: bcd_out=~7'b1011011;
			6: bcd_out=~7'b1011111;
			7: bcd_out=~7'b1110000;
			8: bcd_out=~7'b1111111;
			9: bcd_out=~7'b1111011;
			default: bcd_out=~7'b0000000;
		endcase
	end
endmodule