
autoidx 39

attribute \dynports 1
attribute \src "dut.sv:7.1-41.10"
module \macc

  parameter \SIZEIN 16
  parameter \SIZEOUT 40

  wire width 40 $auto$rtlil.cc:3092:Mux$14

  wire width 40 $auto$rtlil.cc:3017:Add$12

  wire $auto$rtlil.cc:3092:Mux$10

  wire width 32 $auto$rtlil.cc:3092:Mux$8

  wire width 32 $auto$expression.cpp:390:import_operation$5

  wire width 16 $auto$rtlil.cc:3092:Mux$4

  wire width 16 $auto$rtlil.cc:3092:Mux$2

  wire width 40 $0\old_result

  attribute \reg 1
  attribute \src "dut.sv:16.41-16.51"
  wire width 40 signed \old_result

  attribute \reg 1
  attribute \src "dut.sv:16.26-16.39"
  wire width 40 signed \adder_out

  attribute \reg 1
  attribute \src "dut.sv:15.27-15.39"
  wire width 32 signed \mult_reg

  attribute \reg 1
  attribute \src "dut.sv:14.5-14.18"
  wire \sload_reg

  attribute \reg 1
  attribute \src "dut.sv:13.36-13.45"
  wire width 16 signed \b_reg

  attribute \reg 1
  attribute \src "dut.sv:13.25-13.34"
  wire width 16 signed \a_reg

  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out

  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b

  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a

  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload

  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce

  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk

  cell $mux $auto$process.cpp:2270:import_assignment_sync$13
    parameter \WIDTH 40
    connect \Y $auto$rtlil.cc:3092:Mux$14
    connect \S \ce
    connect \B $auto$rtlil.cc:3017:Add$12
    connect \A \adder_out
  end

  cell $add $auto$expression.cpp:380:import_operation$11
    parameter \Y_WIDTH 40
    parameter \B_WIDTH 32
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3017:Add$12
    connect \B \mult_reg
    connect \A \old_result
  end

  cell $mux $auto$process.cpp:2270:import_assignment_sync$9
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3092:Mux$10
    connect \S \ce
    connect \B \sload
    connect \A \sload_reg
  end

  cell $mux $auto$process.cpp:2270:import_assignment_sync$7
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3092:Mux$8
    connect \S \ce
    connect \B $auto$expression.cpp:390:import_operation$5
    connect \A \mult_reg
  end

  cell $mul $auto$expression.cpp:407:import_operation$6
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 16
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \A_SIGNED 1
    connect \Y $auto$expression.cpp:390:import_operation$5
    connect \B \b_reg
    connect \A \a_reg
  end

  cell $mux $auto$process.cpp:2270:import_assignment_sync$3
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3092:Mux$4
    connect \S \ce
    connect \B \b
    connect \A \b_reg
  end

  cell $mux $auto$process.cpp:2270:import_assignment_sync$1
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3092:Mux$2
    connect \S \ce
    connect \B \a
    connect \A \a_reg
  end

  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  process $proc$dut.sv:27$1
    sync posedge \clk
      update \a_reg $auto$rtlil.cc:3092:Mux$2
      update \b_reg $auto$rtlil.cc:3092:Mux$4
      update \mult_reg $auto$rtlil.cc:3092:Mux$8
      update \sload_reg $auto$rtlil.cc:3092:Mux$10
      update \adder_out $auto$rtlil.cc:3092:Mux$14
  end

  attribute \src "dut.sv:17.1-25.4"
  process $proc$dut.sv:17$1
    assign $0\old_result \old_result
    attribute \src "dut.sv:18.2-24.27"
    switch \sload_reg
      attribute \src "dut.sv:18.2-24.27"
      case 1'1
        assign $0\old_result 40'0000000000000000000000000000000000000000
      attribute \src "dut.sv:18.2-24.27"
      case 
        assign $0\old_result \adder_out
    end
    sync always
      update \old_result $0\old_result
  end

  connect \a_reg 16'0000000000000000
  connect \b_reg 16'0000000000000000
  connect \sload_reg 1'0
  connect \mult_reg 0
  connect \adder_out 40'0000000000000000000000000000000000000000
  connect \accum_out \adder_out
end
