// Seed: 446178504
module module_0 (
    input tri id_0,
    input tri id_1,
    input wor id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3
    , id_10,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8
);
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_2 #(
    parameter id_1  = 32'd97,
    parameter id_10 = 32'd83,
    parameter id_12 = 32'd76
) (
    input wand id_0,
    input wire _id_1,
    input wand id_2,
    output wand id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input wor _id_10,
    output wor id_11,
    input supply0 _id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15
);
  always_latch force id_3[id_10-id_1[1'b0-:1] : id_12] = 1 - 1;
  nand primCall (id_11, id_6, id_5, id_9, id_2, id_14, id_13, id_0);
  module_0 modCall_1 (
      id_14,
      id_5,
      id_8
  );
  assign modCall_1.type_0 = 0;
endmodule
