{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0942,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09923,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.005797,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0086564,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000689618,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0086564,
	"finish__design__instance__count__class:buffer": 63,
	"finish__design__instance__area__class:buffer": 91.504,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 25.004,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 29.792,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 6.916,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 11.172,
	"finish__design__instance__count__class:sequential_cell": 141,
	"finish__design__instance__area__class:sequential_cell": 657.818,
	"finish__design__instance__count__class:multi_input_combinational_cell": 592,
	"finish__design__instance__area__class:multi_input_combinational_cell": 696.92,
	"finish__design__instance__count": 871,
	"finish__design__instance__area": 1519.13,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.271945,
	"finish__clock__skew__setup": 0.00246033,
	"finish__clock__skew__hold": 0.00246033,
	"finish__timing__drv__max_slew_limit": 0.491481,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.185505,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00133777,
	"finish__power__switching__total": 0.000520236,
	"finish__power__leakage__total": 3.34774e-05,
	"finish__power__total": 0.00189149,
	"finish__design__io": 39,
	"finish__design__die__area": 253356,
	"finish__design__core__area": 250415,
	"finish__design__instance__count": 2303,
	"finish__design__instance__area": 1900.04,
	"finish__design__instance__count__stdcell": 2303,
	"finish__design__instance__area__stdcell": 1900.04,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00758756,
	"finish__design__instance__utilization__stdcell": 0.00758756,
	"finish__design__rows": 357,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 357,
	"finish__design__sites": 941409,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 941409,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}