#==============================================================================

#STEMlab 125-14 (Red Pitaya) Master Constraints File

#Team IVUS - ECE 4812 Capstone

#Instructions:

#- Uncomment the pins you need for your current top-level module.

#- Ensure that your top-level Verilog port names match the names in this file,

#or change the names in this file to match your Verilog.

#==============================================================================

#==============================================================================

#CLOCK SIGNALS (125 MHz ADC Oscillator)

#==============================================================================

#UNCOMMENTED for Proof of Life

set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports adc_clk_p_i]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports adc_clk_n_i]
set_property PACKAGE_PIN U18 [get_ports adc_clk_p_i]
set_property PACKAGE_PIN U19 [get_ports adc_clk_n_i]

create_clock -period 8.000 -name adc_clk [get_ports adc_clk_p_i]

#==============================================================================

#ONBOARD LEDs (Yellow)

#==============================================================================

#UNCOMMENTED for Proof of Life

set_property IOSTANDARD LVCMOS33 [get_ports {led_o[]}]
set_property SLEW SLOW [get_ports {led_o[]}]
set_property DRIVE 4 [get_ports {led_o[*]}]

set_property PACKAGE_PIN F16 [get_ports {led_o[0]}]
set_property PACKAGE_PIN F17 [get_ports {led_o[1]}]
set_property PACKAGE_PIN G15 [get_ports {led_o[2]}]
set_property PACKAGE_PIN H15 [get_ports {led_o[3]}]
set_property PACKAGE_PIN K14 [get_ports {led_o[4]}]
set_property PACKAGE_PIN G14 [get_ports {led_o[5]}]
set_property PACKAGE_PIN J15 [get_ports {led_o[6]}]
set_property PACKAGE_PIN J14 [get_ports {led_o[7]}]

#==============================================================================

#FAST ADC (125 MS/s, 14-bit) - LTC2145-14

#==============================================================================

set_property IOSTANDARD LVCMOS18 [get_ports {adc_dat_a_i[*]}]

set_property IOB TRUE [get_ports {adc_dat_a_i[*]}]

set_property PACKAGE_PIN V17 [get_ports {adc_dat_a_i[0]}]

set_property PACKAGE_PIN U17 [get_ports {adc_dat_a_i[1]}]

set_property PACKAGE_PIN W16 [get_ports {adc_dat_a_i[2]}]

set_property PACKAGE_PIN V16 [get_ports {adc_dat_a_i[3]}]

set_property PACKAGE_PIN T15 [get_ports {adc_dat_a_i[4]}]

set_property PACKAGE_PIN R14 [get_ports {adc_dat_a_i[5]}]

set_property PACKAGE_PIN T14 [get_ports {adc_dat_a_i[6]}]

set_property PACKAGE_PIN P14 [get_ports {adc_dat_a_i[7]}]

set_property PACKAGE_PIN U15 [get_ports {adc_dat_a_i[8]}]

set_property PACKAGE_PIN U14 [get_ports {adc_dat_a_i[9]}]

set_property PACKAGE_PIN V13 [get_ports {adc_dat_a_i[10]}]

set_property PACKAGE_PIN V12 [get_ports {adc_dat_a_i[11]}]

set_property PACKAGE_PIN Y14 [get_ports {adc_dat_a_i[12]}]

set_property PACKAGE_PIN W14 [get_ports {adc_dat_a_i[13]}]

set_property IOSTANDARD LVCMOS18 [get_ports {adc_dat_b_i[*]}]

set_property IOB TRUE [get_ports {adc_dat_b_i[*]}]

set_property PACKAGE_PIN W13 [get_ports {adc_dat_b_i[0]}]

set_property PACKAGE_PIN V15 [get_ports {adc_dat_b_i[1]}]

set_property PACKAGE_PIN T16 [get_ports {adc_dat_b_i[2]}]

set_property PACKAGE_PIN Y17 [get_ports {adc_dat_b_i[3]}]

set_property PACKAGE_PIN Y16 [get_ports {adc_dat_b_i[4]}]

set_property PACKAGE_PIN W15 [get_ports {adc_dat_b_i[5]}]

set_property PACKAGE_PIN W19 [get_ports {adc_dat_b_i[6]}]

set_property PACKAGE_PIN W18 [get_ports {adc_dat_b_i[7]}]

set_property PACKAGE_PIN P18 [get_ports {adc_dat_b_i[8]}]

set_property PACKAGE_PIN N17 [get_ports {adc_dat_b_i[9]}]

set_property PACKAGE_PIN P16 [get_ports {adc_dat_b_i[10]}]

set_property PACKAGE_PIN P15 [get_ports {adc_dat_b_i[11]}]

set_property PACKAGE_PIN T20 [get_ports {adc_dat_b_i[12]}]

set_property PACKAGE_PIN U20 [get_ports {adc_dat_b_i[13]}]

#==============================================================================

#FAST DAC (125 MS/s, 14-bit)

#==============================================================================

set_property IOSTANDARD LVCMOS33 [get_ports dac_clk_o]

set_property PACKAGE_PIN M17 [get_ports dac_clk_o]

set_property IOSTANDARD LVCMOS33 [get_ports dac_rst_o]

set_property PACKAGE_PIN N16 [get_ports dac_rst_o]

set_property IOSTANDARD LVCMOS33 [get_ports dac_sel_o]

set_property PACKAGE_PIN M18 [get_ports dac_sel_o]

set_property IOSTANDARD LVCMOS33 [get_ports dac_wrt_o]

set_property PACKAGE_PIN N15 [get_ports dac_wrt_o]

set_property IOSTANDARD LVCMOS33 [get_ports {dac_dat_o[*]}]

set_property PACKAGE_PIN M19 [get_ports {dac_dat_o[0]}]

set_property PACKAGE_PIN M20 [get_ports {dac_dat_o[1]}]

set_property PACKAGE_PIN L19 [get_ports {dac_dat_o[2]}]

set_property PACKAGE_PIN L20 [get_ports {dac_dat_o[3]}]

set_property PACKAGE_PIN K19 [get_ports {dac_dat_o[4]}]

set_property PACKAGE_PIN J19 [get_ports {dac_dat_o[5]}]

set_property PACKAGE_PIN J20 [get_ports {dac_dat_o[6]}]

set_property PACKAGE_PIN H20 [get_ports {dac_dat_o[7]}]

set_property PACKAGE_PIN G19 [get_ports {dac_dat_o[8]}]

set_property PACKAGE_PIN G20 [get_ports {dac_dat_o[9]}]

set_property PACKAGE_PIN F19 [get_ports {dac_dat_o[10]}]

set_property PACKAGE_PIN F20 [get_ports {dac_dat_o[11]}]

set_property PACKAGE_PIN D20 [get_ports {dac_dat_o[12]}]

set_property PACKAGE_PIN D19 [get_ports {dac_dat_o[13]}]

#==============================================================================

#EXPANSION CONNECTOR E1 (Digital I/O - 3.3V)

#==============================================================================

#UNCOMMENTED for Proof of Life (Only using exp_p[0] as our reset pin)

set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property PACKAGE_PIN G17 [get_ports rst_n]
set_property PULLUP true [get_ports rst_n]

set_property IOSTANDARD LVCMOS33 [get_ports {exp_p_io[*]}]

set_property PACKAGE_PIN G17 [get_ports {exp_p_io[0]}]

set_property PACKAGE_PIN H16 [get_ports {exp_p_io[1]}]

set_property PACKAGE_PIN J18 [get_ports {exp_p_io[2]}]

set_property PACKAGE_PIN K17 [get_ports {exp_p_io[3]}]

set_property PACKAGE_PIN L14 [get_ports {exp_p_io[4]}]

set_property PACKAGE_PIN L16 [get_ports {exp_p_io[5]}]

set_property PACKAGE_PIN K16 [get_ports {exp_p_io[6]}]

set_property PACKAGE_PIN M14 [get_ports {exp_p_io[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {exp_n_io[*]}]

set_property PACKAGE_PIN G18 [get_ports {exp_n_io[0]}]

set_property PACKAGE_PIN H17 [get_ports {exp_n_io[1]}]

set_property PACKAGE_PIN J19 [get_ports {exp_n_io[2]}]

set_property PACKAGE_PIN K18 [get_ports {exp_n_io[3]}]

set_property PACKAGE_PIN L15 [get_ports {exp_n_io[4]}]

set_property PACKAGE_PIN L17 [get_ports {exp_n_io[5]}]

set_property PACKAGE_PIN J16 [get_ports {exp_n_io[6]}]

set_property PACKAGE_PIN M15 [get_ports {exp_n_io[7]}]

#==============================================================================

#EXPANSION CONNECTOR E2 (Digital I/O - 3.3V)

#==============================================================================

set_property IOSTANDARD LVCMOS33 [get_ports {exp_p_io[*]}]

set_property PACKAGE_PIN M19 [get_ports {exp_p_io[8]}]   # E2 - Pin 11

set_property PACKAGE_PIN P14 [get_ports {exp_p_io[9]}]   # E2 - Pin 13

set_property PACKAGE_PIN N18 [get_ports {exp_p_io[10]}]  # E2 - Pin 15

set_property PACKAGE_PIN P15 [get_ports {exp_p_io[11]}]  # E2 - Pin 17

set_property IOSTANDARD LVCMOS33 [get_ports {exp_n_io[*]}]

set_property PACKAGE_PIN M20 [get_ports {exp_n_io[8]}]   # E2 - Pin 12

set_property PACKAGE_PIN P14 [get_ports {exp_n_io[9]}]   # E2 - Pin 14

set_property PACKAGE_PIN N19 [get_ports {exp_n_io[10]}]  # E2 - Pin 16

set_property PACKAGE_PIN P16 [get_ports {exp_n_io[11]}]  # E2 - Pin 18