19. Printing statistics.

=== top ===

   Number of wires:              30760
   Number of wire bits:          35744
   Number of public wires:       16483
   Number of public wire bits:   21467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14291
     AND2_X1                         3
     AND3_X1                         1
     AOI21_X1                        9
     AOI221_X1                       2
     AOI22_X1                        1
     BUF_X1                         14
     DFF_X1                      14124
     INV_X1                         18
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                         5
     NAND2_X1                        3
     NAND3_X1                        4
     NOR2_X1                         6
     NOR3_X1                         5
     NOR4_X1                        36
     OAI211_X2                       1
     OAI21_X1                       16
     OAI221_X1                       1
     OAI22_X1                        1
     OR3_X1                         39

   Chip area for module '\top': 64057.322000

20. Executing Verilog backend.
Dumping module `\top'.

Warnings: 780 unique messages, 844 total
End of script. Logfile hash: 9b6ca8e5ef, CPU: user 2056.40s system 168.02s, MEM: 949.20 MB peak
Yosys 0.9+3621 (git sha1 66769a3f, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 61% 1x flatten (1366 sec), 24% 162x opt_clean (555 sec), ...
37:05.28elapsed 99%CPU 971976memKB
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp results/nangate45/top/1_1_yosys.v results/nangate45/top/1_synth.v
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp designs/src/poptrie/top.sdc results/nangate45/top/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/top/2_1_floorplan.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 14291
Info: Added 592 rows of 4369 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _27769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _23350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _27769_/CK (DFF_X1)
   2.64    0.01    0.08    0.08 v _27769_/Q (DFF_X1)
           0.01    0.00    0.08 v _14277_/A (BUF_X1)
  12.64    0.02    0.04    0.12 v _14277_/Z (BUF_X1)
           0.02    0.00    0.12 v _14301_/B2 (AOI21_X1)
   4.00    0.03    0.05    0.17 ^ _14301_/ZN (AOI21_X1)
           0.03    0.00    0.17 ^ _14302_/A (OAI21_X1)
   1.20    0.01    0.02    0.19 v _14302_/ZN (OAI21_X1)
           0.01    0.00    0.19 v _14303_/A2 (AND2_X1)
   1.83    0.01    0.03    0.22 v _14303_/ZN (AND2_X1)
           0.01    0.00    0.22 v _14304_/B2 (AOI22_X1)
   1.97    0.03    0.05    0.27 ^ _14304_/ZN (AOI22_X1)
           0.03    0.00    0.27 ^ _14306_/B1 (OAI21_X1)
   1.71    0.01    0.02    0.29 v _14306_/ZN (OAI21_X1)
           0.01    0.00    0.29 v _14307_/C2 (AOI221_X1)
   3.47    0.05    0.07    0.35 ^ _14307_/ZN (AOI221_X1)
           0.05    0.00    0.35 ^ _14308_/C2 (OAI211_X2)
   1.37    0.02    0.03    0.38 v _14308_/ZN (OAI211_X2)
           0.02    0.00    0.38 v _23350_/D (DFF_X1)
                           0.38   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _23350_/CK (DFF_X1)
                  -0.04    0.96   library setup time
                           0.96   data required time
-----------------------------------------------------------------------
                           0.96   data required time
                          -0.38   data arrival time
-----------------------------------------------------------------------
                           0.57   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 64057 u^2 9% utilization.
0:02.02elapsed 96%CPU 121956memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/top/2_2_floorplan_io.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_1_floorplan.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 14291 components and 85709 component-terminals.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          10448
 * Num of I/O            5065
 * Num of I/O w/sink     103
 * Num of I/O w/o sink   4962
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.81elapsed 98%CPU 99084memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_3_tdms_place.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_2_floorplan_io.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 14291 components and 85709 component-terminals.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_2_floorplan_io.def
No macros found: Skipping global_placement
0:00.79elapsed 99%CPU 89244memKB
./util/fixIoPins.py --inputDef results/nangate45/top/2_3_floorplan_tdms.def --outputDef results/nangate45/top/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:1460 South:1072 East:1461 North:1072
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_4_mplace.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 14291 components and 85709 component-terminals.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
No macros found: Skipping macro_placement
0:00.80elapsed 99%CPU 89168memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/top/2_5_tapcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 14291 components and 85709 component-terminals.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 592
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 1184
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 1782
Running tapcell... Done!
0:01.45elapsed 99%CPU 101260memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/top/2_6_pdn.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 17257 components and 91641 component-terminals.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:03.08elapsed 99%CPU 243060memKB
cp results/nangate45/top/2_6_floorplan_pdn.def results/nangate45/top/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_1_place_gp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_floorplan.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 17257 components and 91641 component-terminals.
Notice 0:     Created 2 special nets and 34514 connections.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] NumInstances = 17257
[INFO] NumPlaceInstances = 14291
[INFO] NumFixedInstances = 2966
[INFO] NumDummyInstances = 0
[INFO] NumNets = 33472
[INFO] NumPins = 62192
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1700260, 1701600)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] CoreArea = 2751980672000
[INFO] NonPlaceInstsArea = 3155824000
[INFO] PlaceInstsArea = 317051784000
[INFO] Util(%) = 11.534084
[INFO] StdInstsArea = 317051784000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 0.0309698 HPWL: 450655540
[InitialPlace]  Iter: 2 CG Error: 0.0232816 HPWL: 409081286
[InitialPlace]  Iter: 3 CG Error: 0.0171864 HPWL: 430498487
[InitialPlace]  Iter: 4 CG Error: 0.0125423 HPWL: 442957511
[InitialPlace]  Iter: 5 CG Error: 0.000840022 HPWL: 448830041
[InitialPlace]  Iter: 6 CG Error: 0.00148894 HPWL: 451475500
[InitialPlace]  Iter: 7 CG Error: 0.00046947 HPWL: 453080877
[InitialPlace]  Iter: 8 CG Error: 0.000422998 HPWL: 453479513
[InitialPlace]  Iter: 9 CG Error: 0.000412443 HPWL: 453689861
[InitialPlace]  Iter: 10 CG Error: 0.000304562 HPWL: 454055253
[InitialPlace]  Iter: 11 CG Error: 0.000153722 HPWL: 454115685
[InitialPlace]  Iter: 12 CG Error: 8.40012e-05 HPWL: 454429755
[InitialPlace]  Iter: 13 CG Error: 0.000101184 HPWL: 454639617
[InitialPlace]  Iter: 14 CG Error: 7.67369e-05 HPWL: 454757770
[InitialPlace]  Iter: 15 CG Error: 8.77316e-05 HPWL: 454956227
[InitialPlace]  Iter: 16 CG Error: 8.11855e-05 HPWL: 454903704
[InitialPlace]  Iter: 17 CG Error: 8.91584e-05 HPWL: 454973901
[InitialPlace]  Iter: 18 CG Error: 8.08213e-05 HPWL: 454864052
[InitialPlace]  Iter: 19 CG Error: 8.3939e-05 HPWL: 454907551
[InitialPlace]  Iter: 20 CG Error: 7.52162e-05 HPWL: 454786394
[INFO] FillerInit: NumGCells = 37008
[INFO] FillerInit: NumGNets = 33472
[INFO] FillerInit: NumGPins = 62192
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 22185416
[INFO] IdealBinArea = 73951384
[INFO] IdealBinCnt = 37213
[INFO] TotalBinArea = 2751980672000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (12971, 12950)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.823674 HPWL: 150246670
[NesterovSolve] Iter: 10 overflow: 0.803847 HPWL: 169241611
[NesterovSolve] Iter: 20 overflow: 0.786744 HPWL: 177176405
[NesterovSolve] Iter: 30 overflow: 0.771421 HPWL: 181429318
[NesterovSolve] Iter: 40 overflow: 0.756414 HPWL: 184451973
[NesterovSolve] Iter: 50 overflow: 0.741583 HPWL: 186864147
[NesterovSolve] Iter: 60 overflow: 0.727004 HPWL: 188475564
[NesterovSolve] Iter: 70 overflow: 0.714095 HPWL: 189280534
[NesterovSolve] Iter: 80 overflow: 0.701089 HPWL: 189717578
[NesterovSolve] Iter: 90 overflow: 0.687554 HPWL: 189945384
[NesterovSolve] Iter: 100 overflow: 0.675142 HPWL: 190039392
[NesterovSolve] Iter: 110 overflow: 0.663892 HPWL: 190103783
[NesterovSolve] Iter: 120 overflow: 0.650999 HPWL: 190031899
[NesterovSolve] Iter: 130 overflow: 0.638839 HPWL: 189865676
[NesterovSolve] Iter: 140 overflow: 0.626511 HPWL: 189607137
[NesterovSolve] Iter: 150 overflow: 0.614737 HPWL: 189357142
[NesterovSolve] Iter: 160 overflow: 0.602436 HPWL: 189169168
[NesterovSolve] Iter: 170 overflow: 0.590252 HPWL: 189116509
[NesterovSolve] Iter: 180 overflow: 0.575478 HPWL: 189326765
[NesterovSolve] Iter: 190 overflow: 0.557346 HPWL: 190167485
[NesterovSolve] Iter: 200 overflow: 0.537303 HPWL: 192545180
[NesterovSolve] Iter: 210 overflow: 0.5133 HPWL: 195811500
[NesterovSolve] Iter: 220 overflow: 0.480285 HPWL: 199444886
[NesterovSolve] Iter: 230 overflow: 0.436812 HPWL: 212632502
[NesterovSolve] Iter: 240 overflow: 0.386491 HPWL: 218567878
[NesterovSolve] Iter: 250 overflow: 0.33657 HPWL: 216017498
[NesterovSolve] Iter: 260 overflow: 0.298496 HPWL: 208231699
[NesterovSolve] Iter: 270 overflow: 0.266521 HPWL: 223749203
[NesterovSolve] Iter: 280 overflow: 0.238354 HPWL: 262995946
[NesterovSolve] Iter: 290 overflow: 0.22219 HPWL: 252062677
[NesterovSolve] Iter: 300 overflow: 0.200796 HPWL: 261245097
[NesterovSolve] Iter: 310 overflow: 0.182694 HPWL: 252409820
[NesterovSolve] Iter: 320 overflow: 0.160797 HPWL: 239457920
[NesterovSolve] Iter: 330 overflow: 0.146783 HPWL: 244196721
[NesterovSolve] Iter: 340 overflow: 0.137807 HPWL: 237099348
[NesterovSolve] Iter: 350 overflow: 0.128974 HPWL: 226429515
[NesterovSolve] Iter: 360 overflow: 0.118393 HPWL: 219415463
[NesterovSolve] Iter: 370 overflow: 0.10712 HPWL: 212167158
[NesterovSolve] Finished with Overflow: 0.0997539
0:10.60elapsed 99%CPU 144984memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/top/3_2_resizer.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_1_place_gp.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 17257 components and 91641 component-terminals.
Notice 0:     Created 2 special nets and 34514 connections.
Notice 0:     Created 33472 nets and 57127 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_1_place_gp.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _27769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14466_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _27769_/CK (DFF_X1)
   0.09    0.09 ^ _27769_/Q (DFF_X1)
   0.04    0.13 ^ _14277_/Z (BUF_X1)
   0.02    0.15 v _14284_/ZN (INV_X1)
   0.15    0.30 v _14356_/Z (BUF_X1)
   0.36    0.66 v _14399_/Z (BUF_X1)
   0.28    0.94 ^ _14405_/ZN (NOR4_X1)
   0.00    0.94 ^ _14466_/D (DFF_X1)
           0.94   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ _14466_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.94   data arrival time
---------------------------------------------------------
           0.02   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 64846 u^2 9% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
17257

==========================================================================
pin_count
--------------------------------------------------------------------------
57127

Perform port buffering...
Perform buffer insertion...
Found 2 slew violations.
Found 4 capacitance violations.
Found 3 long wires.
Inserted 5 buffers in 4 nets.
Resized 25 instances.
Perform resizing after buffer insertion...
Resized 1 instances.
Repair tie lo fanout...
Inserted 6 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Inserted 1 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _27769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14466_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _27769_/CK (DFF_X1)
   2.74    0.01    0.09    0.09 ^ _27769_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _14277_/A (CLKBUF_X2)
  11.41    0.02    0.04    0.13 ^ _14277_/Z (CLKBUF_X2)
           0.02    0.00    0.13 ^ _14284_/A (INV_X1)
   4.22    0.01    0.01    0.14 v _14284_/ZN (INV_X1)
           0.01    0.00    0.14 v _14356_/A (BUF_X1)
   9.31    0.01    0.04    0.18 v _14356_/Z (BUF_X1)
           0.01    0.00    0.18 v repeater5/A (BUF_X8)
  58.14    0.01    0.04    0.21 v repeater5/Z (BUF_X8)
           0.01    0.06    0.27 v repeater4/A (BUF_X8)
  56.86    0.01    0.03    0.31 v repeater4/Z (BUF_X8)
           0.01    0.07    0.38 v _14399_/A (BUF_X8)
  52.30    0.01    0.03    0.41 v _14399_/Z (BUF_X8)
           0.02    0.01    0.42 v repeater1/A (BUF_X8)
  60.02    0.01    0.04    0.46 v repeater1/Z (BUF_X8)
           0.01    0.08    0.54 v _14405_/A3 (NOR4_X1)
   1.36    0.04    0.07    0.61 ^ _14405_/ZN (NOR4_X1)
           0.04    0.00    0.61 ^ _14466_/D (DFF_X1)
                           0.61   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _14466_/CK (DFF_X1)
                  -0.04    0.96   library setup time
                           0.96   data required time
-----------------------------------------------------------------------
                           0.96   data required time
                          -0.61   data arrival time
-----------------------------------------------------------------------
                           0.35   slack (MET)


Startpoint: _26286_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _26340_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _26286_/CK (DFF_X1)
   1.07    0.01    0.08    0.08 v _26286_/Q (DFF_X1)
           0.01    0.00    0.08 v _26340_/D (DFF_X1)
                           0.08   data arrival time

           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _26340_/CK (DFF_X1)
                   0.00    0.00   library hold time
                           0.00   data required time
-----------------------------------------------------------------------
                           0.00   data required time
                          -0.08   data arrival time
-----------------------------------------------------------------------
                           0.08   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 64880 u^2 9% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
17267

==========================================================================
pin_count
--------------------------------------------------------------------------
57142

0:06.65elapsed 101%CPU 156848memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_3_opendp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_2_place_resized.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 17267 components and 91676 component-terminals.
Notice 0:     Created 2 special nets and 34534 connections.
Notice 0:     Created 33482 nets and 57142 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_2_place_resized.def
Design Stats
--------------------------------
total instances         17267
multi row instances         0
fixed instances          2966
nets                    33484
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          64089.5 u^2
utilization                 9 %
utilization padded         10 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement    14047.7 u
average displacement      0.8 u
max displacement          5.9 u
original HPWL        102857.4 u
legalized HPWL       106597.6 u
delta HPWL                  4 %

Mirrored 1958 instances
HPWL before          106597.6 u
HPWL after           102980.3 u
HPWL delta                 -3 %
0:42.52elapsed 99%CPU 208256memKB
cp results/nangate45/top/3_3_place_dp.def results/nangate45/top/3_place.def
cp results/nangate45/top/2_floorplan.sdc results/nangate45/top/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/top/4_1_cts.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_place.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 17267 components and 91676 component-terminals.
Notice 0:     Created 2 special nets and 34534 connections.
Notice 0:     Created 33482 nets and 57142 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clock" found
 Initializing clock net for : "clock"
 Clock net "clock" has 14124 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clock...
    Tot. number of sinks: 14124
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(110390, 348770), (1641790, 1404030)]
 Normalized sink region: [(5.5195, 17.4385), (82.0895, 70.2015)]
    Width:  76.57
    Height: 52.763
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 7062
    Sub-region size: 38.285 X 52.763
    Segment length (rounded): 20
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 1161 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 3531
    Sub-region size: 38.285 X 26.3815
    Segment length (rounded): 14
    Key: 3332 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 2280 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 1766
    Sub-region size: 19.1425 X 26.3815
    Segment length (rounded): 10
    Key: 3346 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 Level 4
    Direction: Vertical
    # sinks per sub-region: 883
    Sub-region size: 19.1425 X 13.1908
    Segment length (rounded): 6
    Key: 2285 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 5
    Direction: Horizontal
    # sinks per sub-region: 442
    Sub-region size: 9.57125 X 13.1908
    Segment length (rounded): 4
    Key: 1138 outSlew: 2 load: 1 length: 4 isBuffered: 1
 Level 6
    Direction: Vertical
    # sinks per sub-region: 221
    Sub-region size: 9.57125 X 6.59538
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 7
    Direction: Horizontal
    # sinks per sub-region: 111
    Sub-region size: 4.78563 X 6.59538
    Segment length (rounded): 2
    Key: 548 outSlew: 2 load: 1 length: 2 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 8
    Direction: Vertical
    # sinks per sub-region: 56
    Sub-region size: 4.78563 X 3.29769
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 9
    Direction: Horizontal
    # sinks per sub-region: 28
    Sub-region size: 2.39281 X 3.29769
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 10
    Direction: Vertical
    # sinks per sub-region: 14
    Sub-region size: 2.39281 X 1.64884
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 14124
 Clock topology of net "clock" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 30949.9 dbu.
 Num outlier sinks: 41
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clock" to DB
    Created 2096 clock buffers.
    Minimum number of buffers in the clock path: 14.
    Maximum number of buffers in the clock path: 15.
    Created 2096 clock nets.
    Fanout distribution for the current clock = 4:9, 5:11, 6:25, 7:23, 8:60, 9:68, 10:70, 11:70, 12:107, 13:106, 14:91, 15:63, 16:59, 17:49, 18:58, 19:44, 20:26, 21:23, 22:11, 23:9, 24:5, 25:8, 26:9, 27:4, 28:5, 30:3, 31:1, 32:1, 34:3, 37:2, 39:1.
    Max level of the clock tree: 10.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances         19363
multi row instances         0
fixed instances          2966
nets                    35580
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          65806.8 u^2
utilization                10 %
utilization padded         11 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     2066.4 u
average displacement      0.1 u
max displacement          4.9 u
original HPWL        162626.9 u
legalized HPWL       166386.5 u
delta HPWL                  2 %

Repair hold violations...
Found 2 endpoints with hold violations.
Inserted 2 hold buffers.
Design Stats
--------------------------------
total instances         19365
multi row instances         0
fixed instances          2966
nets                    35582
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          65808.4 u^2
utilization                10 %
utilization padded         11 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        2.4 u
average displacement      0.0 u
max displacement          1.2 u
original HPWL        166387.1 u
legalized HPWL       166386.0 u
delta HPWL                 -0 %

0:08.38elapsed 99%CPU 267232memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/top/4_2_cts_fillcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_1_cts.def
Notice 0: Design: top
Notice 0:     Created 5065 pins.
Notice 0:     Created 19365 components and 100068 component-terminals.
Notice 0:     Created 2 special nets and 38730 connections.
Notice 0:     Created 35580 nets and 61338 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_1_cts.def
Placed 119507 filler instances.
0:01.44elapsed 99%CPU 348728memKB
cp results/nangate45/top/4_2_cts_fillcell.def results/nangate45/top/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/top/5_1_fastroute.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_cts.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 5065 pins.
Notice 0:     Created 138872 components and 339082 component-terminals.
Notice 0:     Created 2 special nets and 277744 connections.
Notice 0:     Created 35580 nets and 61338 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_cts.def
Warning: option -max_routing_layer is deprecated. Use option -layers {min max}
Warning: option -layers_adjustments is deprecated. Use command set_global_routing_layer_adjustment layer adjustment

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 378100
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 40
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 864550 obstacles in layer 1
[INFO] Processing 30 obstacles in layer 4
[INFO] Processing 42 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
Running FastRoute...

[INFO] WIRELEN : 87170, WIRELEN1 : 0
[INFO] NumSeg  : 31295
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 87122, WIRELEN1 : 87122
[INFO] NumSeg  : 31307
[INFO] NumShift: 475
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.005273 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 87122
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 3.954664 sec
Post Processing Begins 
Warning: option -output_file is deprecated. Use option -guide_file
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 65417
[INFO] Via related stiner nodes 3217
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 39933
    Layer 3 usage: 44481
    Layer 4 usage: 1430
    Layer 5 usage: 1284
    Layer 6 usage: 268
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 821736
    Layer 3 capacity: 1146132
    Layer 4 capacity: 493284
    Layer 5 capacity: 491660
    Layer 6 capacity: 493284
    Layer 7 capacity: 148570
    Layer 8 capacity: 164428
    Layer 9 capacity: 0
    Layer 10 capacity: 808

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 4.86%
    Layer 3 use percentage: 3.88%
    Layer 4 use percentage: 0.29%
    Layer 5 use percentage: 0.26%
    Layer 6 use percentage: 0.05%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.0%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 87396
[Overflow Report] Total Capacity: 3759902
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 87396
[INFO] Final number of vias : 77765
[INFO] Final usage 3D       : 320691
Getting results...
Getting results... Done!

Running FastRoute... Done!
[INFO] Total wirelength: 269064 um
Writing guides...
[INFO] Num routed nets: 16492
Writing guides... Done!
0:06.22elapsed 99%CPU 359832memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/top/TritonRoute.param) 2>&1 | tee ./logs/nangate45/top/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 1000 pins
defIn read 2000 pins
defIn read 3000 pins
defIn read 4000 pins
defIn read 5000 pins
defIn read 10000 nets
defIn read 20000 nets
defIn read 30000 nets

design:      top
die area:    ( 0 0 ) ( 1700260 1701600 )
trackPts:    20
defvias:     6
#components: 138872
#terminals:  5065
#snets:      2
#nets:       35580

reading guide ...
guideIn read 100000 guides

#guides:     109597
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
#unique instances = 62

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 873445
via1 shape region query size = 26685
metal2 shape region query size = 19934
via2 shape region query size = 26685
metal3 shape region query size = 20711
via3 shape region query size = 26685
metal4 shape region query size = 9555
via4 shape region query size = 6300
metal5 shape region query size = 1260
via5 shape region query size = 6300
metal6 shape region query size = 1260
via6 shape region query size = 3150
metal7 shape region query size = 672
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 171 pins
  complete 50 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 16399 groups
Expt1 runtime (pin-level access point gen): 0.511775
Expt2 runtime (design-level access pattern gen): 0.110298
#scanned instances     = 138872
#unique  instances     = 62
#stdCellGenAp          = 961
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 792
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 61338
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 159.20 (MB), peak = 173.56 (MB)

post process guides ...
GCELLGRID X -1 DO 405 STEP 4200 ;
GCELLGRID Y -1 DO 404 STEP 4200 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10
  complete 10000 nets

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete 30000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 42980
via1 guide region query size = 0
metal2 guide region query size = 36931
via2 guide region query size = 0
metal3 guide region query size = 19902
via3 guide region query size = 0
metal4 guide region query size = 41
via4 guide region query size = 0
metal5 guide region query size = 18
via5 guide region query size = 0
metal6 guide region query size = 6
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 36978 vertical wires in 9 frboxes and 62900 horizontal wires in 9 frboxes.
Done with 2665 vertical wires in 9 frboxes and 3160 horizontal wires in 9 frboxes.

complete track assignment
cpu time = 00:00:28, elapsed time = 00:00:07, memory = 467.00 (MB), peak = 467.00 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (MB), peak = 467.00 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:03, memory = 467.00 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:09, memory = 467.00 (MB)
    completing 30% with 5631 violations
    elapsed time = 00:00:13, memory = 467.00 (MB)
    completing 40% with 5631 violations
    elapsed time = 00:00:18, memory = 467.00 (MB)
    completing 50% with 5631 violations
    elapsed time = 00:00:24, memory = 467.00 (MB)
    completing 60% with 7224 violations
    elapsed time = 00:00:28, memory = 467.00 (MB)
    completing 70% with 7224 violations
    elapsed time = 00:00:34, memory = 467.00 (MB)
    completing 80% with 7640 violations
    elapsed time = 00:00:37, memory = 467.00 (MB)
    completing 90% with 7640 violations
    elapsed time = 00:00:42, memory = 467.00 (MB)
    completing 100% with 4658 violations
    elapsed time = 00:00:47, memory = 467.00 (MB)
  number of violations = 6962
cpu time = 00:03:08, elapsed time = 00:00:48, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 185016 um
total wire length on LAYER metal1 = 1371 um
total wire length on LAYER metal2 = 86128 um
total wire length on LAYER metal3 = 91296 um
total wire length on LAYER metal4 = 2984 um
total wire length on LAYER metal5 = 2681 um
total wire length on LAYER metal6 = 554 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 91132
up-via summary (total 91132):

------------------------
 FR_MASTERSLICE        0
         metal1    49278
         metal2    41776
         metal3       50
         metal4       20
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   91132


start 1st optimization iteration ...
    completing 10% with 6962 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 20% with 6962 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
    completing 30% with 5938 violations
    elapsed time = 00:00:11, memory = 1025.72 (MB)
    completing 40% with 5938 violations
    elapsed time = 00:00:15, memory = 1025.72 (MB)
    completing 50% with 5938 violations
    elapsed time = 00:00:19, memory = 1025.72 (MB)
    completing 60% with 4498 violations
    elapsed time = 00:00:23, memory = 1025.72 (MB)
    completing 70% with 4498 violations
    elapsed time = 00:00:28, memory = 1025.72 (MB)
    completing 80% with 3523 violations
    elapsed time = 00:00:31, memory = 1025.72 (MB)
    completing 90% with 3523 violations
    elapsed time = 00:00:35, memory = 1025.72 (MB)
    completing 100% with 1878 violations
    elapsed time = 00:00:39, memory = 1025.72 (MB)
  number of violations = 1878
cpu time = 00:02:35, elapsed time = 00:00:40, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184369 um
total wire length on LAYER metal1 = 1385 um
total wire length on LAYER metal2 = 85736 um
total wire length on LAYER metal3 = 91023 um
total wire length on LAYER metal4 = 2986 um
total wire length on LAYER metal5 = 2684 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 91567
up-via summary (total 91567):

------------------------
 FR_MASTERSLICE        0
         metal1    49314
         metal2    42170
         metal3       55
         metal4       20
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   91567


start 2nd optimization iteration ...
    completing 10% with 1878 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 20% with 1878 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 30% with 2156 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 40% with 2156 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
    completing 50% with 2156 violations
    elapsed time = 00:00:09, memory = 1025.72 (MB)
    completing 60% with 1999 violations
    elapsed time = 00:00:10, memory = 1025.72 (MB)
    completing 70% with 1999 violations
    elapsed time = 00:00:12, memory = 1025.72 (MB)
    completing 80% with 2043 violations
    elapsed time = 00:00:14, memory = 1025.72 (MB)
    completing 90% with 2043 violations
    elapsed time = 00:00:16, memory = 1025.72 (MB)
    completing 100% with 1564 violations
    elapsed time = 00:00:18, memory = 1025.72 (MB)
  number of violations = 1564
cpu time = 00:01:12, elapsed time = 00:00:19, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184240 um
total wire length on LAYER metal1 = 1362 um
total wire length on LAYER metal2 = 85619 um
total wire length on LAYER metal3 = 91033 um
total wire length on LAYER metal4 = 2987 um
total wire length on LAYER metal5 = 2684 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 91546
up-via summary (total 91546):

------------------------
 FR_MASTERSLICE        0
         metal1    49296
         metal2    42167
         metal3       55
         metal4       20
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   91546


start 3rd optimization iteration ...
    completing 10% with 1564 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 20% with 1564 violations
    elapsed time = 00:00:09, memory = 1025.72 (MB)
    completing 30% with 1379 violations
    elapsed time = 00:00:18, memory = 1025.72 (MB)
    completing 40% with 1379 violations
    elapsed time = 00:00:21, memory = 1025.72 (MB)
    completing 50% with 1379 violations
    elapsed time = 00:00:29, memory = 1025.72 (MB)
    completing 60% with 1172 violations
    elapsed time = 00:00:36, memory = 1025.72 (MB)
    completing 70% with 1172 violations
    elapsed time = 00:00:44, memory = 1025.72 (MB)
    completing 80% with 958 violations
    elapsed time = 00:00:49, memory = 1025.72 (MB)
    completing 90% with 958 violations
    elapsed time = 00:00:53, memory = 1025.72 (MB)
    completing 100% with 578 violations
    elapsed time = 00:00:59, memory = 1025.72 (MB)
  number of violations = 578
cpu time = 00:03:53, elapsed time = 00:00:59, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184378 um
total wire length on LAYER metal1 = 1699 um
total wire length on LAYER metal2 = 85308 um
total wire length on LAYER metal3 = 90841 um
total wire length on LAYER metal4 = 3277 um
total wire length on LAYER metal5 = 2698 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 92836
up-via summary (total 92836):

------------------------
 FR_MASTERSLICE        0
         metal1    49500
         metal2    43153
         metal3      153
         metal4       22
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   92836


start 4th optimization iteration ...
    completing 10% with 578 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 20% with 578 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 30% with 468 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
    completing 40% with 468 violations
    elapsed time = 00:00:08, memory = 1025.72 (MB)
    completing 50% with 468 violations
    elapsed time = 00:00:11, memory = 1025.72 (MB)
    completing 60% with 332 violations
    elapsed time = 00:00:13, memory = 1025.72 (MB)
    completing 70% with 332 violations
    elapsed time = 00:00:15, memory = 1025.72 (MB)
    completing 80% with 234 violations
    elapsed time = 00:00:17, memory = 1025.72 (MB)
    completing 90% with 234 violations
    elapsed time = 00:00:18, memory = 1025.72 (MB)
    completing 100% with 93 violations
    elapsed time = 00:00:20, memory = 1025.72 (MB)
  number of violations = 93
cpu time = 00:01:19, elapsed time = 00:00:20, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184444 um
total wire length on LAYER metal1 = 1986 um
total wire length on LAYER metal2 = 85182 um
total wire length on LAYER metal3 = 90580 um
total wire length on LAYER metal4 = 3398 um
total wire length on LAYER metal5 = 2742 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93362
up-via summary (total 93362):

------------------------
 FR_MASTERSLICE        0
         metal1    49614
         metal2    43539
         metal3      173
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93362


start 5th optimization iteration ...
    completing 10% with 93 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 93 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 79 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 40% with 79 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 50% with 79 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 60% with 48 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 70% with 48 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 80% with 33 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 90% with 33 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 100% with 16 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
  number of violations = 16
cpu time = 00:00:30, elapsed time = 00:00:08, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184449 um
total wire length on LAYER metal1 = 2038 um
total wire length on LAYER metal2 = 85129 um
total wire length on LAYER metal3 = 90532 um
total wire length on LAYER metal4 = 3446 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93437
up-via summary (total 93437):

------------------------
 FR_MASTERSLICE        0
         metal1    49634
         metal2    43588
         metal3      179
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93437


start 6th optimization iteration ...
    completing 10% with 16 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 16 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 30% with 12 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 12 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 12 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 10 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 70% with 10 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 10 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 90% with 10 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 7 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
  number of violations = 7
cpu time = 00:00:23, elapsed time = 00:00:06, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184451 um
total wire length on LAYER metal1 = 2037 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90532 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93453
up-via summary (total 93453):

------------------------
 FR_MASTERSLICE        0
         metal1    49636
         metal2    43602
         metal3      179
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93453


start 7th optimization iteration ...
    completing 10% with 7 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 7 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 30% with 7 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 7 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 50% with 7 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 5 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 90% with 5 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 5 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
  number of violations = 5
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2045 um
total wire length on LAYER metal2 = 85120 um
total wire length on LAYER metal3 = 90525 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93459
up-via summary (total 93459):

------------------------
 FR_MASTERSLICE        0
         metal1    49636
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93459


start 8th optimization iteration ...
    completing 10% with 5 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 5 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 30% with 5 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 5 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 50% with 5 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 5 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 90% with 5 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
  number of violations = 3
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2049 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90521 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93457
up-via summary (total 93457):

------------------------
 FR_MASTERSLICE        0
         metal1    49636
         metal2    43604
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93457


start 9th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 50% with 3 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:18, elapsed time = 00:00:04, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:21, elapsed time = 00:00:05, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1025.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1025.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1025.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1025.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 1025.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:05, memory = 1025.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:06, memory = 1025.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:07, memory = 1025.72 (MB)
  number of violations = 0
cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1025.72 (MB), peak = 1025.72 (MB)
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461


complete detail routing
total wire length = 184452 um
total wire length on LAYER metal1 = 2063 um
total wire length on LAYER metal2 = 85119 um
total wire length on LAYER metal3 = 90507 um
total wire length on LAYER metal4 = 3459 um
total wire length on LAYER metal5 = 2748 um
total wire length on LAYER metal6 = 553 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 93461
up-via summary (total 93461):

------------------------
 FR_MASTERSLICE        0
         metal1    49638
         metal2    43606
         metal3      181
         metal4       28
         metal5        8
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   93461

cpu time = 00:16:38, elapsed time = 00:04:18, memory = 1025.72 (MB), peak = 1025.72 (MB)

post processing ...

Runtime taken (hrt): 270.376
4:30.59elapsed 381%CPU 1050340memKB
cp results/nangate45/top/4_cts.sdc results/nangate45/top/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/top/6_report.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/5_route.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 5065 pins.
Notice 0:     Created 138872 components and 339082 component-terminals.
Notice 0:     Created 2 special nets and 277744 connections.
Notice 0:     Created 35580 nets and 61338 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/5_route.def
Notice 0: Split top of 3550 T shapes.

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _18019_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _18110_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    5.07                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_0_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_0_2_clock/A (CLKBUF_X1)
                  0.02    0.04    0.13 ^ clkbuf_1_0_2_clock/Z (CLKBUF_X1)
     2    7.78                           clknet_1_0_2_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.17 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     1    1.94                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_2_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.22 ^ clkbuf_2_1_1_clock/Z (CLKBUF_X1)
     2   11.96                           clknet_2_1_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_3_0_clock/Z (CLKBUF_X1)
     2    2.73                           clknet_3_3_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_6_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.31 ^ clkbuf_4_6_0_clock/Z (CLKBUF_X1)
     2    7.55                           clknet_4_6_0_clock (net)
                  0.02    0.00    0.31 ^ clkbuf_5_13_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.35 ^ clkbuf_5_13_0_clock/Z (CLKBUF_X1)
     2    3.25                           clknet_5_13_0_clock (net)
                  0.01    0.00    0.35 ^ clkbuf_6_26_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_26_0_clock/Z (CLKBUF_X1)
     2    4.74                           clknet_6_26_0_clock (net)
                  0.01    0.00    0.39 ^ clkbuf_7_53_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.42 ^ clkbuf_7_53_0_clock/Z (CLKBUF_X1)
     2    1.98                           clknet_7_53_0_clock (net)
                  0.01    0.00    0.42 ^ clkbuf_8_107_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.45 ^ clkbuf_8_107_0_clock/Z (CLKBUF_X1)
     2    2.36                           clknet_8_107_0_clock (net)
                  0.01    0.00    0.45 ^ clkbuf_9_215_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.48 ^ clkbuf_9_215_0_clock/Z (CLKBUF_X1)
     2    2.13                           clknet_9_215_0_clock (net)
                  0.01    0.00    0.48 ^ clkbuf_10_430_0_clock/A (CLKBUF_X1)
                  0.04    0.07    0.55 ^ clkbuf_10_430_0_clock/Z (CLKBUF_X1)
    15   16.88                           clknet_10_430_0_clock (net)
                  0.04    0.00    0.55 ^ _18019_/CK (DFF_X1)
                  0.01    0.10    0.64 ^ _18019_/Q (DFF_X1)
     1    1.32                           op6793.reg_out1[5] (net)
                  0.01    0.00    0.65 ^ _18110_/D (DFF_X1)
                                  0.65   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.82                           clknet_1_1_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.03    0.05    0.14 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_1_2_clock (net)
                  0.03    0.00    0.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.18 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_3_0_clock (net)
                  0.01    0.00    0.18 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.23 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.00                           clknet_2_3_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_6_0_clock/A (CLKBUF_X1)
                  0.01    0.05    0.28 ^ clkbuf_3_6_0_clock/Z (CLKBUF_X1)
     2    4.67                           clknet_3_6_0_clock (net)
                  0.01    0.00    0.28 ^ clkbuf_4_12_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.32 ^ clkbuf_4_12_0_clock/Z (CLKBUF_X1)
     2    6.81                           clknet_4_12_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_5_24_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.36 ^ clkbuf_5_24_0_clock/Z (CLKBUF_X1)
     2    2.81                           clknet_5_24_0_clock (net)
                  0.01    0.00    0.36 ^ clkbuf_6_48_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_48_0_clock/Z (CLKBUF_X1)
     2    4.40                           clknet_6_48_0_clock (net)
                  0.01    0.00    0.40 ^ clkbuf_7_96_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.43 ^ clkbuf_7_96_0_clock/Z (CLKBUF_X1)
     2    1.82                           clknet_7_96_0_clock (net)
                  0.01    0.00    0.43 ^ clkbuf_8_192_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.46 ^ clkbuf_8_192_0_clock/Z (CLKBUF_X1)
     2    2.22                           clknet_8_192_0_clock (net)
                  0.01    0.00    0.46 ^ clkbuf_9_385_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.49 ^ clkbuf_9_385_0_clock/Z (CLKBUF_X1)
     2    2.38                           clknet_9_385_0_clock (net)
                  0.01    0.00    0.49 ^ clkbuf_10_771_0_clock/A (CLKBUF_X1)
                  0.10    0.12    0.61 ^ clkbuf_10_771_0_clock/Z (CLKBUF_X1)
    34   41.54                           clknet_10_771_0_clock (net)
                  0.10    0.01    0.62 ^ _18110_/CK (DFF_X1)
                          0.00    0.62   clock reconvergence pessimism
                          0.02    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _27769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14467_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.82                           clknet_1_1_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.03    0.05    0.14 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_1_2_clock (net)
                  0.03    0.00    0.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.18 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_3_0_clock (net)
                  0.01    0.00    0.18 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.23 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.00                           clknet_2_3_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_7_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_7_0_clock/Z (CLKBUF_X1)
     2    3.70                           clknet_3_7_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_14_0_clock/A (CLKBUF_X1)
                  0.02    0.05    0.32 ^ clkbuf_4_14_0_clock/Z (CLKBUF_X1)
     2    7.78                           clknet_4_14_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_5_28_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.36 ^ clkbuf_5_28_0_clock/Z (CLKBUF_X1)
     2    3.19                           clknet_5_28_0_clock (net)
                  0.01    0.00    0.36 ^ clkbuf_6_56_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.40 ^ clkbuf_6_56_0_clock/Z (CLKBUF_X1)
     2    4.72                           clknet_6_56_0_clock (net)
                  0.01    0.00    0.40 ^ clkbuf_7_112_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.43 ^ clkbuf_7_112_0_clock/Z (CLKBUF_X1)
     2    2.00                           clknet_7_112_0_clock (net)
                  0.01    0.00    0.43 ^ clkbuf_8_224_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.46 ^ clkbuf_8_224_0_clock/Z (CLKBUF_X1)
     2    2.37                           clknet_8_224_0_clock (net)
                  0.01    0.00    0.46 ^ clkbuf_9_448_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.49 ^ clkbuf_9_448_0_clock/Z (CLKBUF_X1)
     2    2.16                           clknet_9_448_0_clock (net)
                  0.01    0.00    0.49 ^ clkbuf_10_896_0_clock/A (CLKBUF_X1)
                  0.04    0.07    0.56 ^ clkbuf_10_896_0_clock/Z (CLKBUF_X1)
    15   17.79                           clknet_10_896_0_clock (net)
                  0.04    0.00    0.56 ^ _27769_/CK (DFF_X1)
                  0.01    0.10    0.66 ^ _27769_/Q (DFF_X1)
     2    2.79                           op10389.reg_out1[0] (net)
                  0.01    0.00    0.66 ^ _14277_/A (CLKBUF_X2)
                  0.02    0.04    0.70 ^ _14277_/Z (CLKBUF_X2)
     7   11.62                           _00039_ (net)
                  0.02    0.00    0.70 ^ _14284_/A (INV_X1)
                  0.01    0.01    0.71 v _14284_/ZN (INV_X1)
     3    4.12                           _00045_ (net)
                  0.01    0.00    0.71 v _14356_/A (BUF_X1)
                  0.01    0.04    0.75 v _14356_/Z (BUF_X1)
     1    9.43                           _00110_ (net)
                  0.01    0.00    0.75 v repeater5/A (BUF_X8)
                  0.01    0.04    0.79 v repeater5/Z (BUF_X8)
     5   58.17                           net5 (net)
                  0.01    0.06    0.85 v repeater4/A (BUF_X8)
                  0.01    0.03    0.88 v repeater4/Z (BUF_X8)
     6   57.08                           net4 (net)
                  0.01    0.07    0.95 v _14399_/A (BUF_X8)
                  0.01    0.03    0.98 v _14399_/Z (BUF_X8)
     4   52.27                           _00133_ (net)
                  0.02    0.01    0.99 v repeater1/A (BUF_X8)
                  0.01    0.04    1.03 v repeater1/Z (BUF_X8)
     7   59.93                           net1 (net)
                  0.01    0.08    1.11 v _14407_/A3 (NOR4_X1)
                  0.04    0.07    1.18 ^ _14407_/ZN (NOR4_X1)
     1    1.25                           _00023_ (net)
                  0.04    0.00    1.18 ^ _14467_/D (DFF_X1)
                                  1.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.82                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    1.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    1.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.03    0.05    1.14 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_1_2_clock (net)
                  0.03    0.00    1.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.18 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_3_0_clock (net)
                  0.01    0.00    1.18 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.23 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.00                           clknet_2_3_1_clock (net)
                  0.03    0.00    1.23 ^ clkbuf_3_7_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.27 ^ clkbuf_3_7_0_clock/Z (CLKBUF_X1)
     2    3.70                           clknet_3_7_0_clock (net)
                  0.01    0.00    1.27 ^ clkbuf_4_15_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.32 ^ clkbuf_4_15_0_clock/Z (CLKBUF_X1)
     2    7.71                           clknet_4_15_0_clock (net)
                  0.02    0.00    1.32 ^ clkbuf_5_30_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.36 ^ clkbuf_5_30_0_clock/Z (CLKBUF_X1)
     2    3.56                           clknet_5_30_0_clock (net)
                  0.01    0.00    1.36 ^ clkbuf_6_61_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.40 ^ clkbuf_6_61_0_clock/Z (CLKBUF_X1)
     2    4.11                           clknet_6_61_0_clock (net)
                  0.01    0.00    1.40 ^ clkbuf_7_122_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.43 ^ clkbuf_7_122_0_clock/Z (CLKBUF_X1)
     2    2.04                           clknet_7_122_0_clock (net)
                  0.01    0.00    1.43 ^ clkbuf_8_244_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.46 ^ clkbuf_8_244_0_clock/Z (CLKBUF_X1)
     2    2.22                           clknet_8_244_0_clock (net)
                  0.01    0.00    1.46 ^ clkbuf_9_489_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.49 ^ clkbuf_9_489_0_clock/Z (CLKBUF_X1)
     2    2.24                           clknet_9_489_0_clock (net)
                  0.01    0.00    1.49 ^ clkbuf_10_978_0_clock/A (CLKBUF_X1)
                  0.04    0.07    1.56 ^ clkbuf_10_978_0_clock/Z (CLKBUF_X1)
    15   17.23                           clknet_10_978_0_clock (net)
                  0.04    0.00    1.56 ^ _14467_/CK (DFF_X1)
                          0.00    1.56   clock reconvergence pessimism
                         -0.03    1.52   library setup time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _27769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14467_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.82                           clknet_1_1_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.03    0.05    0.14 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_1_2_clock (net)
                  0.03    0.00    0.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.18 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_3_0_clock (net)
                  0.01    0.00    0.18 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.23 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.00                           clknet_2_3_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_7_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_7_0_clock/Z (CLKBUF_X1)
     2    3.70                           clknet_3_7_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_14_0_clock/A (CLKBUF_X1)
                  0.02    0.05    0.32 ^ clkbuf_4_14_0_clock/Z (CLKBUF_X1)
     2    7.78                           clknet_4_14_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_5_28_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.36 ^ clkbuf_5_28_0_clock/Z (CLKBUF_X1)
     2    3.19                           clknet_5_28_0_clock (net)
                  0.01    0.00    0.36 ^ clkbuf_6_56_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.40 ^ clkbuf_6_56_0_clock/Z (CLKBUF_X1)
     2    4.72                           clknet_6_56_0_clock (net)
                  0.01    0.00    0.40 ^ clkbuf_7_112_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.43 ^ clkbuf_7_112_0_clock/Z (CLKBUF_X1)
     2    2.00                           clknet_7_112_0_clock (net)
                  0.01    0.00    0.43 ^ clkbuf_8_224_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.46 ^ clkbuf_8_224_0_clock/Z (CLKBUF_X1)
     2    2.37                           clknet_8_224_0_clock (net)
                  0.01    0.00    0.46 ^ clkbuf_9_448_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.49 ^ clkbuf_9_448_0_clock/Z (CLKBUF_X1)
     2    2.16                           clknet_9_448_0_clock (net)
                  0.01    0.00    0.49 ^ clkbuf_10_896_0_clock/A (CLKBUF_X1)
                  0.04    0.07    0.56 ^ clkbuf_10_896_0_clock/Z (CLKBUF_X1)
    15   17.79                           clknet_10_896_0_clock (net)
                  0.04    0.00    0.56 ^ _27769_/CK (DFF_X1)
                  0.01    0.10    0.66 ^ _27769_/Q (DFF_X1)
     2    2.79                           op10389.reg_out1[0] (net)
                  0.01    0.00    0.66 ^ _14277_/A (CLKBUF_X2)
                  0.02    0.04    0.70 ^ _14277_/Z (CLKBUF_X2)
     7   11.62                           _00039_ (net)
                  0.02    0.00    0.70 ^ _14284_/A (INV_X1)
                  0.01    0.01    0.71 v _14284_/ZN (INV_X1)
     3    4.12                           _00045_ (net)
                  0.01    0.00    0.71 v _14356_/A (BUF_X1)
                  0.01    0.04    0.75 v _14356_/Z (BUF_X1)
     1    9.43                           _00110_ (net)
                  0.01    0.00    0.75 v repeater5/A (BUF_X8)
                  0.01    0.04    0.79 v repeater5/Z (BUF_X8)
     5   58.17                           net5 (net)
                  0.01    0.06    0.85 v repeater4/A (BUF_X8)
                  0.01    0.03    0.88 v repeater4/Z (BUF_X8)
     6   57.08                           net4 (net)
                  0.01    0.07    0.95 v _14399_/A (BUF_X8)
                  0.01    0.03    0.98 v _14399_/Z (BUF_X8)
     4   52.27                           _00133_ (net)
                  0.02    0.01    0.99 v repeater1/A (BUF_X8)
                  0.01    0.04    1.03 v repeater1/Z (BUF_X8)
     7   59.93                           net1 (net)
                  0.01    0.08    1.11 v _14407_/A3 (NOR4_X1)
                  0.04    0.07    1.18 ^ _14407_/ZN (NOR4_X1)
     1    1.25                           _00023_ (net)
                  0.04    0.00    1.18 ^ _14467_/D (DFF_X1)
                                  1.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.96                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.82                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    1.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    1.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.03    0.05    1.14 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_1_2_clock (net)
                  0.03    0.00    1.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.18 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_3_0_clock (net)
                  0.01    0.00    1.18 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.23 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.00                           clknet_2_3_1_clock (net)
                  0.03    0.00    1.23 ^ clkbuf_3_7_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.27 ^ clkbuf_3_7_0_clock/Z (CLKBUF_X1)
     2    3.70                           clknet_3_7_0_clock (net)
                  0.01    0.00    1.27 ^ clkbuf_4_15_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.32 ^ clkbuf_4_15_0_clock/Z (CLKBUF_X1)
     2    7.71                           clknet_4_15_0_clock (net)
                  0.02    0.00    1.32 ^ clkbuf_5_30_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.36 ^ clkbuf_5_30_0_clock/Z (CLKBUF_X1)
     2    3.56                           clknet_5_30_0_clock (net)
                  0.01    0.00    1.36 ^ clkbuf_6_61_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.40 ^ clkbuf_6_61_0_clock/Z (CLKBUF_X1)
     2    4.11                           clknet_6_61_0_clock (net)
                  0.01    0.00    1.40 ^ clkbuf_7_122_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.43 ^ clkbuf_7_122_0_clock/Z (CLKBUF_X1)
     2    2.04                           clknet_7_122_0_clock (net)
                  0.01    0.00    1.43 ^ clkbuf_8_244_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.46 ^ clkbuf_8_244_0_clock/Z (CLKBUF_X1)
     2    2.22                           clknet_8_244_0_clock (net)
                  0.01    0.00    1.46 ^ clkbuf_9_489_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.49 ^ clkbuf_9_489_0_clock/Z (CLKBUF_X1)
     2    2.24                           clknet_9_489_0_clock (net)
                  0.01    0.00    1.49 ^ clkbuf_10_978_0_clock/A (CLKBUF_X1)
                  0.04    0.07    1.56 ^ clkbuf_10_978_0_clock/Z (CLKBUF_X1)
    15   17.23                           clknet_10_978_0_clock (net)
                  0.04    0.00    1.56 ^ _14467_/CK (DFF_X1)
                          0.00    1.56   clock reconvergence pessimism
                         -0.03    1.52   library setup time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_22952_/CK ^
   0.62
_22988_/CK ^
   0.55      0.00       0.07


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.74e-02   1.10e-03   1.12e-03   6.97e-02  68.2%
Combinational          9.06e-03   2.33e-02   3.23e-05   3.24e-02  31.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.65e-02   2.44e-02   1.15e-03   1.02e-01 100.0%
                          74.9%      23.9%       1.1%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 687995 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
138872

==========================================================================
pin_count
--------------------------------------------------------------------------
61338
[INFO] Deleted 0 routing obstructions
0:08.35elapsed 101%CPU 277752memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=top \
        -rd in_def=./results/nangate45/top/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/top/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/top/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/top/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/top/6_1_merged.gds'
0:03.67elapsed 91%CPU 536044memKB
cp results/nangate45/top/6_1_merged.gds results/nangate45/top/6_final.gds
