
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 14.0.0-1ubuntu1 -fPIC -Os)


-- Executing script file `scripts/yosys.ys' --

1. Executing Verilog-2005 frontend: ./module/vsdmemsoc.v
Parsing Verilog input from `./module/vsdmemsoc.v' to AST representation.
Generating RTLIL representation for module `\vsdmemsoc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./module/controller.v
Parsing Verilog input from `./module/controller.v' to AST representation.
Generating RTLIL representation for module `\controller'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./module/clk_gate.v
Parsing Verilog input from `./module/clk_gate.v' to AST representation.
Generating RTLIL representation for module `\clk_gate'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./output/compiled_tlv/rvmyth.v
Parsing Verilog input from `./output/compiled_tlv/rvmyth.v' to AST representation.
Generating RTLIL representation for module `\rvmyth'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See ./output/compiled_tlv/rvmyth_gen.v:676
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See ./output/compiled_tlv/rvmyth_gen.v:675
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See ./output/compiled_tlv/rvmyth_gen.v:666
Successfully finished Verilog frontend.

5. Executing Liberty frontend.
Imported 394 cell types from liberty file.

6. Executing Liberty frontend.
Imported 1 cell types from liberty file.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \vsdmemsoc
Used module:     \controller
Used module:         \rvmyth
Used module:             \clk_gate

7.1.2. Analyzing design hierarchy..
Top module:  \vsdmemsoc
Used module:     \controller
Used module:         \rvmyth
Used module:             \clk_gate
Removed 0 unused modules.
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rs2_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rs1_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a5 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a4 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a3 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_dmem_rd_en_a5 (clk_gate).

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$./output/compiled_tlv/rvmyth_gen.v:0$557 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$./output/compiled_tlv/rvmyth_gen.v:0$557 in module rvmyth.
Removed 1 dead cases from process $proc$./output/compiled_tlv/rvmyth_gen.v:0$554 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$./output/compiled_tlv/rvmyth_gen.v:0$554 in module rvmyth.
Removed 1 dead cases from process $proc$./output/compiled_tlv/rvmyth_gen.v:0$551 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$./output/compiled_tlv/rvmyth_gen.v:0$551 in module rvmyth.
Removed a total of 3 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 257 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

7.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$557'.
     1/1: $1$mem2reg_rd$\CPU_Dmem_value_a5$./output/compiled_tlv/rvmyth.v:261$5_DATA[31:0]$559
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$554'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$./output/compiled_tlv/rvmyth.v:243$4_DATA[31:0]$556
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$551'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$./output/compiled_tlv/rvmyth.v:241$3_DATA[31:0]$553
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$390'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$389'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$388'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$387'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$386'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$385'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$384'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$383'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$382'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$381'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$380'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$379'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$378'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$377'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$376'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$375'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$374'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$373'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$372'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$371'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$370'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$369'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$368'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$367'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$366'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$365'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$364'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$363'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$362'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$361'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$360'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$359'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$358'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$357'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$356'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$355'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$354'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$353'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$352'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$351'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$350'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$349'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$348'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$347'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$346'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$345'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$344'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$343'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$342'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$341'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$340'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$339'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$338'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$337'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$336'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$335'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$334'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$333'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$332'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$331'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$330'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$329'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$328'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$327'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$326'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$325'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$324'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$323'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$322'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$321'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$320'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$319'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$318'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$317'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$316'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$315'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$314'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$313'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$312'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$311'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth.v:215$310'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:658$130'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:657$129'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:654$128'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:653$127'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:650$126'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:649$125'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:646$124'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:643$123'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:642$122'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:639$121'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:636$120'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:633$119'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:630$118'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:627$117'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:624$116'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:621$115'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:620$114'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:619$113'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:618$112'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:615$111'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:614$110'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:613$109'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:610$108'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:609$107'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:608$106'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:607$105'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:604$104'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:603$103'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:602$102'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:599$101'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:596$100'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:595$99'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:592$98'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:591$97'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:588$96'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:587$95'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:586$94'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:585$93'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:582$92'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:581$91'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:578$90'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:577$89'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:574$88'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:573$87'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:570$86'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:569$85'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:566$84'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:565$83'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:562$82'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:561$81'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:558$80'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:557$79'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:554$78'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:553$77'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:550$76'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:549$75'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:546$74'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:545$73'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:542$72'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:541$71'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:538$70'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:537$69'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:536$68'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:535$67'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:532$66'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:531$65'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:530$64'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:529$63'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:526$62'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:525$61'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:524$60'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:521$59'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:520$58'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:517$57'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:516$56'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:513$55'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:512$54'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:509$53'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:508$52'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:505$51'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:504$50'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:501$49'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:500$48'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:497$47'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:496$46'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:493$45'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:492$44'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:491$43'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:490$42'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:487$41'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:486$40'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:485$39'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:484$38'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:481$37'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:480$36'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:479$35'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:478$34'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:475$33'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:474$32'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:473$31'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:472$30'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:469$29'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:468$28'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:467$27'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:466$26'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:463$25'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:462$24'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:461$23'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:460$22'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:457$21'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:456$20'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:453$19'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:452$18'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:449$17'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:448$16'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:445$15'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:444$14'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:441$13'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:440$12'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:437$11'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:436$10'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:433$9'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:432$8'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:429$7'.
Creating decoders for process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:426$6'.

7.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[0]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[1]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[2]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[3]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[4]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[5]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[6]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[7]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[8]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[9]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[10]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[11]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[12]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[13]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[14]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[15]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[0]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[1]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[2]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[3]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[4]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[5]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[6]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[7]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[8]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[9]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[10]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[11]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[12]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[13]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[14]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[15]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[16]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[17]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[18]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[19]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[20]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[21]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[22]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[23]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[24]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[25]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[26]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[27]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[28]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[29]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[30]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[31]' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Dmem_value_a5$./output/compiled_tlv/rvmyth.v:261$5_DATA' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$557'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Xreg_value_a4$./output/compiled_tlv/rvmyth.v:243$4_DATA' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$554'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Xreg_value_a4$./output/compiled_tlv/rvmyth.v:241$3_DATA' from process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$551'.

7.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[31]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$390'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[31]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$389'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[30]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$388'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[30]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$387'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[29]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$386'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[29]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$385'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[28]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$384'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[28]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$383'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[27]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$382'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[27]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$381'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[26]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$380'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[26]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$379'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[25]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$378'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[25]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$377'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[24]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$376'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[24]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$375'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[23]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$374'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[23]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$373'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[22]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$372'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[22]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$371'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[21]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$370'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[21]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$369'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[20]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$368'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[20]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$367'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[19]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$366'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[19]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$365'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[18]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$364'.
  created $dff cell `$procdff$766' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[18]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$363'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[17]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$362'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[17]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$361'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[16]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$360'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[16]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$359'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[15]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$358'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[15]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$357'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[14]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$356'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[14]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$355'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[13]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$354'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[13]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$353'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[12]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$352'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[12]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$351'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[11]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$350'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[11]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$349'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[10]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$348'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[10]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$347'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[9]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$346'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[9]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$345'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[8]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$344'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[8]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$343'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[7]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$342'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[7]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$341'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[6]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$340'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[6]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$339'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[5]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$338'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[5]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$337'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[4]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$336'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[4]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$335'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[3]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$334'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[3]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$333'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[2]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$332'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[2]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$331'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[1]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$330'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[1]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$329'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[0]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$328'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[0]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$327'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[15]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$326'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[14]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$325'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[13]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$324'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[12]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$323'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[11]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$322'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[10]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$321'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[9]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$320'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[8]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$319'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[7]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$318'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[6]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$317'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[5]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$316'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[4]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$315'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[3]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$314'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[2]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$313'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[1]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$312'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[0]' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$311'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\rvmyth.\OUT' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth.v:215$310'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_taken_br_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:658$130'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_taken_br_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:657$129'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_load_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:654$128'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_load_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:653$127'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_jump_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:650$126'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_jump_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:649$125'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:646$124'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src2_value_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:643$123'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src2_value_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:642$122'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src1_value_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:639$121'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs2_valid_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:636$120'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs2_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:633$119'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs1_valid_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:630$118'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs1_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:627$117'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_result_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:624$116'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:621$115'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:620$114'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:619$113'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a1' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:618$112'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:615$111'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:614$110'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:613$109'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:610$108'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:609$107'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:608$106'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:607$105'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:604$104'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:603$103'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a1' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:602$102'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_jalr_tgt_pc_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:599$101'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xori_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:596$100'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xori_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:595$99'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xor_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:592$98'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xor_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:591$97'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:588$96'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:587$95'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:586$94'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:585$93'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sub_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:582$92'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sub_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:581$91'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srli_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:578$90'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srli_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:577$89'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srl_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:574$88'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srl_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:573$87'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srai_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:570$86'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srai_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:569$85'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sra_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:566$84'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sra_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:565$83'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltu_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:562$82'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltu_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:561$81'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltiu_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:558$80'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltiu_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:557$79'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slti_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:554$78'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slti_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:553$77'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slt_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:550$76'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slt_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:549$75'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slli_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:546$74'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slli_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:545$73'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sll_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:542$72'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sll_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:541$71'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:538$70'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:537$69'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:536$68'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:535$67'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:532$66'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:531$65'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:530$64'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:529$63'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:526$62'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:525$61'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:524$60'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_ori_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:521$59'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_ori_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:520$58'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_or_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:517$57'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_or_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:516$56'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_lui_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:513$55'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_lui_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:512$54'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_load_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:509$53'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_load_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:508$52'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jump_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:505$51'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jump_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:504$50'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jalr_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:501$49'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jalr_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:500$48'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jal_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:497$47'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jal_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:496$46'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:493$45'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:492$44'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:491$43'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:490$42'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:487$41'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:486$40'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:485$39'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:484$38'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:481$37'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:480$36'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:479$35'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:478$34'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:475$33'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:474$32'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:473$31'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:472$30'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:469$29'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:468$28'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:467$27'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:466$26'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:463$25'.
  created $dff cell `$procdff$926' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a4' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:462$24'.
  created $dff cell `$procdff$927' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:461$23'.
  created $dff cell `$procdff$928' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:460$22'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_auipc_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:457$21'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_auipc_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:456$20'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_andi_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:453$19'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_andi_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:452$18'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_and_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:449$17'.
  created $dff cell `$procdff$934' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_and_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:448$16'.
  created $dff cell `$procdff$935' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_addi_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:445$15'.
  created $dff cell `$procdff$936' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_addi_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:444$14'.
  created $dff cell `$procdff$937' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_add_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:441$13'.
  created $dff cell `$procdff$938' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_add_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:440$12'.
  created $dff cell `$procdff$939' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_inc_pc_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:437$11'.
  created $dff cell `$procdff$940' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_inc_pc_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:436$10'.
  created $dff cell `$procdff$941' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imm_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:433$9'.
  created $dff cell `$procdff$942' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imm_a2' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:432$8'.
  created $dff cell `$procdff$943' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_dmem_rd_data_a5' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:429$7'.
  created $dff cell `$procdff$944' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_br_tgt_pc_a3' using process `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:426$6'.
  created $dff cell `$procdff$945' with positive edge clock.

7.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$560'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$557'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$557'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$554'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$554'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$551'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:0$551'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$390'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$389'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$388'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$387'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$386'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$385'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$384'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$383'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$382'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$381'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$380'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$379'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$378'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$377'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$376'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$375'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$374'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$373'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$372'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$371'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$370'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$369'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$368'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$367'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$366'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$365'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$364'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$363'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$362'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$361'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$360'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$359'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$358'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$357'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$356'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$355'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$354'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$353'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$352'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$351'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$350'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$349'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$348'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$347'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$346'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$345'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$344'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$343'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$342'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$341'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$340'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$339'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$338'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$337'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$336'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$335'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$334'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$333'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$332'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$331'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$330'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$329'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:676$328'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:675$327'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$326'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$325'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$324'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$323'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$322'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$321'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$320'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$319'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$318'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$317'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$316'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$315'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$314'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$313'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$312'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:666$311'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth.v:215$310'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:658$130'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:657$129'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:654$128'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:653$127'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:650$126'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:649$125'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:646$124'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:643$123'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:642$122'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:639$121'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:636$120'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:633$119'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:630$118'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:627$117'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:624$116'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:621$115'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:620$114'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:619$113'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:618$112'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:615$111'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:614$110'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:613$109'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:610$108'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:609$107'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:608$106'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:607$105'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:604$104'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:603$103'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:602$102'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:599$101'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:596$100'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:595$99'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:592$98'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:591$97'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:588$96'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:587$95'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:586$94'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:585$93'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:582$92'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:581$91'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:578$90'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:577$89'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:574$88'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:573$87'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:570$86'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:569$85'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:566$84'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:565$83'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:562$82'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:561$81'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:558$80'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:557$79'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:554$78'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:553$77'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:550$76'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:549$75'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:546$74'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:545$73'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:542$72'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:541$71'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:538$70'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:537$69'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:536$68'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:535$67'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:532$66'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:531$65'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:530$64'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:529$63'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:526$62'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:525$61'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:524$60'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:521$59'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:520$58'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:517$57'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:516$56'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:513$55'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:512$54'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:509$53'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:508$52'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:505$51'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:504$50'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:501$49'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:500$48'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:497$47'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:496$46'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:493$45'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:492$44'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:491$43'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:490$42'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:487$41'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:486$40'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:485$39'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:484$38'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:481$37'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:480$36'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:479$35'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:478$34'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:475$33'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:474$32'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:473$31'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:472$30'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:469$29'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:468$28'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:467$27'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:466$26'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:463$25'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:462$24'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:461$23'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:460$22'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:457$21'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:456$20'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:453$19'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:452$18'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:449$17'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:448$16'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:445$15'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:444$14'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:441$13'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:440$12'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:437$11'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:436$10'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:433$9'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:432$8'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:429$7'.
Removing empty process `rvmyth.$proc$./output/compiled_tlv/rvmyth_gen.v:426$6'.
Cleaned up 3 empty switches.

7.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvmyth.
<suppressed ~42 debug messages>
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module vsdmemsoc.

7.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvmyth.
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module vsdmemsoc.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \vsdmemsoc..
Removed 63 unused cells and 497 unused wires.
<suppressed ~128 debug messages>

7.5. Executing CHECK pass (checking for obvious problems).
Checking module clk_gate...
Checking module controller...
Checking module rvmyth...
Checking module vsdmemsoc...
Found and reported 0 problems.

7.6. Executing OPT pass (performing simple optimizations).

7.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
<suppressed ~261 debug messages>
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 87 cells.

7.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.6.6. Executing OPT_DFF pass (perform DFF optimizations).

7.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 0 unused cells and 91 unused wires.
<suppressed ~5 debug messages>

7.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.6.9. Rerunning OPT passes. (Maybe there is more to do..)

7.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.6.13. Executing OPT_DFF pass (perform DFF optimizations).

7.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.6.16. Finished OPT passes. (There is nothing left to do.)

7.7. Executing FSM pass (extract and optimize FSM).

7.7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.8. Executing OPT pass (performing simple optimizations).

7.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$849 ($dff) from module rvmyth (D = { $ternary$./output/compiled_tlv/rvmyth.v:24$136_Y [31:10] $ternary$./output/compiled_tlv/rvmyth.v:24$136_Y [1:0] }, Q = { \CPU_pc_a1 [31:10] \CPU_pc_a1 [1:0] }, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$819 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$625_Y, Q = \CPU_Dmem_value_a5[0], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$948 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[0]).
Adding SRST signal on $procdff$818 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$627_Y, Q = \CPU_Dmem_value_a5[1], rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$950 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[1]).
Adding SRST signal on $procdff$817 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$629_Y, Q = \CPU_Dmem_value_a5[2], rval = 2).
Adding EN signal on $auto$ff.cc:266:slice$952 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[2]).
Adding SRST signal on $procdff$816 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$631_Y, Q = \CPU_Dmem_value_a5[3], rval = 3).
Adding EN signal on $auto$ff.cc:266:slice$954 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[3]).
Adding SRST signal on $procdff$815 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$633_Y, Q = \CPU_Dmem_value_a5[4], rval = 4).
Adding EN signal on $auto$ff.cc:266:slice$956 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[4]).
Adding SRST signal on $procdff$814 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$635_Y, Q = \CPU_Dmem_value_a5[5], rval = 5).
Adding EN signal on $auto$ff.cc:266:slice$958 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[5]).
Adding SRST signal on $procdff$813 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$637_Y, Q = \CPU_Dmem_value_a5[6], rval = 6).
Adding EN signal on $auto$ff.cc:266:slice$960 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[6]).
Adding SRST signal on $procdff$812 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$639_Y, Q = \CPU_Dmem_value_a5[7], rval = 7).
Adding EN signal on $auto$ff.cc:266:slice$962 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[7]).
Adding SRST signal on $procdff$811 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$641_Y, Q = \CPU_Dmem_value_a5[8], rval = 8).
Adding EN signal on $auto$ff.cc:266:slice$964 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[8]).
Adding SRST signal on $procdff$810 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$643_Y, Q = \CPU_Dmem_value_a5[9], rval = 9).
Adding EN signal on $auto$ff.cc:266:slice$966 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[9]).
Adding SRST signal on $procdff$809 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$645_Y, Q = \CPU_Dmem_value_a5[10], rval = 10).
Adding EN signal on $auto$ff.cc:266:slice$968 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[10]).
Adding SRST signal on $procdff$808 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$647_Y, Q = \CPU_Dmem_value_a5[11], rval = 11).
Adding EN signal on $auto$ff.cc:266:slice$970 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[11]).
Adding SRST signal on $procdff$807 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$649_Y, Q = \CPU_Dmem_value_a5[12], rval = 12).
Adding EN signal on $auto$ff.cc:266:slice$972 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[12]).
Adding SRST signal on $procdff$806 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$651_Y, Q = \CPU_Dmem_value_a5[13], rval = 13).
Adding EN signal on $auto$ff.cc:266:slice$974 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[13]).
Adding SRST signal on $procdff$805 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$653_Y, Q = \CPU_Dmem_value_a5[14], rval = 14).
Adding EN signal on $auto$ff.cc:266:slice$976 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[14]).
Adding SRST signal on $procdff$804 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:256$655_Y, Q = \CPU_Dmem_value_a5[15], rval = 15).
Adding EN signal on $auto$ff.cc:266:slice$978 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[15]).
Adding SRST signal on $procdff$803 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$561_Y, Q = \CPU_Xreg_value_a4[0], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$980 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[0]).
Adding SRST signal on $procdff$801 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$563_Y, Q = \CPU_Xreg_value_a4[1], rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$982 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[1]).
Adding SRST signal on $procdff$799 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$565_Y, Q = \CPU_Xreg_value_a4[2], rval = 2).
Adding EN signal on $auto$ff.cc:266:slice$984 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[2]).
Adding SRST signal on $procdff$797 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$567_Y, Q = \CPU_Xreg_value_a4[3], rval = 3).
Adding EN signal on $auto$ff.cc:266:slice$986 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[3]).
Adding SRST signal on $procdff$795 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$569_Y, Q = \CPU_Xreg_value_a4[4], rval = 4).
Adding EN signal on $auto$ff.cc:266:slice$988 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[4]).
Adding SRST signal on $procdff$793 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$571_Y, Q = \CPU_Xreg_value_a4[5], rval = 5).
Adding EN signal on $auto$ff.cc:266:slice$990 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[5]).
Adding SRST signal on $procdff$791 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$573_Y, Q = \CPU_Xreg_value_a4[6], rval = 6).
Adding EN signal on $auto$ff.cc:266:slice$992 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[6]).
Adding SRST signal on $procdff$789 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$575_Y, Q = \CPU_Xreg_value_a4[7], rval = 7).
Adding EN signal on $auto$ff.cc:266:slice$994 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[7]).
Adding SRST signal on $procdff$787 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$577_Y, Q = \CPU_Xreg_value_a4[8], rval = 8).
Adding EN signal on $auto$ff.cc:266:slice$996 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[8]).
Adding SRST signal on $procdff$785 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$579_Y, Q = \CPU_Xreg_value_a4[9], rval = 9).
Adding EN signal on $auto$ff.cc:266:slice$998 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[9]).
Adding SRST signal on $procdff$783 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$581_Y, Q = \CPU_Xreg_value_a4[10], rval = 10).
Adding EN signal on $auto$ff.cc:266:slice$1000 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[10]).
Adding SRST signal on $procdff$781 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$583_Y, Q = \CPU_Xreg_value_a4[11], rval = 11).
Adding EN signal on $auto$ff.cc:266:slice$1002 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[11]).
Adding SRST signal on $procdff$779 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$585_Y, Q = \CPU_Xreg_value_a4[12], rval = 12).
Adding EN signal on $auto$ff.cc:266:slice$1004 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[12]).
Adding SRST signal on $procdff$777 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$587_Y, Q = \CPU_Xreg_value_a4[13], rval = 13).
Adding EN signal on $auto$ff.cc:266:slice$1006 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[13]).
Adding SRST signal on $procdff$775 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$589_Y, Q = \CPU_Xreg_value_a4[14], rval = 14).
Adding EN signal on $auto$ff.cc:266:slice$1008 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[14]).
Adding SRST signal on $procdff$773 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$591_Y, Q = \CPU_Xreg_value_a4[15], rval = 15).
Adding EN signal on $auto$ff.cc:266:slice$1010 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[15]).
Adding SRST signal on $procdff$771 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$593_Y, Q = \CPU_Xreg_value_a4[16], rval = 16).
Adding EN signal on $auto$ff.cc:266:slice$1012 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[16]).
Adding SRST signal on $procdff$769 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$595_Y, Q = \CPU_Xreg_value_a4[17], rval = 17).
Adding EN signal on $auto$ff.cc:266:slice$1014 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[17]).
Adding SRST signal on $procdff$767 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$597_Y, Q = \CPU_Xreg_value_a4[18], rval = 18).
Adding EN signal on $auto$ff.cc:266:slice$1016 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[18]).
Adding SRST signal on $procdff$765 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$599_Y, Q = \CPU_Xreg_value_a4[19], rval = 19).
Adding EN signal on $auto$ff.cc:266:slice$1018 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[19]).
Adding SRST signal on $procdff$763 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$601_Y, Q = \CPU_Xreg_value_a4[20], rval = 20).
Adding EN signal on $auto$ff.cc:266:slice$1020 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[20]).
Adding SRST signal on $procdff$761 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$603_Y, Q = \CPU_Xreg_value_a4[21], rval = 21).
Adding EN signal on $auto$ff.cc:266:slice$1022 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[21]).
Adding SRST signal on $procdff$759 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$605_Y, Q = \CPU_Xreg_value_a4[22], rval = 22).
Adding EN signal on $auto$ff.cc:266:slice$1024 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[22]).
Adding SRST signal on $procdff$757 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$607_Y, Q = \CPU_Xreg_value_a4[23], rval = 23).
Adding EN signal on $auto$ff.cc:266:slice$1026 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[23]).
Adding SRST signal on $procdff$755 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$609_Y, Q = \CPU_Xreg_value_a4[24], rval = 24).
Adding EN signal on $auto$ff.cc:266:slice$1028 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[24]).
Adding SRST signal on $procdff$753 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$611_Y, Q = \CPU_Xreg_value_a4[25], rval = 25).
Adding EN signal on $auto$ff.cc:266:slice$1030 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[25]).
Adding SRST signal on $procdff$751 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$613_Y, Q = \CPU_Xreg_value_a4[26], rval = 26).
Adding EN signal on $auto$ff.cc:266:slice$1032 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[26]).
Adding SRST signal on $procdff$749 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$615_Y, Q = \CPU_Xreg_value_a4[27], rval = 27).
Adding EN signal on $auto$ff.cc:266:slice$1034 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[27]).
Adding SRST signal on $procdff$747 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$617_Y, Q = \CPU_Xreg_value_a4[28], rval = 28).
Adding EN signal on $auto$ff.cc:266:slice$1036 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[28]).
Adding SRST signal on $procdff$745 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$619_Y, Q = \CPU_Xreg_value_a4[29], rval = 29).
Adding EN signal on $auto$ff.cc:266:slice$1038 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[29]).
Adding SRST signal on $procdff$743 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$621_Y, Q = \CPU_Xreg_value_a4[30], rval = 30).
Adding EN signal on $auto$ff.cc:266:slice$1040 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[30]).
Adding SRST signal on $procdff$741 ($dff) from module rvmyth (D = $ternary$./output/compiled_tlv/rvmyth.v:236$623_Y, Q = \CPU_Xreg_value_a4[31], rval = 31).
Adding EN signal on $auto$ff.cc:266:slice$1042 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[31]).

7.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 96 unused cells and 96 unused wires.
<suppressed ~145 debug messages>

7.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.8.9. Rerunning OPT passes. (Maybe there is more to do..)

7.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.8.13. Executing OPT_DFF pass (perform DFF optimizations).

7.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.8.16. Finished OPT passes. (There is nothing left to do.)

7.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 bits (of 32) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:23$137 ($mux).
Removed top 29 bits (of 32) from port B of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:32$138 ($add).
Removed top 4 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:36$140 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:37$142 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:38$144 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:40$148 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:42$151 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:43$153 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:45$156 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:47$159 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:48$160 ($eq).
Removed top 3 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:79$179 ($eq).
Removed top 2 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:80$180 ($eq).
Removed top 5 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:87$185 ($eq).
Removed top 5 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:88$186 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:89$187 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:91$189 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:93$191 ($eq).
Removed top 1 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:96$194 ($eq).
Removed top 1 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:97$195 ($eq).
Removed top 3 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:98$196 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:99$197 ($eq).
Removed top 3 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:101$199 ($eq).
Removed top 2 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:102$200 ($eq).
Removed top 2 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:103$201 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:104$202 ($eq).
Removed top 5 bits (of 7) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:108$204 ($eq).
Removed top 1 bits (of 7) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:116$208 ($eq).
Removed top 2 bits (of 7) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:117$209 ($eq).
Removed top 3 bits (of 10) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:119$211 ($eq).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:149$223 ($add).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:150$224 ($add).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$or$./output/compiled_tlv/rvmyth.v:151$225 ($or).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$or$./output/compiled_tlv/rvmyth.v:152$226 ($or).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$xor$./output/compiled_tlv/rvmyth.v:153$227 ($xor).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$xor$./output/compiled_tlv/rvmyth.v:154$228 ($xor).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$and$./output/compiled_tlv/rvmyth.v:155$229 ($and).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$and$./output/compiled_tlv/rvmyth.v:156$230 ($and).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$sub$./output/compiled_tlv/rvmyth.v:157$231 ($sub).
Removed top 63 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:158$234 ($mux).
Removed top 63 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:164$241 ($mux).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:169$244 ($add).
Removed top 29 bits (of 32) from port B of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:170$245 ($add).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:170$245 ($add).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:172$250 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:171$251 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:170$252 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:169$253 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:168$254 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:149$275 ($mux).
Removed top 4 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$397 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$401 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$405 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$409 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$413 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$417 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$421 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$425 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$429 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$433 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$437 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$441 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$445 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$449 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:234$453 ($eq).
Removed top 3 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$521 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$523 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$525 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$527 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$529 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$531 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$./output/compiled_tlv/rvmyth.v:254$533 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$691_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$692_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$693_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$694_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$695_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$696_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$697_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$698_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$699_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$700_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$701_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$702_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$703_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$704_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell rvmyth.$procmux$705_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$724_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$725_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$726_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$727_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$728_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$729_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$730_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$731_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$732_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$733_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$734_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$735_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$736_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$737_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell rvmyth.$procmux$738_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell rvmyth.$procdff$768 ($dff).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:150$274 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:150$224 ($add).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:151$273 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:152$272 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:153$271 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:154$270 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:155$269 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:156$268 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:157$267 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$sub$./output/compiled_tlv/rvmyth.v:157$231 ($sub).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:158$266 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:159$265 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:160$263 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shl$./output/compiled_tlv/rvmyth.v:160$235 ($shl).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:161$262 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$./output/compiled_tlv/rvmyth.v:161$236 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:162$261 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$./output/compiled_tlv/rvmyth.v:162$237 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:163$260 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shl$./output/compiled_tlv/rvmyth.v:163$238 ($shl).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:164$259 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:165$258 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:166$256 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$./output/compiled_tlv/rvmyth.v:166$242 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:167$255 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$./output/compiled_tlv/rvmyth.v:167$243 ($shr).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:168$254 ($mux).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:169$253 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:169$244 ($add).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:170$252 ($mux).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:171$251 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:170$245 ($add).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$./output/compiled_tlv/rvmyth.v:172$250 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$./output/compiled_tlv/rvmyth.v:149$223 ($add).
Removed top 32 bits (of 64) from wire rvmyth.$add$./output/compiled_tlv/rvmyth.v:149$223_Y.
Removed top 32 bits (of 64) from wire rvmyth.$add$./output/compiled_tlv/rvmyth.v:150$224_Y.
Removed top 32 bits (of 64) from wire rvmyth.$add$./output/compiled_tlv/rvmyth.v:169$244_Y.
Removed top 32 bits (of 64) from wire rvmyth.$and$./output/compiled_tlv/rvmyth.v:156$230_Y.
Removed top 22 bits (of 32) from wire rvmyth.CPU_Xreg_value_a5[17].
Removed top 22 bits (of 32) from wire rvmyth.CPU_pc_a0.

7.10. Executing PEEPOPT pass (run peephole optimizers).

7.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

7.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clk_gate:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module controller:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module rvmyth:
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:134$213 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:137$214 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:149$223 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:150$224 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:169$244 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:170$245 ($add).
  creating $macc model for $add$./output/compiled_tlv/rvmyth.v:32$138 ($add).
  creating $macc model for $sub$./output/compiled_tlv/rvmyth.v:157$231 ($sub).
  creating $alu model for $macc $sub$./output/compiled_tlv/rvmyth.v:157$231.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:32$138.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:170$245.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:169$244.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:150$224.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:149$223.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:137$214.
  creating $alu model for $macc $add$./output/compiled_tlv/rvmyth.v:134$213.
  creating $alu model for $ge$./output/compiled_tlv/rvmyth.v:185$289 ($ge): merged with $sub$./output/compiled_tlv/rvmyth.v:157$231.
  creating $alu model for $lt$./output/compiled_tlv/rvmyth.v:146$221 ($lt): merged with $sub$./output/compiled_tlv/rvmyth.v:157$231.
  creating $alu model for $lt$./output/compiled_tlv/rvmyth.v:147$222 ($lt): new $alu
  creating $alu model for $eq$./output/compiled_tlv/rvmyth.v:182$284 ($eq): merged with $sub$./output/compiled_tlv/rvmyth.v:157$231.
  creating $alu model for $ne$./output/compiled_tlv/rvmyth.v:183$285 ($ne): merged with $sub$./output/compiled_tlv/rvmyth.v:157$231.
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:134$213: $auto$alumacc.cc:485:replace_alu$1051
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:137$214: $auto$alumacc.cc:485:replace_alu$1054
  creating $alu cell for $lt$./output/compiled_tlv/rvmyth.v:147$222: $auto$alumacc.cc:485:replace_alu$1057
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:149$223: $auto$alumacc.cc:485:replace_alu$1062
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:169$244: $auto$alumacc.cc:485:replace_alu$1065
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:170$245: $auto$alumacc.cc:485:replace_alu$1068
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:32$138: $auto$alumacc.cc:485:replace_alu$1071
  creating $alu cell for $add$./output/compiled_tlv/rvmyth.v:150$224: $auto$alumacc.cc:485:replace_alu$1074
  creating $alu cell for $sub$./output/compiled_tlv/rvmyth.v:157$231, $ge$./output/compiled_tlv/rvmyth.v:185$289, $lt$./output/compiled_tlv/rvmyth.v:146$221, $eq$./output/compiled_tlv/rvmyth.v:182$284, $ne$./output/compiled_tlv/rvmyth.v:183$285: $auto$alumacc.cc:485:replace_alu$1077
  created 9 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vsdmemsoc:
  created 0 $alu and 0 $macc cells.

7.13. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module rvmyth that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$./output/compiled_tlv/rvmyth.v:167$243 ($shr):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 3 candidates: $shr$./output/compiled_tlv/rvmyth.v:166$242 $shr$./output/compiled_tlv/rvmyth.v:162$237 $shr$./output/compiled_tlv/rvmyth.v:161$236
    Analyzing resource sharing with $shr$./output/compiled_tlv/rvmyth.v:166$242 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shr$./output/compiled_tlv/rvmyth.v:167$243: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $shr$./output/compiled_tlv/rvmyth.v:166$242: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Size of SAT problem: 0 cells, 100 variables, 291 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./output/compiled_tlv/rvmyth.v:166$242: $auto$share.cc:977:make_cell_activation_logic$1092
      New cell: $auto$share.cc:667:make_supercell$1099 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1099 ($shr):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 2 candidates: $shr$./output/compiled_tlv/rvmyth.v:162$237 $shr$./output/compiled_tlv/rvmyth.v:161$236
    Analyzing resource sharing with $shr$./output/compiled_tlv/rvmyth.v:162$237 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$1099: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:667:make_supercell$1099: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $shr$./output/compiled_tlv/rvmyth.v:162$237: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Size of SAT problem: 0 cells, 103 variables, 328 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./output/compiled_tlv/rvmyth.v:162$237: $auto$share.cc:977:make_cell_activation_logic$1102
      New cell: $auto$share.cc:667:make_supercell$1109 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1109 ($shr):
    Found 3 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shr$./output/compiled_tlv/rvmyth.v:161$236
    Analyzing resource sharing with $shr$./output/compiled_tlv/rvmyth.v:161$236 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:667:make_supercell$1109: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:667:make_supercell$1109: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $auto$share.cc:667:make_supercell$1109: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Activation pattern for cell $shr$./output/compiled_tlv/rvmyth.v:161$236: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 13'0001000000000
      Size of SAT problem: 0 cells, 95 variables, 329 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./output/compiled_tlv/rvmyth.v:161$236: $auto$share.cc:977:make_cell_activation_logic$1112
      New cell: $auto$share.cc:667:make_supercell$1119 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1119 ($shr):
    Found 4 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
  Analyzing resource sharing options for $shl$./output/compiled_tlv/rvmyth.v:163$238 ($shl):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shl$./output/compiled_tlv/rvmyth.v:160$235
    Analyzing resource sharing with $shl$./output/compiled_tlv/rvmyth.v:160$235 ($shl):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shl$./output/compiled_tlv/rvmyth.v:163$238: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 15'000000001000000
      Activation pattern for cell $shl$./output/compiled_tlv/rvmyth.v:160$235: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 12'000001000000
      Size of SAT problem: 0 cells, 78 variables, 223 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shl$./output/compiled_tlv/rvmyth.v:160$235: $auto$share.cc:977:make_cell_activation_logic$1122
      New cell: $auto$share.cc:667:make_supercell$1129 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1129 ($shl):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
Removing 8 cells in module rvmyth:
  Removing cell $shl$./output/compiled_tlv/rvmyth.v:160$235 ($shl).
  Removing cell $shl$./output/compiled_tlv/rvmyth.v:163$238 ($shl).
  Removing cell $shr$./output/compiled_tlv/rvmyth.v:161$236 ($shr).
  Removing cell $auto$share.cc:667:make_supercell$1109 ($shr).
  Removing cell $shr$./output/compiled_tlv/rvmyth.v:162$237 ($shr).
  Removing cell $auto$share.cc:667:make_supercell$1099 ($shr).
  Removing cell $shr$./output/compiled_tlv/rvmyth.v:166$242 ($shr).
  Removing cell $shr$./output/compiled_tlv/rvmyth.v:167$243 ($shr).

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdmemsoc.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
<suppressed ~12 debug messages>
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 4 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.14.6. Executing OPT_DFF pass (perform DFF optimizations).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 0 unused cells and 14 unused wires.
<suppressed ~5 debug messages>

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.14.9. Rerunning OPT passes. (Maybe there is more to do..)

7.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

7.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.14.13. Executing OPT_DFF pass (perform DFF optimizations).

7.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.14.16. Finished OPT passes. (There is nothing left to do.)

7.15. Executing MEMORY pass.

7.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.17. Executing OPT pass (performing simple optimizations).

7.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
<suppressed ~1 debug messages>
Optimizing module rvmyth.
<suppressed ~7 debug messages>
Optimizing module vsdmemsoc.

7.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.17.3. Executing OPT_DFF pass (perform DFF optimizations).

7.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

7.17.5. Finished fast OPT passes.

7.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1096:
      Old ports: A={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:657:make_supercell$1094
      New ports: A=\CPU_src1_value_a3 [31], B=1'0, Y=$auto$share.cc:657:make_supercell$1094 [32]
      New connections: { $auto$share.cc:657:make_supercell$1094 [63:33] $auto$share.cc:657:make_supercell$1094 [31:0] } = { $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] $auto$share.cc:657:make_supercell$1094 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$1097:
      Old ports: A={ 1'0 \CPU_src2_value_a3 [4:0] }, B=\CPU_src2_value_a3 [5:0], Y=$auto$share.cc:658:make_supercell$1095
      New ports: A=1'0, B=\CPU_src2_value_a3 [5], Y=$auto$share.cc:658:make_supercell$1095 [5]
      New connections: $auto$share.cc:658:make_supercell$1095 [4:0] = \CPU_src2_value_a3 [4:0]
    Consolidated identical input bits for $mux cell $ternary$./output/compiled_tlv/rvmyth.v:55$163:
      Old ports: A=0, B={ \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [19:12] \imem_data [20] \imem_data [30:21] 1'0 }, Y=$ternary$./output/compiled_tlv/rvmyth.v:55$163_Y
      New ports: A=20'00000000000000000000, B={ \imem_data [31] \imem_data [19:12] \imem_data [20] \imem_data [30:21] }, Y=$ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20:1]
      New connections: { $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [31:21] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [0] } = { $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] 1'0 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1106:
      Old ports: A=$auto$share.cc:657:make_supercell$1094, B={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, Y=$auto$share.cc:657:make_supercell$1104
      New ports: A=$auto$share.cc:657:make_supercell$1094 [32], B=\CPU_src1_value_a3 [31], Y=$auto$share.cc:657:make_supercell$1104 [32]
      New connections: { $auto$share.cc:657:make_supercell$1104 [63:33] $auto$share.cc:657:make_supercell$1104 [31:0] } = { $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] $auto$share.cc:657:make_supercell$1104 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$./output/compiled_tlv/rvmyth.v:54$164:
      Old ports: A=$ternary$./output/compiled_tlv/rvmyth.v:55$163_Y, B={ \imem_data [31:12] 12'000000000000 }, Y=$ternary$./output/compiled_tlv/rvmyth.v:54$164_Y
      New ports: A={ $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20] $ternary$./output/compiled_tlv/rvmyth.v:55$163_Y [20:1] }, B={ \imem_data [31:12] 11'00000000000 }, Y=$ternary$./output/compiled_tlv/rvmyth.v:54$164_Y [31:1]
      New connections: $ternary$./output/compiled_tlv/rvmyth.v:54$164_Y [0] = 1'0
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1116:
      Old ports: A=$auto$share.cc:657:make_supercell$1104, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:657:make_supercell$1114
      New ports: A=$auto$share.cc:657:make_supercell$1104 [32], B=1'0, Y=$auto$share.cc:657:make_supercell$1114 [32]
      New connections: { $auto$share.cc:657:make_supercell$1114 [63:33] $auto$share.cc:657:make_supercell$1114 [31:0] } = { $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] $auto$share.cc:657:make_supercell$1114 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$./output/compiled_tlv/rvmyth.v:53$165:
      Old ports: A=$ternary$./output/compiled_tlv/rvmyth.v:54$164_Y, B={ \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [7] \imem_data [30:25] \imem_data [11:8] 1'0 }, Y=$ternary$./output/compiled_tlv/rvmyth.v:53$165_Y
      New ports: A=$ternary$./output/compiled_tlv/rvmyth.v:54$164_Y [31:1], B={ \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [31] \imem_data [7] \imem_data [30:25] \imem_data [11:8] }, Y=$ternary$./output/compiled_tlv/rvmyth.v:53$165_Y [31:1]
      New connections: $ternary$./output/compiled_tlv/rvmyth.v:53$165_Y [0] = 1'0
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 7 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.19.6. Executing OPT_SHARE pass.

7.19.7. Executing OPT_DFF pass (perform DFF optimizations).

7.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdmemsoc.

7.19.10. Rerunning OPT passes. (Maybe there is more to do..)

7.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

7.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

7.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.19.14. Executing OPT_SHARE pass.

7.19.15. Executing OPT_DFF pass (perform DFF optimizations).

7.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

7.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

7.19.18. Finished OPT passes. (There is nothing left to do.)

7.20. Executing TECHMAP pass (map to technology primitives).

7.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:abf224c78e834c2ea63e9fb8c9a761072422e69b$paramod$68f168e58a83a45422011879ee1f7206dbcf7552\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$65b247ea06a847990f5821813abbc3df9880ca64\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$7f1d45a92d0221fa6c256845bf4513df30042923\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
No more expansions possible.
<suppressed ~3761 debug messages>

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
<suppressed ~1606 debug messages>
Optimizing module vsdmemsoc.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
<suppressed ~3600 debug messages>
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 1200 cells.

7.21.3. Executing OPT_DFF pass (perform DFF optimizations).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 258 unused cells and 1918 unused wires.
<suppressed ~259 debug messages>

7.21.5. Finished fast OPT passes.

7.22. Executing ABC pass (technology mapping using ABC).

7.22.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.22.2. Extracting gate netlist of module `\controller' to `<abc-temp-dir>/input.blif'..
Extracted 9 gates and 26 wires to a netlist network with 17 inputs and 9 outputs.

7.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

7.22.3. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'..
Extracted 9000 gates and 10984 wires to a netlist network with 1983 inputs and 377 outputs.

7.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     1411
ABC RESULTS:               NOT cells:      342
ABC RESULTS:             ORNOT cells:      177
ABC RESULTS:               AND cells:      234
ABC RESULTS:                OR cells:     2854
ABC RESULTS:              XNOR cells:      182
ABC RESULTS:              NAND cells:      108
ABC RESULTS:               NOR cells:      355
ABC RESULTS:            ANDNOT cells:     3141
ABC RESULTS:               XOR cells:      234
ABC RESULTS:        internal signals:     8624
ABC RESULTS:           input signals:     1983
ABC RESULTS:          output signals:      377
Removing temp directory.

7.22.4. Extracting gate netlist of module `\vsdmemsoc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.23. Executing OPT pass (performing simple optimizations).

7.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
<suppressed ~253 debug messages>
Optimizing module vsdmemsoc.

7.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

7.23.3. Executing OPT_DFF pass (perform DFF optimizations).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..
Removed 6 unused cells and 3951 unused wires.
<suppressed ~22 debug messages>

7.23.5. Finished fast OPT passes.

7.24. Executing HIERARCHY pass (managing design hierarchy).

7.24.1. Analyzing design hierarchy..
Top module:  \vsdmemsoc
Used module:     \controller
Used module:         \rvmyth
Used module:             \clk_gate

7.24.2. Analyzing design hierarchy..
Top module:  \vsdmemsoc
Used module:     \controller
Used module:         \rvmyth
Used module:             \clk_gate
Removed 0 unused modules.

7.25. Printing statistics.

=== clk_gate ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== controller ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           9
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_MUX_                          8
     $_NOT_                          1
     rvmyth                          1

=== rvmyth ===

   Number of wires:               8952
   Number of wire bits:          11354
   Number of public wires:         273
   Number of public wire bits:    2675
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11120
     $_ANDNOT_                    3141
     $_AND_                        234
     $_DFF_P_                      521
     $_MUX_                       1411
     $_NAND_                       108
     $_NOR_                        355
     $_NOT_                        336
     $_ORNOT_                      177
     $_OR_                        2854
     $_SDFFE_PP0P_                1424
     $_SDFFE_PP1P_                 112
     $_SDFF_PP0_                    24
     $_XNOR_                       182
     $_XOR_                        234
     clk_gate                        7

=== vsdmemsoc ===

   Number of wires:                  9
   Number of wire bits:             94
   Number of public wires:           9
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     controller                      1
     sram_32_256_sky130A             1

=== design hierarchy ===

   vsdmemsoc                         1
     controller                      1
       rvmyth                        1
         clk_gate                    7

   Number of wires:               9005
   Number of wire bits:          11553
   Number of public wires:         326
   Number of public wire bits:    2874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11123
     $_ANDNOT_                    3141
     $_AND_                        234
     $_DFF_P_                      521
     $_MUX_                       1419
     $_NAND_                       108
     $_NOR_                        355
     $_NOT_                        337
     $_ORNOT_                      177
     $_OR_                        2854
     $_SDFFE_PP0P_                1424
     $_SDFFE_PP1P_                 112
     $_SDFF_PP0_                    24
     $_XNOR_                       182
     $_XOR_                        234
     sram_32_256_sky130A             1

7.26. Executing CHECK pass (checking for obvious problems).
Checking module clk_gate...
Checking module controller...
Checking module rvmyth...
Checking module vsdmemsoc...
Found and reported 0 problems.

8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\clk_gate':
Mapping DFF cells in module `\controller':
Mapping DFF cells in module `\rvmyth':
  mapped 2081 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\vsdmemsoc':

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vsdmemsoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \controller.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdmemsoc.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\controller'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdmemsoc'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \controller..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdmemsoc..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module controller.
Optimizing module rvmyth.
Optimizing module vsdmemsoc.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing ABC pass (technology mapping using ABC).

10.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10.2. Extracting gate netlist of module `\controller' to `<abc-temp-dir>/input.blif'..
Extracted 9 gates and 26 wires to a netlist network with 17 inputs and 9 outputs.

10.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/mihaih/vlsi/VSDMemSoC/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/mihaih/vlsi/VSDMemSoC/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 307 cells (87 skipped: 62 seq; 13 tri-state; 12 no func; 0 dont_use).  Time =     0.15 sec
ABC: Memory =   19.21 MB. Time =     0.15 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        9
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

10.3. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'..
Extracted 12128 gates and 14147 wires to a netlist network with 2017 inputs and 1833 outputs.

10.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/mihaih/vlsi/VSDMemSoC/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/mihaih/vlsi/VSDMemSoC/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 307 cells (87 skipped: 62 seq; 13 tri-state; 12 no func; 0 dont_use).  Time =     0.15 sec
ABC: Memory =   19.21 MB. Time =     0.15 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      556
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:      234
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:      258
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:      285
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:      304
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:     1174
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:      146
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      518
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:     1565
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      929
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:     1852
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:     1723
ABC RESULTS:        internal signals:    10297
ABC RESULTS:           input signals:     2017
ABC RESULTS:          output signals:     1833
Removing temp directory.

10.4. Extracting gate netlist of module `\vsdmemsoc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

11. Executing FLATTEN pass (flatten design).
Deleting now unused module clk_gate.
Deleting now unused module controller.
Deleting now unused module rvmyth.
<suppressed ~9 debug messages>

12. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 3 unused cells and 14215 unused wires.

13. Printing statistics.

=== vsdmemsoc ===

   Number of wires:              10116
   Number of wire bits:          12385
   Number of public wires:       10116
   Number of public wire bits:   12385
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12275
     sky130_fd_sc_hd__a2111oi_0     30
     sky130_fd_sc_hd__a211oi_1      33
     sky130_fd_sc_hd__a21boi_0      19
     sky130_fd_sc_hd__a21o_2         8
     sky130_fd_sc_hd__a21oi_1     1723
     sky130_fd_sc_hd__a221oi_1     285
     sky130_fd_sc_hd__a22o_2        40
     sky130_fd_sc_hd__a22oi_1      556
     sky130_fd_sc_hd__a2bb2oi_1      1
     sky130_fd_sc_hd__a311oi_1      10
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__a31oi_1      304
     sky130_fd_sc_hd__a32o_1         6
     sky130_fd_sc_hd__a32oi_1        1
     sky130_fd_sc_hd__a41oi_1        7
     sky130_fd_sc_hd__and2_2        14
     sky130_fd_sc_hd__and3_2        10
     sky130_fd_sc_hd__clkinv_1    1183
     sky130_fd_sc_hd__dfxtp_1     2080
     sky130_fd_sc_hd__mux2i_1        9
     sky130_fd_sc_hd__nand2_1     1571
     sky130_fd_sc_hd__nand3_1      518
     sky130_fd_sc_hd__nand3b_1       6
     sky130_fd_sc_hd__nand4_1      234
     sky130_fd_sc_hd__nor2_1       929
     sky130_fd_sc_hd__nor3_1        86
     sky130_fd_sc_hd__nor3b_1        3
     sky130_fd_sc_hd__nor4_1        48
     sky130_fd_sc_hd__nor4b_1        1
     sky130_fd_sc_hd__o2111a_1       1
     sky130_fd_sc_hd__o2111ai_1     20
     sky130_fd_sc_hd__o211a_1        1
     sky130_fd_sc_hd__o211ai_1     146
     sky130_fd_sc_hd__o21a_1        17
     sky130_fd_sc_hd__o21ai_0     1860
     sky130_fd_sc_hd__o21bai_1      57
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o221ai_1      22
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o22ai_1      258
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o311ai_0       9
     sky130_fd_sc_hd__o31ai_1       16
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o32ai_1        5
     sky130_fd_sc_hd__o41ai_1       10
     sky130_fd_sc_hd__or2_2         34
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__xnor2_1       30
     sky130_fd_sc_hd__xor2_1        62
     sram_32_256_sky130A             1

14. Executing Verilog backend.

14.1. Executing BMUXMAP pass.

14.2. Executing DEMUXMAP pass.
Dumping module `\vsdmemsoc'.

Warnings: 29 unique messages, 237 total
End of script. Logfile hash: f6eb928756, CPU: user 7.65s system 0.07s, MEM: 90.67 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 14.0.0-1ubuntu1 -fPIC -Os)
Time spent: 56% 2x abc (9 sec), 13% 2x write_verilog (2 sec), ...
