## RCC is on AHB4 (D3)

set RCC_BASE      0x58024400
set RCC(CR)       [+ $RCC_BASE 0x000] ;# 0000 0001 (HSION)
set RCC(AHB3RSTR) [+ $RCC_BASE 0x07C] ;# 0000 0000
set RCC(AHB4RSTR) [+ $RCC_BASE 0x088] ;# 0000 0000
set RCC(AHB3ENR)  [+ $RCC_BASE 0x0D4] ;# 0000 0000
set RCC(AHB1ENR)  [+ $RCC_BASE 0x0D8] ;# 0000 0000
set RCC(AHB2ENR)  [+ $RCC_BASE 0x0DC] ;# 0000 0000
set RCC(AHB4ENR)  [+ $RCC_BASE 0x0E0] ;# 0000 0000

## GPIOs are on AHB4 (D3)

set GPIOC_BASE     0x58020800
set GPIOC(MODER)   [+ $GPIOC_BASE 0x00] ;# RSTV: 0xFFFF FFFF
set GPIOC(OTYPER)  [+ $GPIOC_BASE 0x04] ;# RSTV: 0x0000 0000
set GPIOC(OSPEEDR) [+ $GPIOC_BASE 0x08] ;# RSTV: 0x0000 0000
set GPIOC(PUPDR)   [+ $GPIOC_BASE 0x0C] ;# RSTV: 0x0000 0000
set GPIOC(IDR)     [+ $GPIOC_BASE 0x10] ;# RSTV: 0x0000 XXXX
set GPIOC(ODR)     [+ $GPIOC_BASE 0x14] ;# RSTV: 0x0000 0000
set GPIOC(BSRR)    [+ $GPIOC_BASE 0x18] ;# RSTV: 0x0000 0000
set GPIOC(LCKR)    [+ $GPIOC_BASE 0x1C] ;# RSTV: 0x0000 0000
set GPIOC(AFRL)    [+ $GPIOC_BASE 0x20] ;# RSTV: 0x0000 0000
set GPIOC(AFRH)    [+ $GPIOC_BASE 0x24] ;# RSTV: 0x0000 0000

set GPIOF_BASE     0x58021400
set GPIOF(MODER)   [+ $GPIOF_BASE 0x00] ;# RSTV: 0xFFFF FFFF
set GPIOF(OTYPER)  [+ $GPIOF_BASE 0x04] ;# RSTV: 0x0000 0000
set GPIOF(OSPEEDR) [+ $GPIOF_BASE 0x08] ;# RSTV: 0x0000 0000
set GPIOF(PUPDR)   [+ $GPIOF_BASE 0x0C] ;# RSTV: 0x0000 0000
set GPIOF(IDR)     [+ $GPIOF_BASE 0x10] ;# RSTV: 0x0000 XXXX
set GPIOF(ODR)     [+ $GPIOF_BASE 0x14] ;# RSTV: 0x0000 0000
set GPIOF(BSRR)    [+ $GPIOF_BASE 0x18] ;# RSTV: 0x0000 0000
set GPIOF(LCKR)    [+ $GPIOF_BASE 0x1C] ;# RSTV: 0x0000 0000
set GPIOF(AFRL)    [+ $GPIOF_BASE 0x20] ;# RSTV: 0x0000 0000
set GPIOF(AFRH)    [+ $GPIOF_BASE 0x24] ;# RSTV: 0x0000 0000

set GPIOG_BASE     0x58021800
set GPIOG(MODER)   [+ $GPIOG_BASE 0x00] ;# RSTV: 0xFFFF FFFF
set GPIOG(OTYPER)  [+ $GPIOG_BASE 0x04] ;# RSTV: 0x0000 0000
set GPIOG(OSPEEDR) [+ $GPIOG_BASE 0x08] ;# RSTV: 0x0000 0000
set GPIOG(PUPDR)   [+ $GPIOG_BASE 0x0C] ;# RSTV: 0x0000 0000
set GPIOG(IDR)     [+ $GPIOG_BASE 0x10] ;# RSTV: 0x0000 XXXX
set GPIOG(ODR)     [+ $GPIOG_BASE 0x14] ;# RSTV: 0x0000 0000
set GPIOG(BSRR)    [+ $GPIOG_BASE 0x18] ;# RSTV: 0x0000 0000
set GPIOG(LCKR)    [+ $GPIOG_BASE 0x1C] ;# RSTV: 0x0000 0000
set GPIOG(AFRL)    [+ $GPIOG_BASE 0x20] ;# RSTV: 0x0000 0000
set GPIOG(AFRH)    [+ $GPIOG_BASE 0x24] ;# RSTV: 0x0000 0000

## QUADSPI is on AHB3 (D1)
# The name is 'QSPI' because 'QUADSPI' is already used by OOCD.

set QSPI_BASE   0x52005000
set QSPI(CR)    [+ $QSPI_BASE 0x000] ;# RSTV: 0x0000 0000
set QSPI(DCR)   [+ $QSPI_BASE 0x004] ;# RSTV: 0x0000 0000
set QSPI(SR)    [+ $QSPI_BASE 0x008] ;# RSTV: 0x0000 0000
set QSPI(FCR)   [+ $QSPI_BASE 0x00C] ;# RSTV: 0x0000 0000
set QSPI(DLR)   [+ $QSPI_BASE 0x010] ;# RSTV: 0x0000 0000
set QSPI(CCR)   [+ $QSPI_BASE 0x014] ;# RSTV: 0x0000 0000
set QSPI(AR)    [+ $QSPI_BASE 0x018] ;# RSTV: 0x0000 0000
set QSPI(ABR)   [+ $QSPI_BASE 0x01C] ;# RSTV: 0x0000 0000
set QSPI(DR)    [+ $QSPI_BASE 0x020] ;# RSTV: 0x0000 0000
set QSPI(PSMKR) [+ $QSPI_BASE 0x024] ;# RSTV: 0x0000 0000
set QSPI(PSMAR) [+ $QSPI_BASE 0x028] ;# RSTV: 0x0000 0000
set QSPI(PIR)   [+ $QSPI_BASE 0x02C] ;# RSTV: 0x0000 0000
set QSPI(LPTR)  [+ $QSPI_BASE 0x030] ;# RSTV: 0x0000 0000
