
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001057                       # Number of seconds simulated
sim_ticks                                  1056937500                       # Number of ticks simulated
final_tick                                 1056937500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 214364                       # Simulator instruction rate (inst/s)
host_op_rate                                   230873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              154059892                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683712                       # Number of bytes of host memory used
host_seconds                                     6.86                       # Real time elapsed on the host
sim_insts                                     1470655                       # Number of instructions simulated
sim_ops                                       1583917                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1423                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           60794512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20769440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       4601975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86165928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      60794512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60794512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          60794512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20769440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      4601975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86165928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  91136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1056928500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1424                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.376384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.463099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.532932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79     29.15%     29.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72     26.57%     55.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33     12.18%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      9.59%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.69%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.32%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.21%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.58%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29     10.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          271                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     23332243                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                50032243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16385.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35135.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        86.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     742225.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   440220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4405380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8401230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               505440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        34752330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9944640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        226078020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              296461860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            280.491382                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1037164750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       871000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4698000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    935087250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     25895500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      14163000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     76222750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5754840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11358390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               412320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        52068930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7513440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        215880840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              307641105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            291.068398                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1030959250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       463000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5466000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    897202000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     19563028                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      20049250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    114194222                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  189557                       # Number of BP lookups
system.cpu.branchPred.condPredicted            120484                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9246                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               156134                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   87247                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.879565                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              626                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          181                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert            0                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2113876                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1780806                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      189557                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             110090                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1981682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles         1225                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    538311                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   674                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2025226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.946306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.200616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1089195     53.78%     53.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   383335     18.93%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   124940      6.17%     78.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   427756     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2025226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089673                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.842436                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   204874                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1161250                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    390789                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                259485                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8828                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                73367                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   564                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1742155                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 25674                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   8828                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   335244                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  828537                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          65972                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    460393                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                326252                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1709942                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 12793                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 10087                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    385                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   3270                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           190834                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1971718                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4271932                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1308090                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups           769307                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps               1833994                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   137724                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               5439                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            257                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    611384                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               420302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              226807                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            113318                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6571                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1696489                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 257                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1660840                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3472                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          112828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        91175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             88                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2025226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.820076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.001524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1023532     50.54%     50.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              526373     25.99%     76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              314809     15.54%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              137204      6.77%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               23303      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   5      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2025226                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64074     29.18%     29.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    915      0.42%     29.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.00%     29.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   144      0.07%     29.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 4672      2.13%     31.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                 3070      1.40%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.01%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     38      0.02%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  86439     39.37%     72.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 60176     27.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                48      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                628935     37.87%     37.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1943      0.12%     37.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   308      0.02%     38.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               79785      4.80%     42.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               27963      1.68%     44.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               66789      4.02%     48.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              83393      5.02%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           54601      3.29%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                6401      0.39%     57.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              73394      4.42%     61.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               1600      0.10%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  121      0.01%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  197      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  188      0.01%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 151      0.01%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               412906     24.86%     86.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              222117     13.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1660840                       # Type of FU issued
system.cpu.iq.rate                           0.785685                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      219547                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.132190                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3949865                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1016095                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       865940                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1037483                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           118596                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        33022                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10854                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          500                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8828                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    8787                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   129                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1696792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                420302                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               226807                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                256                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   129                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            115                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6344                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9074                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1644887                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                406606                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15953                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            46                       # number of nop insts executed
system.cpu.iew.exec_refs                       627071                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146300                       # Number of branches executed
system.cpu.iew.exec_stores                     220465                       # Number of stores executed
system.cpu.iew.exec_rate                     0.778138                       # Inst execution rate
system.cpu.iew.wb_sent                        1639177                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1638395                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    954966                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1295334                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.775067                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.737235                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           99539                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8699                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2007617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.788954                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.610849                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1317596     65.63%     65.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       365608     18.21%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       154294      7.69%     91.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        30570      1.52%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        47721      2.38%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26054      1.30%     96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8380      0.42%     97.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12575      0.63%     97.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        44819      2.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2007617                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1470655                       # Number of instructions committed
system.cpu.commit.committedOps                1583917                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         603233                       # Number of memory references committed
system.cpu.commit.loads                        387280                       # Number of loads committed
system.cpu.commit.membars                         148                       # Number of memory barriers committed
system.cpu.commit.branches                     136558                       # Number of branches committed
system.cpu.commit.vec_insts                    766697                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1117721                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19903                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           589066     37.19%     37.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1929      0.12%     37.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              290      0.02%     37.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          79500      5.02%     42.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          27332      1.73%     44.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          65716      4.15%     48.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         82700      5.22%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        54600      3.45%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           6400      0.40%     57.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         70860      4.47%     61.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          1600      0.10%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             120      0.01%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             195      0.01%     61.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             180      0.01%     61.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            151      0.01%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          387280     24.45%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         215953     13.63%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1583917                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 44819                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3645994                       # The number of ROB reads
system.cpu.rob.rob_writes                     3384528                       # The number of ROB writes
system.cpu.timesIdled                             765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           88650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1470655                       # Number of Instructions Simulated
system.cpu.committedOps                       1583917                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.437370                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.437370                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.695715                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.695715                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1242174                       # number of integer regfile reads
system.cpu.int_regfile_writes                  681798                       # number of integer regfile writes
system.cpu.vec_regfile_reads                   763269                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  614836                       # number of vector regfile writes
system.cpu.cc_regfile_reads                    231843                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   261299                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3254596                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 331259                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               216                       # number of replacements
system.cpu.dcache.tags.tagsinuse           350.189321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            834.161130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   350.189321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.341982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.341982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.376953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1007458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1007458                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       286720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          286720                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       215129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         215129                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          169                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          147                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          147                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        501849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           501849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       501849                       # number of overall hits
system.cpu.dcache.overall_hits::total          501849                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           580                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1259                       # number of overall misses
system.cpu.dcache.overall_misses::total          1259                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     30268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30268500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     33120466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33120466                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     63388966                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63388966                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     63388966                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63388966                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       287300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       287300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       215808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       215808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          147                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          147                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       503108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       503108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       503108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       503108                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003146                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.023121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002502                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52187.068966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52187.068966                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48778.300442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48778.300442                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50348.662431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50348.662431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50348.662431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50348.662431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2800                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          216                       # number of writebacks
system.cpu.dcache.writebacks::total               216                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          244                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10704968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10704968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     31271968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31271968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     31271968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31271968                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001193                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57772.471910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57772.471910                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43872.819672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43872.819672                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52119.946667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52119.946667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52119.946667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52119.946667                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               815                       # number of replacements
system.cpu.icache.tags.tagsinuse           469.926496                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              536751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            407.865502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   469.926496                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.917825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1077916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1077916                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       536751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          536751                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        536751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           536751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       536751                       # number of overall hits
system.cpu.icache.overall_hits::total          536751                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1549                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1549                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1549                       # number of overall misses
system.cpu.icache.overall_misses::total          1549                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     92915468                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92915468                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     92915468                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92915468                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     92915468                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92915468                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       538300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       538300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       538300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       538300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       538300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       538300                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002878                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002878                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002878                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002878                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002878                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59984.162686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59984.162686                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59984.162686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59984.162686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59984.162686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59984.162686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        35932                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               384                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.572917                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          815                       # number of writebacks
system.cpu.icache.writebacks::total               815                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          232                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          232                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          232                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1317                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1317                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     80304976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80304976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     80304976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80304976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     80304976                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80304976                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002447                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60975.684131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60975.684131                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60975.684131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60975.684131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60975.684131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60975.684131                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              379                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 397                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    19                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   334.451189                       # Cycle average of tags in use
system.l2.tags.total_refs                         279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.529412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      312.303572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    22.147618                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.009531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000610                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015472                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24617                       # Number of tag accesses
system.l2.tags.data_accesses                    24617                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          106                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              106                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          915                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              915                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   135                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                312                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               119                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   312                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   254                       # number of demand (read+write) hits
system.l2.demand_hits::total                      566                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  312                       # number of overall hits
system.l2.overall_hits::cpu.data                  254                       # number of overall hits
system.l2.overall_hits::total                     566                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1005                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             239                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1005                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 348                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1353                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1005                       # number of overall misses
system.l2.overall_misses::cpu.data                348                       # number of overall misses
system.l2.overall_misses::total                  1353                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9431000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9431000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76893000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76893000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     19422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19422500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      28853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        105746500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76893000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     28853500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       105746500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          915                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          915                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               602                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1919                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              602                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1919                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.446721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446721                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.763098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.763098                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.667598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.667598                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.763098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.578073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705055                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.763098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.578073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705055                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86522.935780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86522.935780                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76510.447761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76510.447761                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81265.690377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81265.690377                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76510.447761                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82912.356322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78157.058389                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76510.447761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82912.356322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78157.058389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          107                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            107                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1005                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          235                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1455                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      5069215                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5069215                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     70869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     17756000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17756000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     70869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     26524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     97393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     70869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     26524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      5069215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    102462215                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.442623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.442623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.763098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.763098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.656425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.656425                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.763098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.569767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.763098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.569767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.758207                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47375.841121                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47375.841121                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81185.185185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81185.185185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70516.417910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70516.417910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75557.446809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75557.446809                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 70516.417910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77329.446064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        72250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 70516.417910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77329.446064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47375.841121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70420.766323                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1315                       # Transaction distribution
system.membus.trans_dist::ReadExReq               108                       # Transaction distribution
system.membus.trans_dist::ReadExResp              108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        91072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   91072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1424                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1761762                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7507007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             31                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           31                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1056937500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          925                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1317                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        52352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 188736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             144                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162545                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2007     97.29%     97.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     56      2.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2506000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            903499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
