

================================================================
== Vivado HLS Report for 'Echo'
================================================================
* Date:           Sun Apr 28 11:06:53 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Echo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     303|     301|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|     454|     879|
|Memory           |       16|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     179|
|Register         |        -|      -|     505|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       16|      5|    1262|    1359|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Echo_CTRL_BUS_s_axi_U    |Echo_CTRL_BUS_s_axi   |        0|      0|  106|  168|
    |Echo_fadd_32ns_32bkb_U1  |Echo_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Echo_fmul_32ns_32cud_U2  |Echo_fmul_32ns_32cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  454|  879|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_r_U  |Echo_buffer_r  |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total       |               |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_1_fu_258_p2                 |     +    |      0|  101|  37|          32|           1|
    |tmp_3_fu_239_p2                 |     +    |      0|  101|  37|          32|           1|
    |grp_fu_153_p2                   |     -    |      0|  101|  37|          13|          32|
    |value_in_V_0_load_A             |    and   |      0|    0|   2|           1|           1|
    |value_in_V_0_load_B             |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |tmp_4_fu_189_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_252_p2                 |   icmp   |      0|    0|  16|          32|          13|
    |tmp_s_fu_234_p2                 |   icmp   |      0|    0|  16|          32|          13|
    |value_in_V_0_state_cmp_full     |   icmp   |      0|    0|   1|           2|           1|
    |value_out_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |delaycheck_flag_s_fu_216_p2     |    or    |      0|    0|   2|           1|           1|
    |readBuffer_loc_tmp_5_fu_194_p3  |  select  |      0|    0|  32|           1|          32|
    |storemerge5_fu_264_p3           |  select  |      0|    0|  32|           1|          32|
    |storemerge_fu_244_p3            |  select  |      0|    0|  32|           1|          32|
    |writeBuffer_load_s_fu_222_p3    |  select  |      0|    0|  32|           1|          32|
    |not_tmp_4_fu_211_p2             |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  303| 301|         187|         229|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |buffer_r_address0        |  15|          3|   13|         39|
    |delaycheck_loc_reg_121   |   9|          2|   32|         64|
    |grp_fu_153_p1            |  15|          3|   32|         96|
    |readBuffer_loc_reg_111   |   9|          2|   32|         64|
    |value_in_V_0_data_out    |   9|          2|   32|         64|
    |value_in_V_0_state       |  15|          3|    2|          6|
    |value_in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |value_out_V_1_data_out   |   9|          2|   32|         64|
    |value_out_V_1_state      |  15|          3|    2|          6|
    |value_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 179|         38|  180|        421|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  13|   0|   13|          0|
    |buffer_load_reg_330           |  32|   0|   32|          0|
    |current_value_reg_345         |  32|   0|   32|          0|
    |delay_read_reg_294            |  32|   0|   32|          0|
    |delaycheck                    |  32|   0|   32|          0|
    |delaycheck_flag_reg_130       |   1|   0|    1|          0|
    |delaycheck_loc_reg_121        |  32|   0|   32|          0|
    |guard_variable_for_E          |   1|   0|    1|          0|
    |guard_variable_for_E_1        |   1|   0|    1|          0|
    |readBuffer                    |  32|   0|   32|          0|
    |readBuffer_loc_reg_111        |  32|   0|   32|          0|
    |readBuffer_loc_tmp_5_reg_319  |  32|   0|   32|          0|
    |scale_read_reg_289            |  32|   0|   32|          0|
    |tmp_4_reg_313                 |   1|   0|    1|          0|
    |tmp_8_reg_335                 |  32|   0|   32|          0|
    |value_in_V_0_payload_A        |  32|   0|   32|          0|
    |value_in_V_0_payload_B        |  32|   0|   32|          0|
    |value_in_V_0_sel_rd           |   1|   0|    1|          0|
    |value_in_V_0_sel_wr           |   1|   0|    1|          0|
    |value_in_V_0_state            |   2|   0|    2|          0|
    |value_out_V_1_payload_A       |  32|   0|   32|          0|
    |value_out_V_1_payload_B       |  32|   0|   32|          0|
    |value_out_V_1_sel_rd          |   1|   0|    1|          0|
    |value_out_V_1_sel_wr          |   1|   0|    1|          0|
    |value_out_V_1_state           |   2|   0|    2|          0|
    |writeBuffer                   |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 505|   0|  505|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     Echo     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     Echo     | return value |
|value_in_V_TDATA        |  in |   32|     axis     |  value_in_V  |    pointer   |
|value_in_V_TVALID       |  in |    1|     axis     |  value_in_V  |    pointer   |
|value_in_V_TREADY       | out |    1|     axis     |  value_in_V  |    pointer   |
|value_out_V_TDATA       | out |   32|     axis     |  value_out_V |    pointer   |
|value_out_V_TVALID      | out |    1|     axis     |  value_out_V |    pointer   |
|value_out_V_TREADY      |  in |    1|     axis     |  value_out_V |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

