0.7
2020.2
Oct 14 2022
05:07:14
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Adder/ip/Adder_c_addsub_0_0/Adder_c_addsub_0_0_sim_netlist.v,1678718286,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Adder/sim/Adder.v,,Adder_c_addsub_0_0;Adder_c_addsub_0_0_c_addsub_v12_0_14;Adder_c_addsub_0_0_c_addsub_v12_0_14_viv;Adder_c_addsub_0_0_xbip_addsub_v3_0_6_viv;Adder_c_addsub_0_0_xbip_dsp48_addsub_synth;Adder_c_addsub_0_0_xbip_dsp48_addsub_v3_0_6_viv;Adder_c_addsub_0_0_xbip_dsp48e1_wrapper_v3_0;glbl,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Adder/sim/Adder.v,1678718260,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Subtracter/ip/Subtracter_c_addsub_0_0/Subtracter_c_addsub_0_0_sim_netlist.v,,Adder,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/InstructionMemory/ip/InstructionMemory_blk_mem_gen_0_0/sim/InstructionMemory_blk_mem_gen_0_0.v,1678740937,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/InstructionMemory/sim/InstructionMemory.v,,InstructionMemory_blk_mem_gen_0_0,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/InstructionMemory/sim/InstructionMemory.v,1678740937,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/ALU.v,,InstructionMemory,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/SharedRAM/ip/SharedRAM_blk_mem_gen_0_0/sim/SharedRAM_blk_mem_gen_0_0.v,1678731387,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/SharedRAM/sim/SharedRAM.v,,SharedRAM_blk_mem_gen_0_0,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/SharedRAM/sim/SharedRAM.v,1678731387,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Adder/ip/Adder_c_addsub_0_0/Adder_c_addsub_0_0_sim_netlist.v,,SharedRAM,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Subtracter/ip/Subtracter_c_addsub_0_0/Subtracter_c_addsub_0_0_sim_netlist.v,1678717973,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Subtracter/sim/Subtracter.v,,Subtracter_c_addsub_0_0;Subtracter_c_addsub_0_0_c_addsub_v12_0_14;Subtracter_c_addsub_0_0_c_addsub_v12_0_14_viv;Subtracter_c_addsub_0_0_xbip_addsub_v3_0_6_viv;Subtracter_c_addsub_0_0_xbip_dsp48_addsub_synth;Subtracter_c_addsub_0_0_xbip_dsp48_addsub_v3_0_6_viv;Subtracter_c_addsub_0_0_xbip_dsp48e1_wrapper_v3_0,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/Subtracter/sim/Subtracter.v,1678717947,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.ip_user_files/bd/InstructionMemory/ip/InstructionMemory_blk_mem_gen_0_0/sim/InstructionMemory_blk_mem_gen_0_0.v,,Subtracter,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sim_1/new/RISCV2P_TB.v,1678738900,verilog,,,,RISCV2P_TB,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/ALU.v,1678719771,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterLeft.v,,ALU,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterLeft.v,1678718617,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterRight.v,,BarrelShifterLeft,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterRight.v,1678718950,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterRightArith.v,,BarrelShifterRight,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/BarrelShifterRightArith.v,1678719161,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/CCR.v,,BarrelShifterRightArith,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/CCR.v,1678719547,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Decoder.v,,CCR,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Decoder.v,1678728440,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/IMM.v,,Decoder,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/IMM.v,1678801267,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Latch.v,,IMM,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Latch.v,1678727664,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/MEMIO.v,,Latch,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/MEMIO.v,1678732904,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Mux4.v,,MEMIO,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/Mux4.v,1678728186,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RISCV2P.v,,Mux4,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RISCV2P.v,1678739154,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RXCounter.v,,RISCV2P,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RXCounter.v,1678732496,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RXUnit.v,,RXCounter,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RXUnit.v,1678732636,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RegFile.v,,RXUnit,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/RegFile.v,1678727869,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/SPI.v,,RegFile,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/SPI.v,1678737931,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/SignExt.v,,SPI,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/SignExt.v,1678730691,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/TXCounter.v,,SignExt,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/TXCounter.v,1678732708,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/UART.v,,TXCounter,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sources_1/new/UART.v,1678737870,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sim_1/new/RISCV2P_TB.v,,UART,,,,,,,,
