#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 26 11:41:14 2024
# Process ID: 26552
# Current directory: C:/Users/evacole/Downloads/Final_lab/Vivado/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21060 C:\Users\evacole\Downloads\Final_lab\Vivado\Project\Project.xpr
# Log file: C:/Users/evacole/Downloads/Final_lab/Vivado/Project/vivado.log
# Journal file: C:/Users/evacole/Downloads/Final_lab/Vivado/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/evacole/Downloads/Final_lab/Vivado/Project/Project.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/evacole/Downloads/Final_lab/SV/flop.sv C:/Users/evacole/Downloads/Final_lab/SV/Data.sv C:/Users/evacole/Downloads/Final_lab/SV/lfsr.sv C:/Users/evacole/Downloads/Final_lab/SV/mux.sv C:/Users/evacole/Downloads/Final_lab/SV/fsm.sv C:/Users/evacole/Downloads/Final_lab/SV/clk_div.sv C:/Users/evacole/Downloads/Final_lab/SV/datapath.sv}
add_files -norecurse C:/Users/evacole/Downloads/Final_lab/SV/clk_div.sv
add_files -norecurse {C:/Users/evacole/Downloads/Final_lab/SV/flop.sv C:/Users/evacole/Downloads/Final_lab/SV/Data.sv C:/Users/evacole/Downloads/Final_lab/SV/lfsr.sv C:/Users/evacole/Downloads/Final_lab/SV/mux.sv C:/Users/evacole/Downloads/Final_lab/SV/fsm.sv C:/Users/evacole/Downloads/Final_lab/SV/clk_div.sv C:/Users/evacole/Downloads/Final_lab/SV/datapath.sv}
add_files -norecurse {C:/Users/evacole/Downloads/Final_lab/SV/flop.sv C:/Users/evacole/Downloads/Final_lab/SV/Data.sv C:/Users/evacole/Downloads/Final_lab/SV/lfsr.sv C:/Users/evacole/Downloads/Final_lab/SV/mux.sv C:/Users/evacole/Downloads/Final_lab/SV/fsm.sv C:/Users/evacole/Downloads/Final_lab/SV/clk_div.sv C:/Users/evacole/Downloads/Final_lab/SV/datapath.sv}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/evacole/Downloads/Final_lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/evacole/Downloads/Final_lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
startgroup
create_report_config -report_name impl_1_route_report_timing_0 -step route_design -report_type report_timing -run impl_1
set_property DISPLAY_NAME {Timing - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_0] 
startgroup
create_report_config -report_name impl_1_route_report_utilization_0 -step route_design -report_type report_utilization -run impl_1
set_property DISPLAY_NAME {Utilization - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_utilization_0] 
startgroup
create_report_config -report_name impl_1_route_report_power_1 -step route_design -report_type report_power -run impl_1
set_property DISPLAY_NAME {Power 1 - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_1] 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/evacole/Downloads/Final_lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/evacole/Downloads/Final_lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
synth_design -rtl -rtl_skip_mlo -name rtl_1
