// Seed: 1790278005
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri1  id_3
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input wand id_7
);
  tri0 id_9;
  wire id_10;
  reg  id_11 = 1;
  or primCall (id_2, id_6, id_12, id_11, id_1, id_5, id_7, id_10, id_13, id_9);
  wand id_12;
  assign id_11 = 1'b0;
  wire id_13;
  assign id_10 = ~id_12;
  initial forever id_11 = #1 1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_2,
      id_2
  );
endmodule
